<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Full ariane core test
should_fail: 0
tags: ariane
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ariane/src/common_cells/include /home/travis/build/SymbiFlow/sv-tests/third_party/cores/ariane/src/axi_node
top_module: ariane_testharness
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/ariane/include/riscv_pkg.sv.html" target="file-frame">third_party/cores/ariane/include/riscv_pkg.sv</a> <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_pkg.sv.html" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_pkg.sv</a> <a href="../../../../third_party/cores/ariane/include/ariane_pkg.sv.html" target="file-frame">third_party/cores/ariane/include/ariane_pkg.sv</a> <a href="../../../../third_party/cores/ariane/include/std_cache_pkg.sv.html" target="file-frame">third_party/cores/ariane/include/std_cache_pkg.sv</a> <a href="../../../../third_party/cores/ariane/include/wt_cache_pkg.sv.html" target="file-frame">third_party/cores/ariane/include/wt_cache_pkg.sv</a> <a href="../../../../third_party/cores/ariane/src/axi/src/axi_pkg.sv.html" target="file-frame">third_party/cores/ariane/src/axi/src/axi_pkg.sv</a> <a href="../../../../third_party/cores/ariane/src/register_interface/src/reg_intf.sv.html" target="file-frame">third_party/cores/ariane/src/register_interface/src/reg_intf.sv</a> <a href="../../../../third_party/cores/ariane/src/register_interface/src/reg_intf_pkg.sv.html" target="file-frame">third_party/cores/ariane/src/register_interface/src/reg_intf_pkg.sv</a> <a href="../../../../third_party/cores/ariane/include/axi_intf.sv.html" target="file-frame">third_party/cores/ariane/include/axi_intf.sv</a> <a href="../../../../third_party/cores/ariane/tb/ariane_soc_pkg.sv.html" target="file-frame">third_party/cores/ariane/tb/ariane_soc_pkg.sv</a> <a href="../../../../third_party/cores/ariane/include/ariane_axi_pkg.sv.html" target="file-frame">third_party/cores/ariane/include/ariane_axi_pkg.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_pkg.sv.html" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_pkg.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv.html" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv</a> <a href="../../../../third_party/cores/ariane/src/util/sram.sv.html" target="file-frame">third_party/cores/ariane/src/util/sram.sv</a> <a href="../../../../third_party/cores/ariane/src/serdiv.sv.html" target="file-frame">third_party/cores/ariane/src/serdiv.sv</a> <a href="../../../../third_party/cores/ariane/src/ariane_regfile_ff.sv.html" target="file-frame">third_party/cores/ariane/src/ariane_regfile_ff.sv</a> <a href="../../../../third_party/cores/ariane/src/amo_buffer.sv.html" target="file-frame">third_party/cores/ariane/src/amo_buffer.sv</a> <a href="../../../../third_party/cores/ariane/src/id_stage.sv.html" target="file-frame">third_party/cores/ariane/src/id_stage.sv</a> <a href="../../../../third_party/cores/ariane/src/branch_unit.sv.html" target="file-frame">third_party/cores/ariane/src/branch_unit.sv</a> <a href="../../../../third_party/cores/ariane/src/load_store_unit.sv.html" target="file-frame">third_party/cores/ariane/src/load_store_unit.sv</a> <a href="../../../../third_party/cores/ariane/src/controller.sv.html" target="file-frame">third_party/cores/ariane/src/controller.sv</a> <a href="../../../../third_party/cores/ariane/src/issue_stage.sv.html" target="file-frame">third_party/cores/ariane/src/issue_stage.sv</a> <a href="../../../../third_party/cores/ariane/src/re_name.sv.html" target="file-frame">third_party/cores/ariane/src/re_name.sv</a> <a href="../../../../third_party/cores/ariane/src/csr_buffer.sv.html" target="file-frame">third_party/cores/ariane/src/csr_buffer.sv</a> <a href="../../../../third_party/cores/ariane/src/tlb.sv.html" target="file-frame">third_party/cores/ariane/src/tlb.sv</a> <a href="../../../../third_party/cores/ariane/src/decoder.sv.html" target="file-frame">third_party/cores/ariane/src/decoder.sv</a> <a href="../../../../third_party/cores/ariane/src/scoreboard.sv.html" target="file-frame">third_party/cores/ariane/src/scoreboard.sv</a> <a href="../../../../third_party/cores/ariane/src/mmu.sv.html" target="file-frame">third_party/cores/ariane/src/mmu.sv</a> <a href="../../../../third_party/cores/ariane/src/store_unit.sv.html" target="file-frame">third_party/cores/ariane/src/store_unit.sv</a> <a href="../../../../third_party/cores/ariane/src/ariane.sv.html" target="file-frame">third_party/cores/ariane/src/ariane.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv</a> <a href="../../../../third_party/cores/ariane/src/perf_counters.sv.html" target="file-frame">third_party/cores/ariane/src/perf_counters.sv</a> <a href="../../../../third_party/cores/ariane/src/commit_stage.sv.html" target="file-frame">third_party/cores/ariane/src/commit_stage.sv</a> <a href="../../../../third_party/cores/ariane/src/alu.sv.html" target="file-frame">third_party/cores/ariane/src/alu.sv</a> <a href="../../../../third_party/cores/ariane/src/multiplier.sv.html" target="file-frame">third_party/cores/ariane/src/multiplier.sv</a> <a href="../../../../third_party/cores/ariane/src/store_buffer.sv.html" target="file-frame">third_party/cores/ariane/src/store_buffer.sv</a> <a href="../../../../third_party/cores/ariane/src/compressed_decoder.sv.html" target="file-frame">third_party/cores/ariane/src/compressed_decoder.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_shim.sv.html" target="file-frame">third_party/cores/ariane/src/axi_shim.sv</a> <a href="../../../../third_party/cores/ariane/src/instr_realign.sv.html" target="file-frame">third_party/cores/ariane/src/instr_realign.sv</a> <a href="../../../../third_party/cores/ariane/src/ex_stage.sv.html" target="file-frame">third_party/cores/ariane/src/ex_stage.sv</a> <a href="../../../../third_party/cores/ariane/src/ptw.sv.html" target="file-frame">third_party/cores/ariane/src/ptw.sv</a> <a href="../../../../third_party/cores/ariane/src/mult.sv.html" target="file-frame">third_party/cores/ariane/src/mult.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu_wrap.sv.html" target="file-frame">third_party/cores/ariane/src/fpu_wrap.sv</a> <a href="../../../../third_party/cores/ariane/src/csr_regfile.sv.html" target="file-frame">third_party/cores/ariane/src/csr_regfile.sv</a> <a href="../../../../third_party/cores/ariane/src/load_unit.sv.html" target="file-frame">third_party/cores/ariane/src/load_unit.sv</a> <a href="../../../../third_party/cores/ariane/src/issue_read_operands.sv.html" target="file-frame">third_party/cores/ariane/src/issue_read_operands.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv.html" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_top.sv.html" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_top.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv.html" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma_multi.sv.html" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma_multi.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv.html" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_classifier.sv.html" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_classifier.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_opgroup_block.sv.html" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_opgroup_block.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_rounding.sv.html" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_rounding.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv.html" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv.html" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv.html" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv.html" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv.html" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv</a> <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv.html" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv</a> <a href="../../../../third_party/cores/ariane/src/frontend/frontend.sv.html" target="file-frame">third_party/cores/ariane/src/frontend/frontend.sv</a> <a href="../../../../third_party/cores/ariane/src/frontend/instr_scan.sv.html" target="file-frame">third_party/cores/ariane/src/frontend/instr_scan.sv</a> <a href="../../../../third_party/cores/ariane/src/frontend/instr_queue.sv.html" target="file-frame">third_party/cores/ariane/src/frontend/instr_queue.sv</a> <a href="../../../../third_party/cores/ariane/src/frontend/bht.sv.html" target="file-frame">third_party/cores/ariane/src/frontend/bht.sv</a> <a href="../../../../third_party/cores/ariane/src/frontend/btb.sv.html" target="file-frame">third_party/cores/ariane/src/frontend/btb.sv</a> <a href="../../../../third_party/cores/ariane/src/frontend/ras.sv.html" target="file-frame">third_party/cores/ariane/src/frontend/ras.sv</a> <a href="../../../../third_party/cores/ariane/src/cache_subsystem/tag_cmp.sv.html" target="file-frame">third_party/cores/ariane/src/cache_subsystem/tag_cmp.sv</a> <a href="../../../../third_party/cores/ariane/src/cache_subsystem/wt_dcache_ctrl.sv.html" target="file-frame">third_party/cores/ariane/src/cache_subsystem/wt_dcache_ctrl.sv</a> <a href="../../../../third_party/cores/ariane/src/cache_subsystem/amo_alu.sv.html" target="file-frame">third_party/cores/ariane/src/cache_subsystem/amo_alu.sv</a> <a href="../../../../third_party/cores/ariane/src/cache_subsystem/wt_axi_adapter.sv.html" target="file-frame">third_party/cores/ariane/src/cache_subsystem/wt_axi_adapter.sv</a> <a href="../../../../third_party/cores/ariane/src/cache_subsystem/std_nbdcache.sv.html" target="file-frame">third_party/cores/ariane/src/cache_subsystem/std_nbdcache.sv</a> <a href="../../../../third_party/cores/ariane/src/cache_subsystem/cache_ctrl.sv.html" target="file-frame">third_party/cores/ariane/src/cache_subsystem/cache_ctrl.sv</a> <a href="../../../../third_party/cores/ariane/src/cache_subsystem/miss_handler.sv.html" target="file-frame">third_party/cores/ariane/src/cache_subsystem/miss_handler.sv</a> <a href="../../../../third_party/cores/ariane/src/cache_subsystem/wt_cache_subsystem.sv.html" target="file-frame">third_party/cores/ariane/src/cache_subsystem/wt_cache_subsystem.sv</a> <a href="../../../../third_party/cores/ariane/src/cache_subsystem/wt_dcache_missunit.sv.html" target="file-frame">third_party/cores/ariane/src/cache_subsystem/wt_dcache_missunit.sv</a> <a href="../../../../third_party/cores/ariane/src/cache_subsystem/wt_icache.sv.html" target="file-frame">third_party/cores/ariane/src/cache_subsystem/wt_icache.sv</a> <a href="../../../../third_party/cores/ariane/src/cache_subsystem/std_icache.sv.html" target="file-frame">third_party/cores/ariane/src/cache_subsystem/std_icache.sv</a> <a href="../../../../third_party/cores/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv.html" target="file-frame">third_party/cores/ariane/src/cache_subsystem/wt_dcache_wbuffer.sv</a> <a href="../../../../third_party/cores/ariane/src/cache_subsystem/wt_l15_adapter.sv.html" target="file-frame">third_party/cores/ariane/src/cache_subsystem/wt_l15_adapter.sv</a> <a href="../../../../third_party/cores/ariane/src/cache_subsystem/wt_dcache_mem.sv.html" target="file-frame">third_party/cores/ariane/src/cache_subsystem/wt_dcache_mem.sv</a> <a href="../../../../third_party/cores/ariane/src/cache_subsystem/std_cache_subsystem.sv.html" target="file-frame">third_party/cores/ariane/src/cache_subsystem/std_cache_subsystem.sv</a> <a href="../../../../third_party/cores/ariane/src/cache_subsystem/wt_dcache.sv.html" target="file-frame">third_party/cores/ariane/src/cache_subsystem/wt_dcache.sv</a> <a href="../../../../third_party/cores/ariane/bootrom/bootrom.sv.html" target="file-frame">third_party/cores/ariane/bootrom/bootrom.sv</a> <a href="../../../../third_party/cores/ariane/src/clint/axi_lite_interface.sv.html" target="file-frame">third_party/cores/ariane/src/clint/axi_lite_interface.sv</a> <a href="../../../../third_party/cores/ariane/src/clint/clint.sv.html" target="file-frame">third_party/cores/ariane/src/clint/clint.sv</a> <a href="../../../../third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_wrap.sv.html" target="file-frame">third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_wrap.sv</a> <a href="../../../../third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb.sv.html" target="file-frame">third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb.sv</a> <a href="../../../../third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv.html" target="file-frame">third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv</a> <a href="../../../../third_party/cores/ariane/fpga/src/axi_slice/src/axi_w_buffer.sv.html" target="file-frame">third_party/cores/ariane/fpga/src/axi_slice/src/axi_w_buffer.sv</a> <a href="../../../../third_party/cores/ariane/fpga/src/axi_slice/src/axi_b_buffer.sv.html" target="file-frame">third_party/cores/ariane/fpga/src/axi_slice/src/axi_b_buffer.sv</a> <a href="../../../../third_party/cores/ariane/fpga/src/axi_slice/src/axi_slice_wrap.sv.html" target="file-frame">third_party/cores/ariane/fpga/src/axi_slice/src/axi_slice_wrap.sv</a> <a href="../../../../third_party/cores/ariane/fpga/src/axi_slice/src/axi_slice.sv.html" target="file-frame">third_party/cores/ariane/fpga/src/axi_slice/src/axi_slice.sv</a> <a href="../../../../third_party/cores/ariane/fpga/src/axi_slice/src/axi_single_slice.sv.html" target="file-frame">third_party/cores/ariane/fpga/src/axi_slice/src/axi_single_slice.sv</a> <a href="../../../../third_party/cores/ariane/fpga/src/axi_slice/src/axi_ar_buffer.sv.html" target="file-frame">third_party/cores/ariane/fpga/src/axi_slice/src/axi_ar_buffer.sv</a> <a href="../../../../third_party/cores/ariane/fpga/src/axi_slice/src/axi_r_buffer.sv.html" target="file-frame">third_party/cores/ariane/fpga/src/axi_slice/src/axi_r_buffer.sv</a> <a href="../../../../third_party/cores/ariane/fpga/src/axi_slice/src/axi_aw_buffer.sv.html" target="file-frame">third_party/cores/ariane/fpga/src/axi_slice/src/axi_aw_buffer.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_node/src/axi_regs_top.sv.html" target="file-frame">third_party/cores/ariane/src/axi_node/src/axi_regs_top.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_node/src/axi_BR_allocator.sv.html" target="file-frame">third_party/cores/ariane/src/axi_node/src/axi_BR_allocator.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_node/src/axi_BW_allocator.sv.html" target="file-frame">third_party/cores/ariane/src/axi_node/src/axi_BW_allocator.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_node/src/axi_address_decoder_BR.sv.html" target="file-frame">third_party/cores/ariane/src/axi_node/src/axi_address_decoder_BR.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_node/src/axi_DW_allocator.sv.html" target="file-frame">third_party/cores/ariane/src/axi_node/src/axi_DW_allocator.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_node/src/axi_address_decoder_BW.sv.html" target="file-frame">third_party/cores/ariane/src/axi_node/src/axi_address_decoder_BW.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_node/src/axi_address_decoder_DW.sv.html" target="file-frame">third_party/cores/ariane/src/axi_node/src/axi_address_decoder_DW.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_node/src/axi_node_arbiter.sv.html" target="file-frame">third_party/cores/ariane/src/axi_node/src/axi_node_arbiter.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_node/src/axi_response_block.sv.html" target="file-frame">third_party/cores/ariane/src/axi_node/src/axi_response_block.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_node/src/axi_request_block.sv.html" target="file-frame">third_party/cores/ariane/src/axi_node/src/axi_request_block.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_node/src/axi_AR_allocator.sv.html" target="file-frame">third_party/cores/ariane/src/axi_node/src/axi_AR_allocator.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_node/src/axi_AW_allocator.sv.html" target="file-frame">third_party/cores/ariane/src/axi_node/src/axi_AW_allocator.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_node/src/axi_address_decoder_AR.sv.html" target="file-frame">third_party/cores/ariane/src/axi_node/src/axi_address_decoder_AR.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_node/src/axi_address_decoder_AW.sv.html" target="file-frame">third_party/cores/ariane/src/axi_node/src/axi_address_decoder_AW.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_node/src/apb_regs_top.sv.html" target="file-frame">third_party/cores/ariane/src/axi_node/src/apb_regs_top.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_node/src/axi_node_intf_wrap.sv.html" target="file-frame">third_party/cores/ariane/src/axi_node/src/axi_node_intf_wrap.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_node/src/axi_node.sv.html" target="file-frame">third_party/cores/ariane/src/axi_node/src/axi_node.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_node/src/axi_node_wrap_with_slices.sv.html" target="file-frame">third_party/cores/ariane/src/axi_node/src/axi_node_wrap_with_slices.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_node/src/axi_multiplexer.sv.html" target="file-frame">third_party/cores/ariane/src/axi_node/src/axi_multiplexer.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv.html" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_atomics.sv.html" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_atomics.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_res_tbl.sv.html" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_res_tbl.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv.html" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv.html" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv.html" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv.html" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv</a> <a href="../../../../third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv.html" target="file-frame">third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv</a> <a href="../../../../third_party/cores/ariane/src/rv_plic/rtl/rv_plic_target.sv.html" target="file-frame">third_party/cores/ariane/src/rv_plic/rtl/rv_plic_target.sv</a> <a href="../../../../third_party/cores/ariane/src/rv_plic/rtl/rv_plic_gateway.sv.html" target="file-frame">third_party/cores/ariane/src/rv_plic/rtl/rv_plic_gateway.sv</a> <a href="../../../../third_party/cores/ariane/src/rv_plic/rtl/plic_regmap.sv.html" target="file-frame">third_party/cores/ariane/src/rv_plic/rtl/plic_regmap.sv</a> <a href="../../../../third_party/cores/ariane/src/rv_plic/rtl/plic_top.sv.html" target="file-frame">third_party/cores/ariane/src/rv_plic/rtl/plic_top.sv</a> <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dmi_cdc.sv.html" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dmi_cdc.sv</a> <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dmi_jtag.sv.html" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dmi_jtag.sv</a> <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dmi_jtag_tap.sv.html" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dmi_jtag_tap.sv</a> <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_csrs.sv.html" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_csrs.sv</a> <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv</a> <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_sba.sv.html" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_sba.sv</a> <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_top.sv.html" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_top.sv</a> <a href="../../../../third_party/cores/ariane/src/riscv-dbg/debug_rom/debug_rom.sv.html" target="file-frame">third_party/cores/ariane/src/riscv-dbg/debug_rom/debug_rom.sv</a> <a href="../../../../third_party/cores/ariane/src/register_interface/src/apb_to_reg.sv.html" target="file-frame">third_party/cores/ariane/src/register_interface/src/apb_to_reg.sv</a> <a href="../../../../third_party/cores/ariane/src/axi/src/axi_multicut.sv.html" target="file-frame">third_party/cores/ariane/src/axi/src/axi_multicut.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/deprecated/generic_fifo.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/deprecated/generic_fifo.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/deprecated/pulp_sync.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/deprecated/pulp_sync.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/deprecated/find_first_one.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/deprecated/find_first_one.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/rstgen_bypass.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/rstgen_bypass.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/rstgen.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/rstgen.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/stream_mux.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/stream_mux.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/stream_demux.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/stream_demux.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/exp_backoff.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/exp_backoff.sv</a> <a href="../../../../third_party/cores/ariane/src/util/axi_master_connect.sv.html" target="file-frame">third_party/cores/ariane/src/util/axi_master_connect.sv</a> <a href="../../../../third_party/cores/ariane/src/util/axi_slave_connect.sv.html" target="file-frame">third_party/cores/ariane/src/util/axi_slave_connect.sv</a> <a href="../../../../third_party/cores/ariane/src/util/axi_master_connect_rev.sv.html" target="file-frame">third_party/cores/ariane/src/util/axi_master_connect_rev.sv</a> <a href="../../../../third_party/cores/ariane/src/util/axi_slave_connect_rev.sv.html" target="file-frame">third_party/cores/ariane/src/util/axi_slave_connect_rev.sv</a> <a href="../../../../third_party/cores/ariane/src/axi/src/axi_cut.sv.html" target="file-frame">third_party/cores/ariane/src/axi/src/axi_cut.sv</a> <a href="../../../../third_party/cores/ariane/src/axi/src/axi_join.sv.html" target="file-frame">third_party/cores/ariane/src/axi/src/axi_join.sv</a> <a href="../../../../third_party/cores/ariane/src/axi/src/axi_delayer.sv.html" target="file-frame">third_party/cores/ariane/src/axi/src/axi_delayer.sv</a> <a href="../../../../third_party/cores/ariane/src/axi/src/axi_to_axi_lite.sv.html" target="file-frame">third_party/cores/ariane/src/axi/src/axi_to_axi_lite.sv</a> <a href="../../../../third_party/cores/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv.html" target="file-frame">third_party/cores/ariane/src/fpga-support/rtl/SyncSpRamBeNx64.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/unread.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/unread.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/sync.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/sync.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/cdc_2phase.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/cdc_2phase.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/spill_register.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/spill_register.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/sync_wedge.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/sync_wedge.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/edge_detect.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/edge_detect.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/stream_arbiter.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/stream_arbiter.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/stream_arbiter_flushable.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/stream_arbiter_flushable.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/deprecated/fifo_v1.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/deprecated/fifo_v1.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/deprecated/fifo_v2.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/deprecated/fifo_v2.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/fifo_v3.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/fifo_v3.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/lzc.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/lzc.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/popcount.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/popcount.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/rr_arb_tree.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/rr_arb_tree.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/deprecated/rrarbiter.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/deprecated/rrarbiter.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/stream_delay.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/stream_delay.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/lfsr_8bit.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/lfsr_8bit.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/lfsr_16bit.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/lfsr_16bit.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/counter.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/counter.sv</a> <a href="../../../../third_party/cores/ariane/src/common_cells/src/shift_reg.sv.html" target="file-frame">third_party/cores/ariane/src/common_cells/src/shift_reg.sv</a> <a href="../../../../third_party/cores/ariane/src/tech_cells_generic/src/pulp_clock_gating.sv.html" target="file-frame">third_party/cores/ariane/src/tech_cells_generic/src/pulp_clock_gating.sv</a> <a href="../../../../third_party/cores/ariane/src/tech_cells_generic/src/cluster_clock_inverter.sv.html" target="file-frame">third_party/cores/ariane/src/tech_cells_generic/src/cluster_clock_inverter.sv</a> <a href="../../../../third_party/cores/ariane/src/tech_cells_generic/src/pulp_clock_mux2.sv.html" target="file-frame">third_party/cores/ariane/src/tech_cells_generic/src/pulp_clock_mux2.sv</a> <a href="../../../../third_party/cores/ariane/tb/ariane_testharness.sv.html" target="file-frame">third_party/cores/ariane/tb/ariane_testharness.sv</a> <a href="../../../../third_party/cores/ariane/tb/ariane_peripherals.sv.html" target="file-frame">third_party/cores/ariane/tb/ariane_peripherals.sv</a> <a href="../../../../third_party/cores/ariane/tb/common/uart.sv.html" target="file-frame">third_party/cores/ariane/tb/common/uart.sv</a> <a href="../../../../third_party/cores/ariane/tb/common/SimDTM.sv.html" target="file-frame">third_party/cores/ariane/tb/common/SimDTM.sv</a> <a href="../../../../third_party/cores/ariane/tb/common/SimJTAG.sv.html" target="file-frame">third_party/cores/ariane/tb/common/SimJTAG.sv</a>
time_elapsed: 7.968s
ram usage: 441780 KB
</pre>
<pre class="log">

%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/tb/ariane_soc_pkg.sv.html#l-75" target="file-frame">third_party/cores/ariane/tb/ariane_soc_pkg.sv:75</a>: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value&#39;s REPLICATE generates 64 bits.
                                                                                                      : ... In instance ariane_testharness
    NonIdempotentAddrBase: {64&#39;b0},
    ^~~~~~~~~~~~~~~~~~~~~
                ... Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/tb/ariane_soc_pkg.sv.html#l-76" target="file-frame">third_party/cores/ariane/tb/ariane_soc_pkg.sv:76</a>: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value&#39;s REPLICATE generates 64 bits.
                                                                                                      : ... In instance ariane_testharness
    NonIdempotentLength:   {64&#39;b0},
    ^~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/tb/ariane_soc_pkg.sv.html#l-78" target="file-frame">third_party/cores/ariane/tb/ariane_soc_pkg.sv:78</a>: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value&#39;s REPLICATE generates 192 bits.
                                                                                                      : ... In instance ariane_testharness
    ExecuteRegionAddrBase: {DRAMBase,   ROMBase,   DebugBase},
    ^~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/tb/ariane_soc_pkg.sv.html#l-79" target="file-frame">third_party/cores/ariane/tb/ariane_soc_pkg.sv:79</a>: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value&#39;s REPLICATE generates 192 bits.
                                                                                                      : ... In instance ariane_testharness
    ExecuteRegionLength:   {DRAMLength, ROMLength, DebugLength},
    ^~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/tb/ariane_soc_pkg.sv.html#l-82" target="file-frame">third_party/cores/ariane/tb/ariane_soc_pkg.sv:82</a>: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value&#39;s REPLICATE generates 64 bits.
                                                                                                      : ... In instance ariane_testharness
    CachedRegionAddrBase:  {DRAMBase},
    ^~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/tb/ariane_soc_pkg.sv.html#l-83" target="file-frame">third_party/cores/ariane/tb/ariane_soc_pkg.sv:83</a>: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value&#39;s REPLICATE generates 64 bits.
                                                                                                      : ... In instance ariane_testharness
    CachedRegionLength:    {DRAMLength},
    ^~~~~~~~~~~~~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/include/ariane_pkg.sv.html#l-207" target="file-frame">third_party/cores/ariane/include/ariane_pkg.sv:207</a>: Operator SHIFTL expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;RVA&#39; generates 1 bits.
                                                                                                        : ... In instance ariane_testharness.i_SimJTAG
    localparam logic [63:0] ISA_CODE = (RVA &lt;&lt;  0)   
                                            ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/include/ariane_pkg.sv.html#l-209" target="file-frame">third_party/cores/ariane/include/ariane_pkg.sv:209</a>: Operator SHIFTL expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;RVD&#39; generates 1 bits.
                                                                                                        : ... In instance ariane_testharness.i_SimJTAG
                                     | (RVD &lt;&lt;  3)   
                                            ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/include/ariane_pkg.sv.html#l-210" target="file-frame">third_party/cores/ariane/include/ariane_pkg.sv:210</a>: Operator SHIFTL expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;RVF&#39; generates 1 bits.
                                                                                                        : ... In instance ariane_testharness.i_SimJTAG
                                     | (RVF &lt;&lt;  5)   
                                            ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/include/ariane_pkg.sv.html#l-216" target="file-frame">third_party/cores/ariane/include/ariane_pkg.sv:216</a>: Operator SHIFTL expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;NSX&#39; generates 1 bits.
                                                                                                        : ... In instance ariane_testharness.i_SimJTAG
                                     | (NSX &lt;&lt; 23)   
                                            ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/perf_counters.sv.html#l-45" target="file-frame">third_party/cores/ariane/src/perf_counters.sv:45</a>: Operator VAR &#39;RegOffset&#39; expects 7 bits on the Initial value, but Initial value&#39;s SHIFTR generates 12 bits.
                                                                                                      : ... In instance ariane_testharness.i_ariane.i_perf_counters
  localparam logic [6:0] RegOffset = riscv::CSR_ML1_ICACHE_MISS &gt;&gt; 5;
                         ^~~~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/std_cache_subsystem.sv.html#l-21" target="file-frame">third_party/cores/ariane/src/cache_subsystem/std_cache_subsystem.sv:21</a>: Operator VAR &#39;CACHE_START_ADDR&#39; expects 64 bits on the Initial value, but Initial value&#39;s CONST &#39;1024&#39;h80000000&#39; generates 1024 bits.
                                                                                                                            : ... In instance ariane_testharness.i_ariane.i_cache_subsystem
  parameter logic [63:0] CACHE_START_ADDR = 64&#39;h4000_0000
                         ^~~~~~~~~~~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/include/riscv_pkg.sv.html#l-311" target="file-frame">third_party/cores/ariane/include/riscv_pkg.sv:311</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;IRQ_S_TIMER&#39; generates 32 bits.
                                                                                                       : ... In instance ariane_testharness
    localparam logic [63:0] S_TIMER_INTERRUPT = (1 &lt;&lt; 63) | IRQ_S_TIMER;
                                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/include/riscv_pkg.sv.html#l-309" target="file-frame">third_party/cores/ariane/include/riscv_pkg.sv:309</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;IRQ_S_SOFT&#39; generates 32 bits.
                                                                                                       : ... In instance ariane_testharness
    localparam logic [63:0] S_SW_INTERRUPT    = (1 &lt;&lt; 63) | IRQ_S_SOFT;
                                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/include/riscv_pkg.sv.html#l-313" target="file-frame">third_party/cores/ariane/include/riscv_pkg.sv:313</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;IRQ_S_EXT&#39; generates 32 bits.
                                                                                                       : ... In instance ariane_testharness
    localparam logic [63:0] S_EXT_INTERRUPT   = (1 &lt;&lt; 63) | IRQ_S_EXT;
                                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/include/riscv_pkg.sv.html#l-312" target="file-frame">third_party/cores/ariane/include/riscv_pkg.sv:312</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;IRQ_M_TIMER&#39; generates 32 bits.
                                                                                                       : ... In instance ariane_testharness
    localparam logic [63:0] M_TIMER_INTERRUPT = (1 &lt;&lt; 63) | IRQ_M_TIMER;
                                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/include/riscv_pkg.sv.html#l-310" target="file-frame">third_party/cores/ariane/include/riscv_pkg.sv:310</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;IRQ_M_SOFT&#39; generates 32 bits.
                                                                                                       : ... In instance ariane_testharness
    localparam logic [63:0] M_SW_INTERRUPT    = (1 &lt;&lt; 63) | IRQ_M_SOFT;
                                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/include/riscv_pkg.sv.html#l-314" target="file-frame">third_party/cores/ariane/include/riscv_pkg.sv:314</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;IRQ_M_EXT&#39; generates 32 bits.
                                                                                                       : ... In instance ariane_testharness
    localparam logic [63:0] M_EXT_INTERRUPT   = (1 &lt;&lt; 63) | IRQ_M_EXT;
                                                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_pkg.sv.html#l-57" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_pkg.sv:57</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:4
                                                                                                              : ... In instance ariane_testharness
  typedef logic [0:NUM_FP_FORMATS-1]       fmt_logic_t;     
                ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_pkg.sv.html#l-95" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_pkg.sv:95</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:3
                                                                                                              : ... In instance ariane_testharness
  typedef logic [0:NUM_INT_FORMATS-1] ifmt_logic_t;  
                ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_pkg.sv.html#l-58" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_pkg.sv:58</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:4
                                                                                                              : ... In instance ariane_testharness
  typedef logic [0:NUM_FP_FORMATS-1][31:0] fmt_unsigned_t;  
                ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_pkg.sv.html#l-188" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_pkg.sv:188</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:3
                                                                                                               : ... In instance ariane_testharness
  typedef fmt_unsigned_t [0:NUM_OPGROUPS-1] opgrp_fmt_unsigned_t;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_pkg.sv.html#l-183" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_pkg.sv:183</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:4
                                                                                                               : ... In instance ariane_testharness
  typedef unit_type_t [0:NUM_FP_FORMATS-1] fmt_unit_types_t;
                      ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_pkg.sv.html#l-186" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_pkg.sv:186</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:3
                                                                                                               : ... In instance ariane_testharness
  typedef fmt_unit_types_t [0:NUM_OPGROUPS-1] opgrp_fmt_unit_types_t;
                           ^
%Warning-WIDTHCONCAT: <a href="../../../../third_party/cores/ariane/src/fpu_wrap.sv.html#l-68" target="file-frame">third_party/cores/ariane/src/fpu_wrap.sv:68</a>: Unsized numbers/parameters not allowed in concatenations.
                                                                                                       : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i
                 &#39;{default: LAT_CONV}},    
                   ^~~~~~~
%Warning-WIDTHCONCAT: <a href="../../../../third_party/cores/ariane/src/fpu_wrap.sv.html#l-67" target="file-frame">third_party/cores/ariane/src/fpu_wrap.sv:67</a>: Unsized numbers/parameters not allowed in concatenations.
                                                                                                       : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i
                 &#39;{default: LAT_NONCOMP},  
                   ^~~~~~~
%Warning-WIDTHCONCAT: <a href="../../../../third_party/cores/ariane/src/fpu_wrap.sv.html#l-66" target="file-frame">third_party/cores/ariane/src/fpu_wrap.sv:66</a>: Unsized numbers/parameters not allowed in concatenations.
                                                                                                       : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i
                 &#39;{default: LAT_DIVSQRT},  
                   ^~~~~~~
%Warning-WIDTHCONCAT: <a href="../../../../third_party/cores/ariane/src/fpu_wrap.sv.html#l-65" target="file-frame">third_party/cores/ariane/src/fpu_wrap.sv:65</a>: Unsized numbers/parameters not allowed in concatenations.
                                                                                                       : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i
                 &#39;{LAT_COMP_FP32, LAT_COMP_FP64, LAT_COMP_FP16, LAT_COMP_FP8, LAT_COMP_FP16ALT},  
                                                                ^~~~~~~~~~~~
%Warning-WIDTHCONCAT: <a href="../../../../third_party/cores/ariane/src/fpu_wrap.sv.html#l-65" target="file-frame">third_party/cores/ariane/src/fpu_wrap.sv:65</a>: Unsized numbers/parameters not allowed in concatenations.
                                                                                                       : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i
                 &#39;{LAT_COMP_FP32, LAT_COMP_FP64, LAT_COMP_FP16, LAT_COMP_FP8, LAT_COMP_FP16ALT},  
                                                 ^~~~~~~~~~~~~
%Warning-WIDTHCONCAT: <a href="../../../../third_party/cores/ariane/src/fpu_wrap.sv.html#l-65" target="file-frame">third_party/cores/ariane/src/fpu_wrap.sv:65</a>: Unsized numbers/parameters not allowed in concatenations.
                                                                                                       : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i
                 &#39;{LAT_COMP_FP32, LAT_COMP_FP64, LAT_COMP_FP16, LAT_COMP_FP8, LAT_COMP_FP16ALT},  
                                  ^~~~~~~~~~~~~
%Warning-WIDTHCONCAT: <a href="../../../../third_party/cores/ariane/src/fpu_wrap.sv.html#l-65" target="file-frame">third_party/cores/ariane/src/fpu_wrap.sv:65</a>: Unsized numbers/parameters not allowed in concatenations.
                                                                                                       : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i
                 &#39;{LAT_COMP_FP32, LAT_COMP_FP64, LAT_COMP_FP16, LAT_COMP_FP8, LAT_COMP_FP16ALT},  
                   ^~~~~~~~~~~~~
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_pkg.sv.html#l-48" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_pkg.sv:48</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:4
  localparam fp_encoding_t [0:NUM_FP_FORMATS-1] FP_ENCODINGS  = &#39;{
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2342" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2342</a>: Operator LTE expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;Iteration_unit_num_S&#39; generates 2 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
      for (i=0; i &lt;= Iteration_unit_num_S ; i++)
                  ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/include/ariane_pkg.sv.html#l-63" target="file-frame">third_party/cores/ariane/include/ariane_pkg.sv:63</a>: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value&#39;s REPLICATE generates 128 bits.
                                                                                                       : ... In instance ariane_testharness.i_SimJTAG
      NonIdempotentAddrBase: {64&#39;b0, 64&#39;b0},
      ^~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/include/ariane_pkg.sv.html#l-64" target="file-frame">third_party/cores/ariane/include/ariane_pkg.sv:64</a>: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value&#39;s REPLICATE generates 128 bits.
                                                                                                       : ... In instance ariane_testharness.i_SimJTAG
      NonIdempotentLength:   {64&#39;b0, 64&#39;b0},
      ^~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/include/ariane_pkg.sv.html#l-67" target="file-frame">third_party/cores/ariane/include/ariane_pkg.sv:67</a>: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value&#39;s REPLICATE generates 192 bits.
                                                                                                       : ... In instance ariane_testharness.i_SimJTAG
      ExecuteRegionAddrBase: {64&#39;h8000_0000, 64&#39;h1_0000, 64&#39;h0},
      ^~~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/include/ariane_pkg.sv.html#l-68" target="file-frame">third_party/cores/ariane/include/ariane_pkg.sv:68</a>: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value&#39;s REPLICATE generates 192 bits.
                                                                                                       : ... In instance ariane_testharness.i_SimJTAG
      ExecuteRegionLength:   {64&#39;h40000000,  64&#39;h10000,  64&#39;h1000},
      ^~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/include/ariane_pkg.sv.html#l-71" target="file-frame">third_party/cores/ariane/include/ariane_pkg.sv:71</a>: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value&#39;s REPLICATE generates 64 bits.
                                                                                                       : ... In instance ariane_testharness.i_SimJTAG
      CachedRegionAddrBase:  {64&#39;h8000_0000},
      ^~~~~~~~~~~~~~~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/include/ariane_pkg.sv.html#l-72" target="file-frame">third_party/cores/ariane/include/ariane_pkg.sv:72</a>: Operator PATMEMBER expects 1024 bits on the Pattern value, but Pattern value&#39;s REPLICATE generates 64 bits.
                                                                                                       : ... In instance ariane_testharness.i_SimJTAG
      CachedRegionLength:    {64&#39;h40000000},
      ^~~~~~~~~~~~~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv.html#l-59" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv:59</a>: Operator ADD expects 59 bits on the RHS, but RHS&#39;s VARREF &#39;Cin_D&#39; generates 1 bits.
                                                                                                                                            : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0.genblk4[2].iteration_div_sqrt
   assign {Carry_out_DO,Sum_DO}=A_DI+B_DI+Cin_D;
                                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-174" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:174</a>: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
    assign State_Two_iteration_unit_S = Precision_ctl_S[C_PC-1:1];   
                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-175" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:175</a>: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 4 bits.
                                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
    assign State_Four_iteration_unit_S = Precision_ctl_S[C_PC-1:2];   
                                       ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1731" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1731</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64+2){1&#39;b0}},Qcnt_three_1[4:2]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1734" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1734</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64+1){1&#39;b0}},Qcnt_three_1[4:1]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1737" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1737</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64){1&#39;b0}},Qcnt_three_1[4:0]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1744" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1744</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-1){1&#39;b0}},Qcnt_three_2[7:2]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1747" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1747</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-2){1&#39;b0}},Qcnt_three_2[7:1]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1750" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1750</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-3){1&#39;b0}},Qcnt_three_2[7:0]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1757" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1757</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-4){1&#39;b0}},Qcnt_three_3[10:2]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1760" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1760</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-5){1&#39;b0}},Qcnt_three_3[10:1]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1763" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1763</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-6){1&#39;b0}},Qcnt_three_3[10:0]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1770" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1770</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-7){1&#39;b0}},Qcnt_three_4[13:2]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1773" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1773</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-8){1&#39;b0}},Qcnt_three_4[13:1]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1776" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1776</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-9){1&#39;b0}},Qcnt_three_4[13:0]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1783" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1783</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-10){1&#39;b0}},Qcnt_three_5[16:2]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1786" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1786</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-11){1&#39;b0}},Qcnt_three_5[16:1]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1789" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1789</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-12){1&#39;b0}},Qcnt_three_5[16:0]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1796" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1796</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-13){1&#39;b0}},Qcnt_three_6[19:2]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1799" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1799</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-14){1&#39;b0}},Qcnt_three_6[19:1]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1802" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1802</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-15){1&#39;b0}},Qcnt_three_6[19:0]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1809" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1809</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-16){1&#39;b0}},Qcnt_three_7[22:2]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1812" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1812</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-17){1&#39;b0}},Qcnt_three_7[22:1]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1815" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1815</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-18){1&#39;b0}},Qcnt_three_7[22:0]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1822" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1822</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-19){1&#39;b0}},Qcnt_three_8[25:2]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1825" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1825</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-20){1&#39;b0}},Qcnt_three_8[25:1]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1828" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1828</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-21){1&#39;b0}},Qcnt_three_8[25:0]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1835" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1835</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-22){1&#39;b0}},Qcnt_three_9[28:2]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1838" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1838</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-23){1&#39;b0}},Qcnt_three_9[28:1]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1841" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1841</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-24){1&#39;b0}},Qcnt_three_9[28:0]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1848" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1848</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-25){1&#39;b0}},Qcnt_three_10[31:2]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1851" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1851</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-26){1&#39;b0}},Qcnt_three_10[31:1]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1854" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1854</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-27){1&#39;b0}},Qcnt_three_10[31:0]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1861" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1861</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-28){1&#39;b0}},Qcnt_three_11[34:2]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1864" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1864</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-29){1&#39;b0}},Qcnt_three_11[34:1]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1867" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1867</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-30){1&#39;b0}},Qcnt_three_11[34:0]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1874" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1874</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-31){1&#39;b0}},Qcnt_three_12[37:2]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1877" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1877</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-32){1&#39;b0}},Qcnt_three_12[37:1]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1880" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1880</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-33){1&#39;b0}},Qcnt_three_12[37:0]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1887" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1887</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-34){1&#39;b0}},Qcnt_three_13[40:2]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1890" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1890</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-35){1&#39;b0}},Qcnt_three_13[40:1]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1893" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1893</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-36){1&#39;b0}},Qcnt_three_13[40:0]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1900" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1900</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-37){1&#39;b0}},Qcnt_three_14[43:2]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1903" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1903</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-38){1&#39;b0}},Qcnt_three_14[43:1]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1906" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1906</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-39){1&#39;b0}},Qcnt_three_14[43:0]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1913" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1913</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-40){1&#39;b0}},Qcnt_three_15[46:2]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1916" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1916</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-41){1&#39;b0}},Qcnt_three_15[46:1]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1919" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1919</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-42){1&#39;b0}},Qcnt_three_15[46:0]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1926" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1926</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-43){1&#39;b0}},Qcnt_three_16[49:2]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1929" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1929</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-44){1&#39;b0}},Qcnt_three_16[49:1]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1932" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1932</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-45){1&#39;b0}},Qcnt_three_16[49:0]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1939" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1939</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-46){1&#39;b0}},Qcnt_three_17[52:2]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1942" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1942</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-47){1&#39;b0}},Qcnt_three_17[52:1]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1945" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1945</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-48){1&#39;b0}},Qcnt_three_17[52:0]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1952" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1952</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt0={{(C_MANT_FP64-49){1&#39;b0}},Qcnt_three_18[55:2]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1955" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1955</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt1={{(C_MANT_FP64-50){1&#39;b0}},Qcnt_three_18[55:1]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-1958" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:1958</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
              Q_sqrt2={{(C_MANT_FP64-51){1&#39;b0}},Qcnt_three_18[55:0]};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2009" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2009</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64+1){1&#39;b0}},Qcnt_four_1[6:3]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2012" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2012</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64){1&#39;b0}},Qcnt_four_1[6:2]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2015" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2015</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-1){1&#39;b0}},Qcnt_four_1[6:1]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2018" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2018</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-2){1&#39;b0}},Qcnt_four_1[6:0]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2025" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2025</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-3){1&#39;b0}},Qcnt_four_2[10:3]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2028" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2028</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-4){1&#39;b0}},Qcnt_four_2[10:2]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2031" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2031</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-5){1&#39;b0}},Qcnt_four_2[10:1]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2034" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2034</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-6){1&#39;b0}},Qcnt_four_2[10:0]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2041" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2041</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-7){1&#39;b0}},Qcnt_four_3[14:3]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2044" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2044</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-8){1&#39;b0}},Qcnt_four_3[14:2]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2047" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2047</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-9){1&#39;b0}},Qcnt_four_3[14:1]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2050" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2050</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-10){1&#39;b0}},Qcnt_four_3[14:0]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2057" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2057</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-11){1&#39;b0}},Qcnt_four_4[18:3]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2060" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2060</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-12){1&#39;b0}},Qcnt_four_4[18:2]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2063" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2063</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-13){1&#39;b0}},Qcnt_four_4[18:1]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2066" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2066</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-14){1&#39;b0}},Qcnt_four_4[18:0]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2073" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2073</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-15){1&#39;b0}},Qcnt_four_5[22:3]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2076" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2076</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-16){1&#39;b0}},Qcnt_four_5[22:2]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2079" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2079</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-17){1&#39;b0}},Qcnt_four_5[22:1]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2082" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2082</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-18){1&#39;b0}},Qcnt_four_5[22:0]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2089" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2089</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-19){1&#39;b0}},Qcnt_four_6[26:3]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2092" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2092</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-20){1&#39;b0}},Qcnt_four_6[26:2]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2095" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2095</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-21){1&#39;b0}},Qcnt_four_6[26:1]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2098" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2098</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-22){1&#39;b0}},Qcnt_four_6[26:0]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2105" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2105</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-23){1&#39;b0}},Qcnt_four_7[30:3]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2108" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2108</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-24){1&#39;b0}},Qcnt_four_7[30:2]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2111" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2111</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-25){1&#39;b0}},Qcnt_four_7[30:1]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2114" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2114</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-26){1&#39;b0}},Qcnt_four_7[30:0]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2121" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2121</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-27){1&#39;b0}},Qcnt_four_8[34:3]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2124" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2124</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-28){1&#39;b0}},Qcnt_four_8[34:2]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2127" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2127</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-29){1&#39;b0}},Qcnt_four_8[34:1]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2130" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2130</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-30){1&#39;b0}},Qcnt_four_8[34:0]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2137" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2137</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-31){1&#39;b0}},Qcnt_four_9[38:3]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2140" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2140</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-32){1&#39;b0}},Qcnt_four_9[38:2]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2143" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2143</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-33){1&#39;b0}},Qcnt_four_9[38:1]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2146" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2146</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-34){1&#39;b0}},Qcnt_four_9[38:0]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2153" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2153</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-35){1&#39;b0}},Qcnt_four_10[42:3]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2156" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2156</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-36){1&#39;b0}},Qcnt_four_10[42:2]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2159" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2159</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-37){1&#39;b0}},Qcnt_four_10[42:1]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2162" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2162</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-38){1&#39;b0}},Qcnt_four_10[42:0]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2169" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2169</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-39){1&#39;b0}},Qcnt_four_11[46:3]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2172" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2172</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-40){1&#39;b0}},Qcnt_four_11[46:2]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2175" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2175</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-41){1&#39;b0}},Qcnt_four_11[46:1]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2178" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2178</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-42){1&#39;b0}},Qcnt_four_11[46:0]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2185" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2185</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-43){1&#39;b0}},Qcnt_four_12[50:3]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2188" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2188</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-44){1&#39;b0}},Qcnt_four_12[50:2]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2191" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2191</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-45){1&#39;b0}},Qcnt_four_12[50:1]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2194" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2194</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-46){1&#39;b0}},Qcnt_four_12[50:0]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2201" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2201</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt0={{(C_MANT_FP64-47){1&#39;b0}},Qcnt_four_13[54:3]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2204" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2204</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt1={{(C_MANT_FP64-48){1&#39;b0}},Qcnt_four_13[54:2]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2207" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2207</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt2={{(C_MANT_FP64-49){1&#39;b0}},Qcnt_four_13[54:1]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-2210" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:2210</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
                    Q_sqrt3={{(C_MANT_FP64-50){1&#39;b0}},Qcnt_four_13[54:0]};
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-3368" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3368</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;C_BIAS_AONE_FP32&#39; generates 8 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
            C_BIAS_AONE =C_BIAS_AONE_FP32;
                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-3373" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3373</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;C_BIAS_AONE_FP64&#39; generates 11 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
            C_BIAS_AONE =C_BIAS_AONE_FP64;
                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-3378" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3378</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;C_BIAS_AONE_FP16&#39; generates 5 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
            C_BIAS_AONE =C_BIAS_AONE_FP16;
                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-3383" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3383</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;C_BIAS_AONE_FP16ALT&#39; generates 8 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
            C_BIAS_AONE =C_BIAS_AONE_FP16ALT;
                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-3393" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3393</a>: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 14 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  assign Exp_add_a_D = {Sqrt_start_dly_S?{Exp_num_DI[C_EXP_FP64],Exp_num_DI[C_EXP_FP64],Exp_num_DI[C_EXP_FP64],Exp_num_DI[C_EXP_FP64:1]}:{Exp_num_DI[C_EXP_FP64],Exp_num_DI[C_EXP_FP64],Exp_num_DI}};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-3394" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3394</a>: Operator COND expects 14 bits on the Conditional True, but Conditional True&#39;s REPLICATE generates 13 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  assign Exp_add_b_D = {Sqrt_start_dly_S?{1&#39;b0,{C_EXP_ZERO_FP64},Exp_num_DI[0]}:{~Exp_den_DI[C_EXP_FP64],~Exp_den_DI[C_EXP_FP64],~Exp_den_DI}};
                                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-3394" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3394</a>: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 14 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  assign Exp_add_b_D = {Sqrt_start_dly_S?{1&#39;b0,{C_EXP_ZERO_FP64},Exp_num_DI[0]}:{~Exp_den_DI[C_EXP_FP64],~Exp_den_DI[C_EXP_FP64],~Exp_den_DI}};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv.html#l-3395" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv:3395</a>: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 32 bits.
                                                                                                                                   : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.nrbd_nrsc_U0.control_U0
  assign Exp_add_c_D = {Div_start_dly_S?{{C_BIAS_AONE}}:{{C_HALF_BIAS}}};
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/common_cells/src/rr_arb_tree.sv.html#l-187" target="file-frame">third_party/cores/ariane/src/common_cells/src/rr_arb_tree.sv:187</a>: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;64&#39;h0&#39; generates 64 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_scoreboard.i_sel_rs1
            assign index_nodes[idx0] = DataType&#39;(&#39;0);
                                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/common_cells/src/rr_arb_tree.sv.html#l-187" target="file-frame">third_party/cores/ariane/src/common_cells/src/rr_arb_tree.sv:187</a>: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;73&#39;h0&#39; generates 73 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.i_arbiter
            assign index_nodes[idx0] = DataType&#39;(&#39;0);
                                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/common_cells/src/rr_arb_tree.sv.html#l-187" target="file-frame">third_party/cores/ariane/src/common_cells/src/rr_arb_tree.sv:187</a>: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;7&#39;h0&#39; generates 7 bits.
                                                                                                                      : ... In instance ariane_testharness.i_axi_xbar.axi_node_i._RESP_BLOCK_GEN[1].RESP_BLOCK.BW_ALLOC.ARBITER.i_arbiter.i_arb_inp.i_arb.gen_rr_arb.i_arbiter
            assign index_nodes[idx0] = DataType&#39;(&#39;0);
                                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/common_cells/src/rr_arb_tree.sv.html#l-187" target="file-frame">third_party/cores/ariane/src/common_cells/src/rr_arb_tree.sv:187</a>: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;72&#39;h0&#39; generates 72 bits.
                                                                                                                      : ... In instance ariane_testharness.i_axi_xbar.axi_node_i._RESP_BLOCK_GEN[1].RESP_BLOCK.BR_ALLOC.ARBITER.i_arbiter.i_arb_inp.i_arb.gen_rr_arb.i_arbiter
            assign index_nodes[idx0] = DataType&#39;(&#39;0);
                                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv.html#l-320" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:320</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;Exp_subOne_D&#39; generates 13 bits.
                                                                                                                                        : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
              Exp_res_norm_D=Exp_subOne_D;
                            ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv.html#l-367" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:367</a>: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;Exp_subOne_D&#39; generates 13 bits.
                                                                                                                                        : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
           Exp_res_norm_D=Exp_subOne_D;
                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv.html#l-262" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:262</a>: Operator EQ expects 13 bits on the LHS, but LHS&#39;s SEL generates 12 bits.
                                                                                                                                        : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
      else if((Exp_in_DI[C_EXP_FP64:0]==C_EXP_ONE_FP64)&amp;&amp;(~Mant_in_DI[C_MANT_FP64+4]))   
                                      ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv.html#l-451" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:451</a>: Operator ADD expects 11 bits on the RHS, but RHS&#39;s VARREF &#39;Mant_renorm_S&#39; generates 1 bits.
                                                                                                                                        : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
  assign Exp_res_round_D  = Exp_res_norm_D+Mant_renorm_S;
                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv.html#l-458" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:458</a>: Operator COND expects 53 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;Mant_res_round_D&#39; generates 52 bits.
                                                                                                                                        : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
  assign Mant_before_format_ctl_D = Full_precision_SI ? Mant_res_round_D : Mant_res_norm_D;
                                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv.html#l-458" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv:458</a>: Operator ASSIGNW expects 52 bits on the Assign RHS, but Assign RHS&#39;s COND generates 53 bits.
                                                                                                                                        : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.fpu_norm_U0
  assign Mant_before_format_ctl_D = Full_precision_SI ? Mant_res_round_D : Mant_res_norm_D;
                                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv.html#l-352" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:352</a>: Operator SUB expects 12 bits on the RHS, but RHS&#39;s VARREF &#39;Mant_leadingOne_a&#39; generates 6 bits.
                                                                                                                                     : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0
   assign  Exp_a_norm_DN = ((Start_S&amp;&amp;Ready_SI))?(Exp_a_D-Mant_leadingOne_a+(|Mant_leadingOne_a)):Exp_a_norm_DP;   
                                                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv.html#l-352" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:352</a>: Operator ADD expects 12 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                                                                     : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0
   assign  Exp_a_norm_DN = ((Start_S&amp;&amp;Ready_SI))?(Exp_a_D-Mant_leadingOne_a+(|Mant_leadingOne_a)):Exp_a_norm_DP;   
                                                                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv.html#l-393" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:393</a>: Operator SUB expects 12 bits on the RHS, but RHS&#39;s VARREF &#39;Mant_leadingOne_b&#39; generates 6 bits.
                                                                                                                                     : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0
   assign  Exp_b_norm_DN = ((Start_S&amp;&amp;Ready_SI))?(Exp_b_D-Mant_leadingOne_b+(|Mant_leadingOne_b)):Exp_b_norm_DP;  
                                                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv.html#l-393" target="file-frame">third_party/cores/ariane/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv:393</a>: Operator ADD expects 12 bits on the RHS, but RHS&#39;s REDOR generates 1 bits.
                                                                                                                                     : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.i_divsqrt_lei.preprocess_U0
   assign  Exp_b_norm_DN = ((Start_S&amp;&amp;Ready_SI))?(Exp_b_D-Mant_leadingOne_b+(|Mant_leadingOne_b)):Exp_b_norm_DP;  
                                                                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_rounding.sv.html#l-61" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_rounding.sv:61</a>: Operator ADD expects 31 bits on the RHS, but RHS&#39;s VARREF &#39;round_up&#39; generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.i_fpnew_rounding
  assign abs_rounded_o = abs_value_i + round_up;
                                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_rounding.sv.html#l-61" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_rounding.sv:61</a>: Operator ADD expects 63 bits on the RHS, but RHS&#39;s VARREF &#39;round_up&#39; generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.i_fpnew_rounding
  assign abs_rounded_o = abs_value_i + round_up;
                                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_rounding.sv.html#l-61" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_rounding.sv:61</a>: Operator ADD expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;round_up&#39; generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi.i_fpnew_rounding
  assign abs_rounded_o = abs_value_i + round_up;
                                     ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-108" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:108</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                   [0:NUM_INP_REGS][WIDTH-1:0]       inp_pipe_operands_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-109" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:109</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                   [0:NUM_INP_REGS][NUM_FORMATS-1:0] inp_pipe_is_boxed_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-110" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:110</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::roundmode_e  [0:NUM_INP_REGS]                  inp_pipe_rnd_mode_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-111" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:111</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::operation_e  [0:NUM_INP_REGS]                  inp_pipe_op_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-112" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:112</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                   [0:NUM_INP_REGS]                  inp_pipe_op_mod_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-113" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:113</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::fp_format_e  [0:NUM_INP_REGS]                  inp_pipe_src_fmt_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-114" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:114</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::fp_format_e  [0:NUM_INP_REGS]                  inp_pipe_dst_fmt_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-115" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:115</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::int_format_e [0:NUM_INP_REGS]                  inp_pipe_int_fmt_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-116" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:116</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  TagType                 [0:NUM_INP_REGS]                  inp_pipe_tag_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-117" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:117</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  AuxType                 [0:NUM_INP_REGS]                  inp_pipe_aux_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-118" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:118</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                   [0:NUM_INP_REGS]                  inp_pipe_valid_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-120" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:120</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic [0:NUM_INP_REGS] inp_pipe_ready;
        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-208" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:208</a>: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s SIGNED generates 9 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
      assign fmt_exponent[fmt] = signed&#39;({1&#39;b0, operands_q[MAN_BITS+:EXP_BITS]});
                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-209" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:209</a>: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 24 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
      assign fmt_mantissa[fmt] = {info[fmt].is_normal, operands_q[MAN_BITS-1:0]};  
                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-211" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:211</a>: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s SIGNED generates 32 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
      assign fmt_shift_compensation[fmt] = signed&#39;(INT_MAN_WIDTH - 1 - MAN_BITS);
                                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-209" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:209</a>: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 53 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
      assign fmt_mantissa[fmt] = {info[fmt].is_normal, operands_q[MAN_BITS-1:0]};  
                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-253" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:253</a>: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s SIGNED generates 32 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
  assign src_bias      = signed&#39;(fpnew_pkg::bias(src_fmt_q));
                       ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-255" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:255</a>: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s SIGNED generates 2 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
  assign src_subnormal = signed&#39;({1&#39;b0, info[src_fmt_q].is_subnormal});
                       ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-286" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:286</a>: Operator SUB expects 12 bits on the RHS, but RHS&#39;s VARREF &#39;renorm_shamt_sgn&#39; generates 7 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
  assign fp_input_exp  = signed&#39;(src_exp + src_subnormal - src_bias -
                                                                    ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-288" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:288</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;renorm_shamt_sgn&#39; generates 7 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
  assign int_input_exp = signed&#39;(INT_MAN_WIDTH - 1 - renorm_shamt_sgn);
                                                   ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-288" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:288</a>: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s SIGNED generates 32 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
  assign int_input_exp = signed&#39;(INT_MAN_WIDTH - 1 - renorm_shamt_sgn);
                       ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-295" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:295</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;input_exp&#39; generates 12 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
  assign destination_exp = input_exp + signed&#39;(fpnew_pkg::bias(dst_fmt_q));
                                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-295" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:295</a>: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 32 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
  assign destination_exp = input_exp + signed&#39;(fpnew_pkg::bias(dst_fmt_q));
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-317" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:317</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                   [0:NUM_MID_REGS]                    mid_pipe_input_sign_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-318" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:318</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic signed            [0:NUM_MID_REGS][INT_EXP_WIDTH-1:0] mid_pipe_input_exp_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-319" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:319</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                   [0:NUM_MID_REGS][INT_MAN_WIDTH-1:0] mid_pipe_input_mant_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-320" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:320</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic signed            [0:NUM_MID_REGS][INT_EXP_WIDTH-1:0] mid_pipe_dest_exp_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-321" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:321</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                   [0:NUM_MID_REGS]                    mid_pipe_src_is_int_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-322" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:322</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                   [0:NUM_MID_REGS]                    mid_pipe_dst_is_int_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-323" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:323</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::fp_info_t    [0:NUM_MID_REGS]                    mid_pipe_info_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-324" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:324</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                   [0:NUM_MID_REGS]                    mid_pipe_mant_zero_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-325" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:325</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                   [0:NUM_MID_REGS]                    mid_pipe_op_mod_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-326" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:326</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::roundmode_e  [0:NUM_MID_REGS]                    mid_pipe_rnd_mode_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-327" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:327</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::fp_format_e  [0:NUM_MID_REGS]                    mid_pipe_src_fmt_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-328" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:328</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::fp_format_e  [0:NUM_MID_REGS]                    mid_pipe_dst_fmt_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-329" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:329</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::int_format_e [0:NUM_MID_REGS]                    mid_pipe_int_fmt_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-330" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:330</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  TagType                 [0:NUM_MID_REGS]                    mid_pipe_tag_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-331" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:331</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  AuxType                 [0:NUM_MID_REGS]                    mid_pipe_aux_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-332" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:332</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                   [0:NUM_MID_REGS]                    mid_pipe_valid_q;
                          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-334" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:334</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic [0:NUM_MID_REGS] mid_pipe_ready;
        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-421" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:421</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s SUB generates 32 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
    denorm_shamt    = SUPER_MAN_BITS - fpnew_pkg::man_bits(dst_fmt_q2);  
                    ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-426" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:426</a>: Operator SHIFTL expects 129 bits on the LHS, but LHS&#39;s VARREF &#39;input_mant_q&#39; generates 64 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
    preshift_mant = input_mant_q &lt;&lt; (INT_MAN_WIDTH + 1);
                                 ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-431" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:431</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;input_exp_q&#39; generates 12 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
      denorm_shamt = unsigned&#39;(MAX_INT_WIDTH - 1 - input_exp_q);
                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-431" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:431</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s UNSIGNED generates 32 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
      denorm_shamt = unsigned&#39;(MAX_INT_WIDTH - 1 - input_exp_q);
                   ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-438" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:438</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 32 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
        denorm_shamt    = MAX_INT_WIDTH + 1;  
                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-433" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:433</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;op_mod_q2&#39; generates 1 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
      if (input_exp_q &gt;= signed&#39;(fpnew_pkg::int_width(int_fmt_q2) - 1 + op_mod_q2)) begin
                                                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-433" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:433</a>: Operator GTES expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;input_exp_q&#39; generates 12 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
      if (input_exp_q &gt;= signed&#39;(fpnew_pkg::int_width(int_fmt_q2) - 1 + op_mod_q2)) begin
                      ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-446" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:446</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s UNSIGNED generates 32 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
        final_exp       = unsigned&#39;(2**fpnew_pkg::exp_bits(dst_fmt_q2)-2);  
                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-453" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:453</a>: Operator ADD expects 32 or 12 bits on the LHS, but LHS&#39;s VARREF &#39;denorm_shamt&#39; generates 7 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
        denorm_shamt    = unsigned&#39;(denorm_shamt + 1 - destination_exp_q);  
                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-453" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:453</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s UNSIGNED generates 32 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
        denorm_shamt    = unsigned&#39;(denorm_shamt + 1 - destination_exp_q);  
                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-458" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:458</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;denorm_shamt&#39; generates 7 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
        denorm_shamt    = unsigned&#39;(denorm_shamt + 2 + fpnew_pkg::man_bits(dst_fmt_q2));  
                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-458" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:458</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s UNSIGNED generates 32 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
        denorm_shamt    = unsigned&#39;(denorm_shamt + 2 + fpnew_pkg::man_bits(dst_fmt_q2));  
                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-456" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:456</a>: Operator LTS expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;destination_exp_q&#39; generates 12 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
      end else if (destination_exp_q &lt; -signed&#39;(fpnew_pkg::man_bits(dst_fmt_q2))) begin
                                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-451" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:451</a>: Operator GTES expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;destination_exp_q&#39; generates 12 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
                   destination_exp_q &gt;= -signed&#39;(fpnew_pkg::man_bits(dst_fmt_q2))) begin
                                     ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-509" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:509</a>: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 31 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
        fmt_pre_round_abs[fmt] = {final_exp[EXP_BITS-1:0], final_mant[MAN_BITS-1:0]};  
                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-509" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:509</a>: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 63 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
        fmt_pre_round_abs[fmt] = {final_exp[EXP_BITS-1:0], final_mant[MAN_BITS-1:0]};  
                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-607" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:607</a>: Operator SHIFTL expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;input_sign_q&#39; generates 1 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
                      ? input_sign_q &lt;&lt; FP_WIDTH-1  
                                     ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv.html#l-607" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_cast_multi.sv:607</a>: Operator SHIFTL expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;input_sign_q&#39; generates 1 bits.
                                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[3].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.genblk1.lane_instance.i_fpnew_cast_multi
                      ? input_sign_q &lt;&lt; FP_WIDTH-1  
                                     ^~
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-84" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:84</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                  [0:NUM_INP_REGS][1:0][WIDTH-1:0] inp_pipe_operands_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-85" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:85</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                  [0:NUM_INP_REGS][1:0]            inp_pipe_is_boxed_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-86" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:86</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::roundmode_e [0:NUM_INP_REGS]                 inp_pipe_rnd_mode_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-87" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:87</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::operation_e [0:NUM_INP_REGS]                 inp_pipe_op_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-88" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:88</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                  [0:NUM_INP_REGS]                 inp_pipe_op_mod_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-89" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:89</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  TagType                [0:NUM_INP_REGS]                 inp_pipe_tag_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-90" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:90</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  AuxType                [0:NUM_INP_REGS]                 inp_pipe_aux_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-91" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:91</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                  [0:NUM_INP_REGS]                 inp_pipe_valid_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-93" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:93</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic [0:NUM_INP_REGS] inp_pipe_ready;
        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-195" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:195</a>: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
      default: sgnj_result = &#39;{default: fpnew_pkg::DONT_CARE};  
                               ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-195" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:195</a>: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
      default: sgnj_result = &#39;{default: fpnew_pkg::DONT_CARE};  
                               ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-231" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:231</a>: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        default: minmax_result = &#39;{default: fpnew_pkg::DONT_CARE};  
                                   ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-231" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:231</a>: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        default: minmax_result = &#39;{default: fpnew_pkg::DONT_CARE};  
                                   ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-260" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:260</a>: Operator OR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;operand_a_smaller&#39; generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-260" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:260</a>: Operator OR expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;operands_equal&#39; generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-260" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:260</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-264" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:264</a>: Operator AND expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;operand_a_smaller&#39; generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = (operand_a_smaller &amp; ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-264" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:264</a>: Operator NOT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;operands_equal&#39; generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = (operand_a_smaller &amp; ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-264" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:264</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = (operand_a_smaller &amp; ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                                                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-267" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:267</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          if (any_operand_nan) cmp_result = inp_pipe_op_mod_q[NUM_INP_REGS];  
                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-268" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:268</a>: Operator XOR expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;operands_equal&#39; generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = operands_equal ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-268" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:268</a>: Operator XOR expects 32 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = operands_equal ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-270" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:270</a>: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        default: cmp_result = &#39;{default: fpnew_pkg::DONT_CARE};  
                                ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-270" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:270</a>: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        default: cmp_result = &#39;{default: fpnew_pkg::DONT_CARE};  
                                ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-331" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:331</a>: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        result_d        = &#39;{default: fpnew_pkg::DONT_CARE};  
                            ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-331" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:331</a>: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        result_d        = &#39;{default: fpnew_pkg::DONT_CARE};  
                            ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-336" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:336</a>: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        result_d        = &#39;{default: fpnew_pkg::DONT_CARE};  
                            ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-336" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:336</a>: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        result_d        = &#39;{default: fpnew_pkg::DONT_CARE};  
                            ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-195" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:195</a>: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
      default: sgnj_result = &#39;{default: fpnew_pkg::DONT_CARE};  
                               ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-195" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:195</a>: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
      default: sgnj_result = &#39;{default: fpnew_pkg::DONT_CARE};  
                               ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-231" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:231</a>: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        default: minmax_result = &#39;{default: fpnew_pkg::DONT_CARE};  
                                   ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-231" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:231</a>: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        default: minmax_result = &#39;{default: fpnew_pkg::DONT_CARE};  
                                   ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-260" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:260</a>: Operator OR expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;operand_a_smaller&#39; generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-260" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:260</a>: Operator OR expects 64 bits on the RHS, but RHS&#39;s VARREF &#39;operands_equal&#39; generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-260" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:260</a>: Operator XOR expects 64 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = (operand_a_smaller | operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-264" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:264</a>: Operator AND expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;operand_a_smaller&#39; generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = (operand_a_smaller &amp; ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-264" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:264</a>: Operator NOT expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;operands_equal&#39; generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = (operand_a_smaller &amp; ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-264" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:264</a>: Operator XOR expects 64 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = (operand_a_smaller &amp; ~operands_equal) ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                                                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-267" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:267</a>: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          if (any_operand_nan) cmp_result = inp_pipe_op_mod_q[NUM_INP_REGS];  
                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-268" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:268</a>: Operator XOR expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;operands_equal&#39; generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = operands_equal ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-268" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:268</a>: Operator XOR expects 64 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[2].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.genblk1.genblk1.lane_instance.i_noncomp
          else cmp_result = operands_equal ^ inp_pipe_op_mod_q[NUM_INP_REGS];
                                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-270" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:270</a>: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        default: cmp_result = &#39;{default: fpnew_pkg::DONT_CARE};  
                                ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-270" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:270</a>: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        default: cmp_result = &#39;{default: fpnew_pkg::DONT_CARE};  
                                ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-331" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:331</a>: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        result_d        = &#39;{default: fpnew_pkg::DONT_CARE};  
                            ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-331" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:331</a>: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        result_d        = &#39;{default: fpnew_pkg::DONT_CARE};  
                            ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-336" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:336</a>: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        result_d        = &#39;{default: fpnew_pkg::DONT_CARE};  
                            ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv.html#l-336" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_noncomp.sv:336</a>: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        result_d        = &#39;{default: fpnew_pkg::DONT_CARE};  
                            ^~~~~~~
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv.html#l-80" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:80</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                  [0:NUM_INP_REGS][1:0][WIDTH-1:0]       inp_pipe_operands_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv.html#l-81" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:81</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::roundmode_e [0:NUM_INP_REGS]                       inp_pipe_rnd_mode_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv.html#l-82" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:82</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::operation_e [0:NUM_INP_REGS]                       inp_pipe_op_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv.html#l-83" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:83</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::fp_format_e [0:NUM_INP_REGS]                       inp_pipe_dst_fmt_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv.html#l-84" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:84</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  TagType                [0:NUM_INP_REGS]                       inp_pipe_tag_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv.html#l-85" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:85</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  AuxType                [0:NUM_INP_REGS]                       inp_pipe_aux_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv.html#l-86" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:86</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                  [0:NUM_INP_REGS]                       inp_pipe_valid_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv.html#l-88" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:88</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic [0:NUM_INP_REGS] inp_pipe_ready;
        ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv.html#l-296" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:296</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic               [0:NUM_OUT_REGS][WIDTH-1:0] out_pipe_result_q;
                      ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv.html#l-297" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:297</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::status_t [0:NUM_OUT_REGS]            out_pipe_status_q;
                      ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv.html#l-298" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:298</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  TagType             [0:NUM_OUT_REGS]            out_pipe_tag_q;
                      ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv.html#l-299" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:299</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  AuxType             [0:NUM_OUT_REGS]            out_pipe_aux_q;
                      ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv.html#l-300" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:300</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic               [0:NUM_OUT_REGS]            out_pipe_valid_q;
                      ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv.html#l-302" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:302</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic [0:NUM_OUT_REGS] out_pipe_ready;
        ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-99" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:99</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                  [0:NUM_INP_REGS][2:0][WIDTH-1:0] inp_pipe_operands_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-100" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:100</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                  [0:NUM_INP_REGS][2:0]            inp_pipe_is_boxed_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-101" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:101</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::roundmode_e [0:NUM_INP_REGS]                 inp_pipe_rnd_mode_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-102" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:102</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::operation_e [0:NUM_INP_REGS]                 inp_pipe_op_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-103" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:103</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                  [0:NUM_INP_REGS]                 inp_pipe_op_mod_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-104" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:104</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  TagType                [0:NUM_INP_REGS]                 inp_pipe_tag_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-105" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:105</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  AuxType                [0:NUM_INP_REGS]                 inp_pipe_aux_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-106" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:106</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                  [0:NUM_INP_REGS]                 inp_pipe_valid_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-108" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:108</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic [0:NUM_INP_REGS] inp_pipe_ready;
        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-190" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:190</a>: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;BIAS&#39; generates 32 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
        operand_a = &#39;{sign: 1&#39;b0, exponent: BIAS, mantissa: &#39;0};
                                  ^~~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-198" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:198</a>: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        operand_a  = &#39;{default: fpnew_pkg::DONT_CARE};
                       ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-198" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:198</a>: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        operand_a  = &#39;{default: fpnew_pkg::DONT_CARE};
                       ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-199" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:199</a>: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        operand_b  = &#39;{default: fpnew_pkg::DONT_CARE};
                       ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-199" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:199</a>: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        operand_b  = &#39;{default: fpnew_pkg::DONT_CARE};
                       ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-200" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:200</a>: Operator PATMEMBER expects 8 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        operand_c  = &#39;{default: fpnew_pkg::DONT_CARE};
                       ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-200" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:200</a>: Operator PATMEMBER expects 23 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        operand_c  = &#39;{default: fpnew_pkg::DONT_CARE};
                       ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-276" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:276</a>: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS&#39;s SIGNED generates 9 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign exponent_a = signed&#39;({1&#39;b0, operand_a.exponent});
                    ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-277" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:277</a>: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS&#39;s SIGNED generates 9 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign exponent_b = signed&#39;({1&#39;b0, operand_b.exponent});
                    ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-278" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:278</a>: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS&#39;s SIGNED generates 9 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign exponent_c = signed&#39;({1&#39;b0, operand_c.exponent});
                    ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-282" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:282</a>: Operator ADD expects 10 bits on the RHS, but RHS&#39;s SIGNED generates 2 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign exponent_addend = signed&#39;(exponent_c + $signed({1&#39;b0, ~info_c.is_normal}));  
                                              ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-286" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:286</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;exponent_a&#39; generates 10 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
                            : signed&#39;(exponent_a + info_a.is_subnormal
                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-286" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:286</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
                            : signed&#39;(exponent_a + info_a.is_subnormal
                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-287" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:287</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;exponent_b&#39; generates 10 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
                                      + exponent_b + info_b.is_subnormal
                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-287" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:287</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
                                      + exponent_b + info_b.is_subnormal
                                                   ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-284" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:284</a>: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS&#39;s COND generates 32 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign exponent_product = (info_a.is_zero || info_b.is_zero)
                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-300" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:300</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 32 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
      addend_shamt = 3 * PRECISION_BITS + 4;
                   ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-303" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:303</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;exponent_difference&#39; generates 10 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
      addend_shamt = unsigned&#39;(signed&#39;(PRECISION_BITS) + 3 - exponent_difference);
                                                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-303" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:303</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s UNSIGNED generates 32 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
      addend_shamt = unsigned&#39;(signed&#39;(PRECISION_BITS) + 3 - exponent_difference);
                   ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-302" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:302</a>: Operator LTES expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;exponent_difference&#39; generates 10 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
    else if (exponent_difference &lt;= signed&#39;(PRECISION_BITS + 2))
                                 ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-299" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:299</a>: Operator LTES expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;exponent_difference&#39; generates 10 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
    if (exponent_difference &lt;= signed&#39;(-2 * PRECISION_BITS - 1))
                            ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-327" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:327</a>: Operator SHIFTL expects 76 bits on the LHS, but LHS&#39;s VARREF &#39;product&#39; generates 48 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign product_shifted = product &lt;&lt; 2;  
                                   ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-347" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:347</a>: Operator SHIFTL expects 100 bits on the LHS, but LHS&#39;s VARREF &#39;mantissa_c&#39; generates 24 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
      (mantissa_c &lt;&lt; (3 * PRECISION_BITS + 4)) &gt;&gt; addend_shamt;
                  ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-365" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:365</a>: Operator ADD expects 77 bits on the RHS, but RHS&#39;s VARREF &#39;inject_carry_in&#39; generates 1 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign sum_raw = product_shifted + addend_shifted + inject_carry_in;
                                                    ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-369" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:369</a>: Operator ASSIGNW expects 76 bits on the Assign RHS, but Assign RHS&#39;s COND generates 77 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign sum        = (effective_subtraction &amp;&amp; ~sum_carry) ? -sum_raw : sum_raw;
                    ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-393" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:393</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                  [0:NUM_MID_REGS]                         mid_pipe_eff_sub_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-394" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:394</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_exp_prod_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-395" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:395</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_exp_diff_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-396" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:396</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_tent_exp_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-397" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:397</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                  [0:NUM_MID_REGS][SHIFT_AMOUNT_WIDTH-1:0] mid_pipe_add_shamt_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-398" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:398</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                  [0:NUM_MID_REGS]                         mid_pipe_sticky_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-399" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:399</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                  [0:NUM_MID_REGS][3*PRECISION_BITS+3:0]   mid_pipe_sum_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-400" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:400</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                  [0:NUM_MID_REGS]                         mid_pipe_final_sign_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-401" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:401</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::roundmode_e [0:NUM_MID_REGS]                         mid_pipe_rnd_mode_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-402" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:402</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                  [0:NUM_MID_REGS]                         mid_pipe_res_is_spec_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-403" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:403</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fp_t                   [0:NUM_MID_REGS]                         mid_pipe_spec_res_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-404" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:404</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::status_t    [0:NUM_MID_REGS]                         mid_pipe_spec_stat_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-405" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:405</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  TagType                [0:NUM_MID_REGS]                         mid_pipe_tag_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-406" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:406</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  AuxType                [0:NUM_MID_REGS]                         mid_pipe_aux_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-407" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:407</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic                  [0:NUM_MID_REGS]                         mid_pipe_valid_q;
                         ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-409" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:409</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic [0:NUM_MID_REGS] mid_pipe_ready;
        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-511" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:511</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;leading_zero_count&#39; generates 6 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
        norm_shamt          = PRECISION_BITS + 2 + leading_zero_count;
                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-511" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:511</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 32 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
        norm_shamt          = PRECISION_BITS + 2 + leading_zero_count;
                            ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-512" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:512</a>: Operator SUB expects 32 or 10 bits on the RHS, but RHS&#39;s VARREF &#39;leading_zero_count_sgn&#39; generates 7 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
        normalized_exponent = exponent_product_q - leading_zero_count_sgn + 1;  
                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-516" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:516</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;exponent_product_q&#39; generates 10 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
        norm_shamt          = unsigned&#39;(signed&#39;(PRECISION_BITS) + 2 + exponent_product_q);
                                                                    ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-516" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:516</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s UNSIGNED generates 32 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
        norm_shamt          = unsigned&#39;(signed&#39;(PRECISION_BITS) + 2 + exponent_product_q);
                            ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-509" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:509</a>: Operator SUB expects 32 or 10 bits on the RHS, but RHS&#39;s VARREF &#39;leading_zero_count_sgn&#39; generates 7 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
      if ((exponent_product_q - leading_zero_count_sgn + 1 &gt;= 0) &amp;&amp; !lzc_zeroes) begin
                              ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-527" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:527</a>: Operator SHIFTL expects 77 bits on the LHS, but LHS&#39;s VARREF &#39;sum_q&#39; generates 76 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign sum_shifted       = sum_q &lt;&lt; norm_shamt;
                                   ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-533" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:533</a>: Operator ASSIGN expects 76 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;sum_shifted&#39; generates 77 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
    {final_mantissa, sum_sticky_bits} = sum_shifted;
                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-538" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:538</a>: Operator ASSIGN expects 76 bits on the Assign RHS, but Assign RHS&#39;s SHIFTR generates 77 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
      {final_mantissa, sum_sticky_bits} = sum_shifted &gt;&gt; 1;
                                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-545" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:545</a>: Operator ASSIGN expects 76 bits on the Assign RHS, but Assign RHS&#39;s SHIFTL generates 77 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
      {final_mantissa, sum_sticky_bits} = sum_shifted &lt;&lt; 1;
                                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-190" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:190</a>: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;BIAS&#39; generates 32 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
        operand_a = &#39;{sign: 1&#39;b0, exponent: BIAS, mantissa: &#39;0};
                                  ^~~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-198" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:198</a>: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        operand_a  = &#39;{default: fpnew_pkg::DONT_CARE};
                       ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-198" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:198</a>: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        operand_a  = &#39;{default: fpnew_pkg::DONT_CARE};
                       ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-199" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:199</a>: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        operand_b  = &#39;{default: fpnew_pkg::DONT_CARE};
                       ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-199" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:199</a>: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        operand_b  = &#39;{default: fpnew_pkg::DONT_CARE};
                       ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-200" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:200</a>: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        operand_c  = &#39;{default: fpnew_pkg::DONT_CARE};
                       ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-200" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:200</a>: Operator PATMEMBER expects 52 bits on the Pattern value, but Pattern value&#39;s VARREF &#39;DONT_CARE&#39; generates 1 bits.
        operand_c  = &#39;{default: fpnew_pkg::DONT_CARE};
                       ^~~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-276" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:276</a>: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS&#39;s SIGNED generates 12 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign exponent_a = signed&#39;({1&#39;b0, operand_a.exponent});
                    ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-277" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:277</a>: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS&#39;s SIGNED generates 12 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign exponent_b = signed&#39;({1&#39;b0, operand_b.exponent});
                    ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-278" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:278</a>: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS&#39;s SIGNED generates 12 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign exponent_c = signed&#39;({1&#39;b0, operand_c.exponent});
                    ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-282" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:282</a>: Operator ADD expects 13 bits on the RHS, but RHS&#39;s SIGNED generates 2 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign exponent_addend = signed&#39;(exponent_c + $signed({1&#39;b0, ~info_c.is_normal}));  
                                              ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-286" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:286</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;exponent_a&#39; generates 13 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
                            : signed&#39;(exponent_a + info_a.is_subnormal
                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-287" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:287</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;exponent_b&#39; generates 13 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
                                      + exponent_b + info_b.is_subnormal
                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-284" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:284</a>: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS&#39;s COND generates 32 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign exponent_product = (info_a.is_zero || info_b.is_zero)
                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-300" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:300</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 32 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
      addend_shamt = 3 * PRECISION_BITS + 4;
                   ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-303" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:303</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;exponent_difference&#39; generates 13 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
      addend_shamt = unsigned&#39;(signed&#39;(PRECISION_BITS) + 3 - exponent_difference);
                                                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-303" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:303</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s UNSIGNED generates 32 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
      addend_shamt = unsigned&#39;(signed&#39;(PRECISION_BITS) + 3 - exponent_difference);
                   ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-302" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:302</a>: Operator LTES expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;exponent_difference&#39; generates 13 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
    else if (exponent_difference &lt;= signed&#39;(PRECISION_BITS + 2))
                                 ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-299" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:299</a>: Operator LTES expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;exponent_difference&#39; generates 13 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
    if (exponent_difference &lt;= signed&#39;(-2 * PRECISION_BITS - 1))
                            ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-327" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:327</a>: Operator SHIFTL expects 163 bits on the LHS, but LHS&#39;s VARREF &#39;product&#39; generates 106 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign product_shifted = product &lt;&lt; 2;  
                                   ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-347" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:347</a>: Operator SHIFTL expects 216 bits on the LHS, but LHS&#39;s VARREF &#39;mantissa_c&#39; generates 53 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
      (mantissa_c &lt;&lt; (3 * PRECISION_BITS + 4)) &gt;&gt; addend_shamt;
                  ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-365" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:365</a>: Operator ADD expects 164 bits on the RHS, but RHS&#39;s VARREF &#39;inject_carry_in&#39; generates 1 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign sum_raw = product_shifted + addend_shifted + inject_carry_in;
                                                    ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-369" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:369</a>: Operator ASSIGNW expects 163 bits on the Assign RHS, but Assign RHS&#39;s COND generates 164 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign sum        = (effective_subtraction &amp;&amp; ~sum_carry) ? -sum_raw : sum_raw;
                    ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-511" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:511</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;leading_zero_count&#39; generates 7 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
        norm_shamt          = PRECISION_BITS + 2 + leading_zero_count;
                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-511" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:511</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 32 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
        norm_shamt          = PRECISION_BITS + 2 + leading_zero_count;
                            ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-512" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:512</a>: Operator SUB expects 32 or 13 bits on the RHS, but RHS&#39;s VARREF &#39;leading_zero_count_sgn&#39; generates 8 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
        normalized_exponent = exponent_product_q - leading_zero_count_sgn + 1;  
                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-516" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:516</a>: Operator ADD expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;exponent_product_q&#39; generates 13 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
        norm_shamt          = unsigned&#39;(signed&#39;(PRECISION_BITS) + 2 + exponent_product_q);
                                                                    ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-516" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:516</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s UNSIGNED generates 32 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
        norm_shamt          = unsigned&#39;(signed&#39;(PRECISION_BITS) + 2 + exponent_product_q);
                            ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-509" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:509</a>: Operator SUB expects 32 or 13 bits on the RHS, but RHS&#39;s VARREF &#39;leading_zero_count_sgn&#39; generates 8 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
      if ((exponent_product_q - leading_zero_count_sgn + 1 &gt;= 0) &amp;&amp; !lzc_zeroes) begin
                              ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-527" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:527</a>: Operator SHIFTL expects 164 bits on the LHS, but LHS&#39;s VARREF &#39;sum_q&#39; generates 163 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
  assign sum_shifted       = sum_q &lt;&lt; norm_shamt;
                                   ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-533" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:533</a>: Operator ASSIGN expects 163 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;sum_shifted&#39; generates 164 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
    {final_mantissa, sum_sticky_bits} = sum_shifted;
                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-538" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:538</a>: Operator ASSIGN expects 163 bits on the Assign RHS, but Assign RHS&#39;s SHIFTR generates 164 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
      {final_mantissa, sum_sticky_bits} = sum_shifted &gt;&gt; 1;
                                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-545" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:545</a>: Operator ASSIGN expects 163 bits on the Assign RHS, but Assign RHS&#39;s SHIFTL generates 164 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma
      {final_mantissa, sum_sticky_bits} = sum_shifted &lt;&lt; 1;
                                        ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-629" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:629</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fp_t                [0:NUM_OUT_REGS] out_pipe_result_q;
                      ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-630" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:630</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  fpnew_pkg::status_t [0:NUM_OUT_REGS] out_pipe_status_q;
                      ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-631" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:631</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  TagType             [0:NUM_OUT_REGS] out_pipe_tag_q;
                      ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-632" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:632</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  AuxType             [0:NUM_OUT_REGS] out_pipe_aux_q;
                      ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-633" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:633</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic               [0:NUM_OUT_REGS] out_pipe_valid_q;
                      ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-635" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:635</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:1
  logic [0:NUM_OUT_REGS] out_pipe_ready;
        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv.html#l-107" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:107</a>: Operator AND expects 2 bits on the LHS, but LHS&#39;s EQ generates 1 bits.
                                                                                                                              : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice
  assign dst_vec_op     = (OpGroup == fpnew_pkg::CONV) &amp; {(op_i == fpnew_pkg::CPKCD), op_mod_i};
                                                       ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv.html#l-113" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:113</a>: Operator COND expects 3 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;int_fmt_i&#39; generates 2 bits.
                                                                                                                              : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice
  assign dst_fmt    = dst_fmt_is_int ? int_fmt_i : dst_fmt_i;
                                     ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv.html#l-353" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:353</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:2
    logic [0:NumPipeRegs][Width-1:0] byp_pipe_target_q;
          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv.html#l-354" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:354</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:2
    logic [0:NumPipeRegs][2:0]       byp_pipe_aux_q;
          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv.html#l-355" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:355</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:2
    logic [0:NumPipeRegs]            byp_pipe_valid_q;
          ^
%Warning-LITENDIAN: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv.html#l-357" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_opgroup_multifmt_slice.sv:357</a>: Little bit endian vector: MSB &lt; LSB of bit range: 0:2
    logic [0:NumPipeRegs] byp_pipe_ready;
          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv.html#l-245" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv:245</a>: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS&#39;s SIGNED generates 33 bits.
                                                                                                                         : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice
  assign slice_regular_result = $signed({extension_bit_o, slice_result});
                              ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv.html#l-256" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv:256</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s SEL generates 10 bits.
                                                                                                                         : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice
  assign slice_class_result = result_is_vector ? slice_vec_class_result : lane_class_mask[0];
                                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv.html#l-245" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_opgroup_fmt_slice.sv:245</a>: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS&#39;s SIGNED generates 65 bits.
                                                                                                                         : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice
  assign slice_regular_result = $signed({extension_bit_o, slice_result});
                              ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/common_cells/src/lfsr_8bit.sv.html#l-51" target="file-frame">third_party/cores/ariane/src/common_cells/src/lfsr_8bit.sv:51</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;shift_q&#39; generates 8 bits.
                                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_icache.i_lfsr
        refill_way_bin = shift_q;
                       ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/common_cells/src/lfsr_8bit.sv.html#l-51" target="file-frame">third_party/cores/ariane/src/common_cells/src/lfsr_8bit.sv:51</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;shift_q&#39; generates 8 bits.
                                                                                                                   : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler.i_lfsr
        refill_way_bin = shift_q;
                       ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/amo_alu.sv.html#l-29" target="file-frame">third_party/cores/ariane/src/cache_subsystem/amo_alu.sv:29</a>: Operator ASSIGN expects 65 bits on the Assign RHS, but Assign RHS&#39;s SIGNED generates 64 bits.
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler.i_amo_alu
        adder_operand_a = $signed(amo_operand_a_i);
                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/amo_alu.sv.html#l-30" target="file-frame">third_party/cores/ariane/src/cache_subsystem/amo_alu.sv:30</a>: Operator ASSIGN expects 65 bits on the Assign RHS, but Assign RHS&#39;s SIGNED generates 64 bits.
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler.i_amo_alu
        adder_operand_b = $signed(amo_operand_b_i);
                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/amo_alu.sv.html#l-43" target="file-frame">third_party/cores/ariane/src/cache_subsystem/amo_alu.sv:43</a>: Operator NEGATE expects 65 bits on the LHS, but LHS&#39;s SIGNED generates 64 bits.
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler.i_amo_alu
                adder_operand_b = -$signed(amo_operand_b_i);
                                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/amo_alu.sv.html#l-47" target="file-frame">third_party/cores/ariane/src/cache_subsystem/amo_alu.sv:47</a>: Operator NEGATE expects 65 bits on the LHS, but LHS&#39;s SIGNED generates 64 bits.
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler.i_amo_alu
                adder_operand_b = -$signed(amo_operand_b_i);
                                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/amo_alu.sv.html#l-51" target="file-frame">third_party/cores/ariane/src/cache_subsystem/amo_alu.sv:51</a>: Operator ASSIGN expects 65 bits on the Assign RHS, but Assign RHS&#39;s UNSIGNED generates 64 bits.
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler.i_amo_alu
                adder_operand_a = $unsigned(amo_operand_a_i);
                                ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/amo_alu.sv.html#l-52" target="file-frame">third_party/cores/ariane/src/cache_subsystem/amo_alu.sv:52</a>: Operator NEGATE expects 65 bits on the LHS, but LHS&#39;s UNSIGNED generates 64 bits.
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler.i_amo_alu
                adder_operand_b = -$unsigned(amo_operand_b_i);
                                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/amo_alu.sv.html#l-56" target="file-frame">third_party/cores/ariane/src/cache_subsystem/amo_alu.sv:56</a>: Operator ASSIGN expects 65 bits on the Assign RHS, but Assign RHS&#39;s UNSIGNED generates 64 bits.
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler.i_amo_alu
                adder_operand_a = $unsigned(amo_operand_a_i);
                                ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/amo_alu.sv.html#l-57" target="file-frame">third_party/cores/ariane/src/cache_subsystem/amo_alu.sv:57</a>: Operator NEGATE expects 65 bits on the LHS, but LHS&#39;s UNSIGNED generates 64 bits.
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler.i_amo_alu
                adder_operand_b = -$unsigned(amo_operand_b_i);
                                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/store_buffer.sv.html#l-74" target="file-frame">third_party/cores/ariane/src/store_buffer.sv:74</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;speculative_status_cnt_q&#39; generates 3 bits.
                                                                                                     : ... In instance ariane_testharness.i_ariane.ex_stage_i.lsu_i.i_store_unit.store_buffer_i
        speculative_status_cnt = speculative_status_cnt_q;
                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/store_buffer.sv.html#l-77" target="file-frame">third_party/cores/ariane/src/store_buffer.sv:77</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;speculative_status_cnt_q&#39; generates 3 bits.
                                                                                                     : ... In instance ariane_testharness.i_ariane.ex_stage_i.lsu_i.i_store_unit.store_buffer_i
        ready_o = (speculative_status_cnt_q &lt; (DEPTH_SPEC - 1)) || commit_i;
                                            ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/store_buffer.sv.html#l-106" target="file-frame">third_party/cores/ariane/src/store_buffer.sv:106</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;speculative_status_cnt&#39; generates 5 bits.
                                                                                                      : ... In instance ariane_testharness.i_ariane.ex_stage_i.lsu_i.i_store_unit.store_buffer_i
        speculative_status_cnt_n = speculative_status_cnt;
                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/store_buffer.sv.html#l-142" target="file-frame">third_party/cores/ariane/src/store_buffer.sv:142</a>: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;commit_status_cnt_q&#39; generates 4 bits.
                                                                                                      : ... In instance ariane_testharness.i_ariane.ex_stage_i.lsu_i.i_store_unit.store_buffer_i
        commit_status_cnt = commit_status_cnt_q;
                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/store_buffer.sv.html#l-144" target="file-frame">third_party/cores/ariane/src/store_buffer.sv:144</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;commit_status_cnt_q&#39; generates 4 bits.
                                                                                                      : ... In instance ariane_testharness.i_ariane.ex_stage_i.lsu_i.i_store_unit.store_buffer_i
        commit_ready_o = (commit_status_cnt_q &lt; DEPTH_COMMIT);
                                              ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/store_buffer.sv.html#l-177" target="file-frame">third_party/cores/ariane/src/store_buffer.sv:177</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;commit_status_cnt&#39; generates 9 bits.
                                                                                                      : ... In instance ariane_testharness.i_ariane.ex_stage_i.lsu_i.i_store_unit.store_buffer_i
        commit_status_cnt_n     = commit_status_cnt;
                                ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-77" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:77</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;id_i&#39; generates 10 bits.
                                                                                                    : ... In instance ariane_testharness.i_dm_axi_master
        axi_req_o.aw.id     = id_i;
                            ^
%Warning-WIDTHCONCAT: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-83" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:83</a>: Unsized numbers/parameters not allowed in replications.
                                                                                                          : ... In instance ariane_testharness.i_dm_axi_master
        axi_req_o.ar.addr   = (CRITICAL_WORD_FIRST || type_i == ariane_axi::SINGLE_REQ) ? addr_i : { addr_i[63:CACHELINE_BYTE_OFFSET], {{CACHELINE_BYTE_OFFSET}{1&#39;b0}}};
                                                                                                                                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-92" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:92</a>: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;id_i&#39; generates 10 bits.
                                                                                                    : ... In instance ariane_testharness.i_dm_axi_master
        axi_req_o.ar.id     = id_i;
                            ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-105" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:105</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 4 bits.
                                                                                                     : ... In instance ariane_testharness.i_dm_axi_master
        id_o          = axi_resp_i.r.id;
                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-145" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:145</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;BURST_SIZE&#39; generates 32 bits.
                                                                                                     : ... In instance ariane_testharness.i_dm_axi_master
                            axi_req_o.aw.len = BURST_SIZE;  
                                             ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-150" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:150</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s SUB generates 32 bits.
                                                                                                     : ... In instance ariane_testharness.i_dm_axi_master
                                cnt_d = BURST_SIZE - 1;
                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-152" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:152</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;BURST_SIZE&#39; generates 32 bits.
                                                                                                     : ... In instance ariane_testharness.i_dm_axi_master
                                cnt_d = BURST_SIZE;
                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-167" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:167</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;BURST_SIZE&#39; generates 32 bits.
                                                                                                     : ... In instance ariane_testharness.i_dm_axi_master
                            axi_req_o.ar.len = BURST_SIZE;
                                             ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-168" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:168</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;BURST_SIZE&#39; generates 32 bits.
                                                                                                     : ... In instance ariane_testharness.i_dm_axi_master
                            cnt_d = BURST_SIZE;
                                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-197" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:197</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;cnt_q&#39; generates 1 bits.
                                                                                                     : ... In instance ariane_testharness.i_dm_axi_master
                    axi_req_o.w.data   = wdata_i[BURST_SIZE-cnt_q];
                                                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-198" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:198</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;cnt_q&#39; generates 1 bits.
                                                                                                     : ... In instance ariane_testharness.i_dm_axi_master
                    axi_req_o.w.strb   = be_i[BURST_SIZE-cnt_q];
                                                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-202" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:202</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;BURST_SIZE&#39; generates 32 bits.
                                                                                                     : ... In instance ariane_testharness.i_dm_axi_master
                axi_req_o.aw.len   = BURST_SIZE;
                                   ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-233" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:233</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;BURST_SIZE&#39; generates 32 bits.
                                                                                                     : ... In instance ariane_testharness.i_dm_axi_master
                axi_req_o.aw.len   = BURST_SIZE;
                                   ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-246" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:246</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;cnt_q&#39; generates 1 bits.
                                                                                                     : ... In instance ariane_testharness.i_dm_axi_master
                    axi_req_o.w.data   = wdata_i[BURST_SIZE-cnt_q];
                                                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-247" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:247</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;cnt_q&#39; generates 1 bits.
                                                                                                     : ... In instance ariane_testharness.i_dm_axi_master
                    axi_req_o.w.strb   = be_i[BURST_SIZE-cnt_q];
                                                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-265" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:265</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 4 bits.
                                                                                                     : ... In instance ariane_testharness.i_dm_axi_master
                id_o = axi_resp_i.b.id;
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-277" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:277</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;addr_offset_q&#39; generates 1 bits.
                                                                                                     : ... In instance ariane_testharness.i_dm_axi_master
                    index = addr_offset_q + (BURST_SIZE-cnt_q);
                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-277" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:277</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;cnt_q&#39; generates 1 bits.
                                                                                                     : ... In instance ariane_testharness.i_dm_axi_master
                    index = addr_offset_q + (BURST_SIZE-cnt_q);
                                                       ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-277" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:277</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 32 bits.
                                                                                                     : ... In instance ariane_testharness.i_dm_axi_master
                    index = addr_offset_q + (BURST_SIZE-cnt_q);
                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-279" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:279</a>: Operator SUB expects 32 bits on the RHS, but RHS&#39;s VARREF &#39;cnt_q&#39; generates 1 bits.
                                                                                                     : ... In instance ariane_testharness.i_dm_axi_master
                    index = BURST_SIZE-cnt_q;
                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-279" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:279</a>: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS&#39;s SUB generates 32 bits.
                                                                                                     : ... In instance ariane_testharness.i_dm_axi_master
                    index = BURST_SIZE-cnt_q;
                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-287" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:287</a>: Operator EQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;cnt_q&#39; generates 1 bits.
                                                                                                     : ... In instance ariane_testharness.i_dm_axi_master
                        if (state_q == WAIT_R_VALID_MULTIPLE &amp;&amp; cnt_q == BURST_SIZE) begin
                                                                      ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-301" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:301</a>: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 4 bits.
                                                                                                     : ... In instance ariane_testharness.i_dm_axi_master
                        id_d    = axi_resp_i.r.id;
                                ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-173" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:173</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 1 bits.
                                                                                                     : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler.i_miss_axi_adapter
                            addr_offset_d = addr_i[ADDR_INDEX-1+3:3];
                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-277" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:277</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;addr_offset_q&#39; generates 2 bits.
                                                                                                     : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler.i_miss_axi_adapter
                    index = addr_offset_q + (BURST_SIZE-cnt_q);
                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-293" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:293</a>: Operator EQ expects 2 bits on the LHS, but LHS&#39;s VARREF &#39;index&#39; generates 1 bits.
                                                                                                     : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler.i_miss_axi_adapter
                        if (index == addr_offset_q) begin
                                  ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv.html#l-29" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:29</a>: Operator ASSIGN expects 65 bits on the Assign RHS, but Assign RHS&#39;s SIGNED generates 64 bits.
                                                                                                                                 : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_amos.i_amo_alu
        adder_operand_a = $signed(amo_operand_a_i);
                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv.html#l-30" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:30</a>: Operator ASSIGN expects 65 bits on the Assign RHS, but Assign RHS&#39;s SIGNED generates 64 bits.
                                                                                                                                 : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_amos.i_amo_alu
        adder_operand_b = $signed(amo_operand_b_i);
                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv.html#l-46" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:46</a>: Operator NEGATE expects 65 bits on the LHS, but LHS&#39;s SIGNED generates 64 bits.
                                                                                                                                 : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_amos.i_amo_alu
                    adder_operand_b = -$signed(amo_operand_b_i);
                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv.html#l-50" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:50</a>: Operator NEGATE expects 65 bits on the LHS, but LHS&#39;s SIGNED generates 64 bits.
                                                                                                                                 : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_amos.i_amo_alu
                    adder_operand_b = -$signed(amo_operand_b_i);
                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv.html#l-54" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:54</a>: Operator ASSIGN expects 65 bits on the Assign RHS, but Assign RHS&#39;s UNSIGNED generates 64 bits.
                                                                                                                                 : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_amos.i_amo_alu
                    adder_operand_a = $unsigned(amo_operand_a_i);
                                    ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv.html#l-55" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:55</a>: Operator NEGATE expects 65 bits on the LHS, but LHS&#39;s UNSIGNED generates 64 bits.
                                                                                                                                 : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_amos.i_amo_alu
                    adder_operand_b = -$unsigned(amo_operand_b_i);
                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv.html#l-59" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:59</a>: Operator ASSIGN expects 65 bits on the Assign RHS, but Assign RHS&#39;s UNSIGNED generates 64 bits.
                                                                                                                                 : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_amos.i_amo_alu
                    adder_operand_a = $unsigned(amo_operand_a_i);
                                    ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv.html#l-60" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv:60</a>: Operator NEGATE expects 65 bits on the LHS, but LHS&#39;s UNSIGNED generates 64 bits.
                                                                                                                                 : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_amos.i_amo_alu
                    adder_operand_b = -$unsigned(amo_operand_b_i);
                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/miss_handler.sv.html#l-215" target="file-frame">third_party/cores/ariane/src/cache_subsystem/miss_handler.sv:215</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;i&#39; generates 32 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler
                        mshr_d.id    = i;
                                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/miss_handler.sv.html#l-260" target="file-frame">third_party/cores/ariane/src/cache_subsystem/miss_handler.sv:260</a>: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 56 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler
                req_fsm_miss_addr   = mshr_q.addr;
                                    ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/miss_handler.sv.html#l-272" target="file-frame">third_party/cores/ariane/src/cache_subsystem/miss_handler.sv:272</a>: Operator SHIFTL expects 7 bits on the LHS, but LHS&#39;s SEL generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler
                cl_offset = mshr_q.addr[DCACHE_BYTE_OFFSET-1:3] &lt;&lt; 6;
                                                                ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/miss_handler.sv.html#l-292" target="file-frame">third_party/cores/ariane/src/cache_subsystem/miss_handler.sv:292</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;cl_offset&#39; generates 7 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler
                                data_o.data[(cl_offset + i*8) +: 8] = mshr_q.wdata[i];
                                                       ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/miss_handler.sv.html#l-311" target="file-frame">third_party/cores/ariane/src/cache_subsystem/miss_handler.sv:311</a>: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 56 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler
                req_fsm_miss_addr   = {evict_cl_q.tag, cnt_q[DCACHE_INDEX_WIDTH-1:DCACHE_BYTE_OFFSET], {{DCACHE_BYTE_OFFSET}{1&#39;b0}}};
                                    ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/miss_handler.sv.html#l-320" target="file-frame">third_party/cores/ariane/src/cache_subsystem/miss_handler.sv:320</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler
                    req_o      = 1&#39;b1;
                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/include/std_cache_pkg.sv.html#l-65" target="file-frame">third_party/cores/ariane/include/std_cache_pkg.sv:65</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;i&#39; generates 32 bits.
                                                                                                          : ... In instance ariane_testharness.i_SimJTAG
                return i;
                ^~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/miss_handler.sv.html#l-351" target="file-frame">third_party/cores/ariane/src/cache_subsystem/miss_handler.sv:351</a>: Operator SHIFTL expects 12 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler
                    cnt_d       = cnt_q + (1&#39;b1 &lt;&lt; DCACHE_BYTE_OFFSET);
                                                ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/miss_handler.sv.html#l-354" target="file-frame">third_party/cores/ariane/src/cache_subsystem/miss_handler.sv:354</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler
                    req_o       = 1&#39;b1;
                                ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/miss_handler.sv.html#l-370" target="file-frame">third_party/cores/ariane/src/cache_subsystem/miss_handler.sv:370</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler
                req_o  = 1&#39;b1;
                       ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/miss_handler.sv.html#l-374" target="file-frame">third_party/cores/ariane/src/cache_subsystem/miss_handler.sv:374</a>: Operator SHIFTL expects 12 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler
                cnt_d       = cnt_q + (1&#39;b1 &lt;&lt; DCACHE_BYTE_OFFSET);
                                            ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/miss_handler.sv.html#l-430" target="file-frame">third_party/cores/ariane/src/cache_subsystem/miss_handler.sv:430</a>: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler
                        amo_resp_o.result = 1&#39;b1;
                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/miss_handler.sv.html#l-443" target="file-frame">third_party/cores/ariane/src/cache_subsystem/miss_handler.sv:443</a>: Operator ASSIGN expects 128 bits on the Assign RHS, but Assign RHS&#39;s FUNCREF &#39;data_align&#39; generates 64 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler
                req_fsm_miss_wdata = data_align(amo_req_i.operand_a[2:0], amo_result_o);
                                   ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/miss_handler.sv.html#l-444" target="file-frame">third_party/cores/ariane/src/cache_subsystem/miss_handler.sv:444</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s FUNCREF &#39;be_gen&#39; generates 8 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler
                req_fsm_miss_be = be_gen(amo_req_i.operand_a[2:0], amo_req_i.size);
                                ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/miss_handler.sv.html#l-460" target="file-frame">third_party/cores/ariane/src/cache_subsystem/miss_handler.sv:460</a>: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                                                      : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_miss_handler
                        amo_resp_o.result = 1&#39;b0;
                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/cache_ctrl.sv.html#l-107" target="file-frame">third_party/cores/ariane/src/cache_subsystem/cache_ctrl.sv:107</a>: Operator SHIFTL expects 7 bits on the LHS, but LHS&#39;s SEL generates 1 bits.
                                                                                                                    : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.master_ports[2].i_cache_ctrl
        cl_offset = mem_req_q.index[DCACHE_BYTE_OFFSET-1:3] &lt;&lt; 6;  
                                                            ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/cache_ctrl.sv.html#l-282" target="file-frame">third_party/cores/ariane/src/cache_subsystem/cache_ctrl.sv:282</a>: Bit extraction of var[15:0] requires 4 bit index, not 7 bits.
                                                                                                                    : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.master_ports[2].i_cache_ctrl
                    be_o.data[cl_offset&gt;&gt;3 +: 8]  = mem_req_q.be;
                             ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/cache_ctrl.sv.html#l-328" target="file-frame">third_party/cores/ariane/src/cache_subsystem/cache_ctrl.sv:328</a>: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 56 bits.
                                                                                                                    : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.master_ports[2].i_cache_ctrl
                miss_req_o.addr = {mem_req_q.tag, mem_req_q.index};
                                ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/tag_cmp.sv.html#l-83" target="file-frame">third_party/cores/ariane/src/cache_subsystem/tag_cmp.sv:83</a>: Logical Operator IF expects 1 bit on the If, but If&#39;s SEL generates 8 bits.
                                                                                                                : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_nbdcache.i_tag_cmp
            if (req_i[i])
            ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/mmu.sv.html#l-209" target="file-frame">third_party/cores/ariane/src/mmu.sv:209</a>: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 56 bits.
                                                                                             : ... In instance ariane_testharness.i_ariane.ex_stage_i.lsu_i.i_mmu
            icache_areq_o.fetch_paddr = {itlb_content.ppn, icache_areq_i.fetch_vaddr[11:0]};
                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/mmu.sv.html#l-290" target="file-frame">third_party/cores/ariane/src/mmu.sv:290</a>: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 56 bits.
                                                                                             : ... In instance ariane_testharness.i_ariane.ex_stage_i.lsu_i.i_mmu
            lsu_paddr_o = {dtlb_pte_q.ppn, lsu_vaddr_q[11:0]};
                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/ariane_regfile_ff.sv.html#l-55" target="file-frame">third_party/cores/ariane/src/ariane_regfile_ff.sv:55</a>: Operator EQ expects 32 bits on the LHS, but LHS&#39;s SEL generates 5 bits.
                                                                                                          : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_issue_read_operands.i_ariane_regfile
                if (waddr_i[j] == i)
                               ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/serdiv.sv.html#l-86" target="file-frame">third_party/cores/ariane/src/serdiv.sv:86</a>: Operator COND expects 65 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;op_a_i&#39; generates 64 bits.
                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.i_mult.i_div
  assign lzc_a_input = (opcode_i[0] &amp; op_a_sign) ? {~op_a_i, 1&#39;b0} : op_a_i;
                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/serdiv.sv.html#l-86" target="file-frame">third_party/cores/ariane/src/serdiv.sv:86</a>: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS&#39;s COND generates 65 bits.
                                                                                               : ... In instance ariane_testharness.i_ariane.ex_stage_i.i_mult.i_div
  assign lzc_a_input = (opcode_i[0] &amp; op_a_sign) ? {~op_a_i, 1&#39;b0} : op_a_i;
                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/serdiv.sv.html#l-107" target="file-frame">third_party/cores/ariane/src/serdiv.sv:107</a>: Operator COND expects 32 or 7 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;lzc_a_result&#39; generates 6 bits.
                                                                                                : ... In instance ariane_testharness.i_ariane.ex_stage_i.i_mult.i_div
  assign shift_a      = (lzc_a_no_one) ? WIDTH : lzc_a_result;
                                       ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/serdiv.sv.html#l-108" target="file-frame">third_party/cores/ariane/src/serdiv.sv:108</a>: Operator SUB expects 32 or 8 bits on the LHS, but LHS&#39;s VARREF &#39;lzc_b_result&#39; generates 6 bits.
                                                                                                : ... In instance ariane_testharness.i_ariane.ex_stage_i.i_mult.i_div
  assign div_shift    = (lzc_b_no_one) ? WIDTH : lzc_b_result-shift_a;
                                                             ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/serdiv.sv.html#l-147" target="file-frame">third_party/cores/ariane/src/serdiv.sv:147</a>: Operator COND expects 32 or 8 bits on the Conditional False, but Conditional False&#39;s VARREF &#39;cnt_q&#39; generates 7 bits.
                                                                                                : ... In instance ariane_testharness.i_ariane.ex_stage_i.i_mult.i_div
                    (~cnt_zero) ? cnt_q - 1  : cnt_q;
                                ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/serdiv.sv.html#l-146" target="file-frame">third_party/cores/ariane/src/serdiv.sv:146</a>: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS&#39;s COND generates 32 or 8 bits.
                                                                                                : ... In instance ariane_testharness.i_ariane.ex_stage_i.i_mult.i_div
  assign cnt_d    = (load_en)   ? div_shift  :
                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/util/sram.sv.html#l-48" target="file-frame">third_party/cores/ariane/src/util/sram.sv:48</a>: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;be_i&#39; generates 6 bits.
                                                                                                  : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_icache.sram_block[0].tag_sram
    be_aligned[BE_WIDTH_ALIGNED-1:0] = be_i;
                                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/debug_rom/debug_rom.sv.html#l-57" target="file-frame">third_party/cores/ariane/src/riscv-dbg/debug_rom/debug_rom.sv:57</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;addr_q&#39; generates 5 bits.
                                                                                                                      : ... In instance ariane_testharness.i_dm_top.i_dm_mem.i_debug_rom
    assign rdata_o = (addr_q &lt; RomSize) ? mem[addr_q] : &#39;0;
                             ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv.html#l-260" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:260</a>: Operator SHIFTL expects 64 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;h1&#39; generates 8 bits.
                                                                                                                              : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_amos
    assign transaction_collision = (slv_aw_addr_i &lt; (     addr_q + (8&#39;h01 &lt;&lt;      size_q))) &amp;
                                                                          ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv.html#l-261" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:261</a>: Operator SHIFTL expects 64 bits on the LHS, but LHS&#39;s CONST &#39;8&#39;h1&#39; generates 8 bits.
                                                                                                                              : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_amos
                                   (     addr_q &lt; (slv_aw_addr_i + (8&#39;h01 &lt;&lt; slv_aw_size_i)));
                                                                          ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv.html#l-281" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:281</a>: Operator OR expects 8 bits on the RHS, but RHS&#39;s VARREF &#39;slv_aw_lock_i&#39; generates 1 bits.
                                                                                                                              : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_amos
                if (slv_aw_len_i | slv_aw_lock_i) begin
                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv.html#l-281" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:281</a>: Logical Operator IF expects 1 bit on the If, but If&#39;s OR generates 8 bits.
                                                                                                                              : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_amos
                if (slv_aw_len_i | slv_aw_lock_i) begin
                ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv.html#l-285" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:285</a>: Operator GT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;slv_aw_size_i&#39; generates 3 bits.
                                                                                                                              : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_amos
                if (slv_aw_size_i &gt; $clog2(RISCV_WORD_WIDTH/8)) begin
                                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv.html#l-267" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:267</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;slv_aw_atop_i&#39; generates 6 bits.
                                                                                                                              : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_amos
            if (slv_aw_valid_i &amp;&amp; slv_aw_atop_i) begin
                               ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv.html#l-340" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:340</a>: Operator EQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;w_cnt_q&#39; generates 1 bits.
                                                                                                                              : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_amos
        end else if (w_cnt_q == AXI_MAX_WRITE_TXNS) begin
                             ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv.html#l-336" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:336</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;slv_aw_atop_i&#39; generates 6 bits.
                                                                                                                              : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_amos
        if (slv_aw_valid_i &amp;&amp; slv_aw_atop_i) begin
                           ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv.html#l-363" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_amos.sv:363</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;slv_aw_atop_i&#39; generates 6 bits.
                                                                                                                              : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_amos
                if (slv_aw_valid_i &amp;&amp; slv_aw_atop_i &amp;&amp; adapter_ready) begin
                                   ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/std_icache.sv.html#l-121" target="file-frame">third_party/cores/ariane/src/cache_subsystem/std_icache.sv:121</a>: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 2 bits.
                                                                                                                    : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_icache
    assign idx = vaddr_q[ICACHE_BYTE_OFFSET-1:2];
               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/std_icache.sv.html#l-126" target="file-frame">third_party/cores/ariane/src/cache_subsystem/std_icache.sv:126</a>: Bit extraction of var[127:0] requires 7 bit index, not 13 bits.
                                                                                                                    : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_icache
            assign cl_sel[i] = (hit[i]) ? data_rdata[i][{idx, 5&#39;b0} +: FETCH_WIDTH] : &#39;0;
                                                       ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/std_icache.sv.html#l-371" target="file-frame">third_party/cores/ariane/src/cache_subsystem/std_icache.sv:371</a>: Operator EQ expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;cnt_q&#39; generates 8 bits.
                                                                                                                    : ... In instance ariane_testharness.i_ariane.i_cache_subsystem.i_icache
                if (cnt_q == ICACHE_NUM_WORD - 1) begin
                          ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/issue_read_operands.sv.html#l-223" target="file-frame">third_party/cores/ariane/src/issue_read_operands.sv:223</a>: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 57 bits.
                                                                                                             : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_issue_read_operands
            operand_a_n = {52&#39;b0, issue_instr_i.rs1[4:0]};
                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/issue_read_operands.sv.html#l-316" target="file-frame">third_party/cores/ariane/src/issue_read_operands.sv:316</a>: Operator EQ expects 6 bits on the LHS, but LHS&#39;s SEL generates 5 bits.
                                                                                                             : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_issue_read_operands
                    if (is_rd_fpr(issue_instr_i.op) ? (we_fpr_i[i] &amp;&amp; waddr_i[i] == issue_instr_i.rd)
                                                                                 ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/issue_read_operands.sv.html#l-317" target="file-frame">third_party/cores/ariane/src/issue_read_operands.sv:317</a>: Operator EQ expects 6 bits on the LHS, but LHS&#39;s SEL generates 5 bits.
                                                                                                             : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_issue_read_operands
                                                    : (we_gpr_i[i] &amp;&amp; waddr_i[i] == issue_instr_i.rd)) begin
                                                                                 ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu_wrap.sv.html#l-394" target="file-frame">third_party/cores/ariane/src/fpu_wrap.sv:394</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s REPLICATE generates 32 bits.
                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i
            fpnew_pkg::FP16ALT: operand_c_d = RVD ? {4{operand_c_i[15:0]}} : {2{operand_c_i[15:0]}};
                                                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu_wrap.sv.html#l-395" target="file-frame">third_party/cores/ariane/src/fpu_wrap.sv:395</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s REPLICATE generates 32 bits.
                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i
            fpnew_pkg::FP8:     operand_c_d = RVD ? {8{operand_c_i[7:0]}}  : {4{operand_c_i[7:0]}};
                                                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu_wrap.sv.html#l-401" target="file-frame">third_party/cores/ariane/src/fpu_wrap.sv:401</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s REPLICATE generates 32 bits.
                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i
            fpnew_pkg::FP16ALT: operand_b_d = RVD ? {4{operand_b_i[15:0]}} : {2{operand_b_i[15:0]}};
                                                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/fpu_wrap.sv.html#l-402" target="file-frame">third_party/cores/ariane/src/fpu_wrap.sv:402</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s REPLICATE generates 32 bits.
                                                                                                  : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i
            fpnew_pkg::FP8:     operand_b_d = RVD ? {8{operand_b_i[7:0]}}  : {4{operand_b_i[7:0]}};
                                                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/mult.sv.html#l-89" target="file-frame">third_party/cores/ariane/src/mult.sv:89</a>: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                             : ... In instance ariane_testharness.i_ariane.ex_stage_i.i_mult
                    operand_a = fu_data_i.operand_a[31:0];
                              ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/mult.sv.html#l-90" target="file-frame">third_party/cores/ariane/src/mult.sv:90</a>: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 32 bits.
                                                                                             : ... In instance ariane_testharness.i_ariane.ex_stage_i.i_mult
                    operand_b = fu_data_i.operand_b[31:0];
                              ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/mult.sv.html#l-127" target="file-frame">third_party/cores/ariane/src/mult.sv:127</a>: Operator FUNCREF &#39;sext32&#39; expects 32 bits on the Function Argument, but Function Argument&#39;s VARREF &#39;result&#39; generates 64 bits.
                                                                                              : ... In instance ariane_testharness.i_ariane.ex_stage_i.i_mult
    assign div_result = (word_op_q) ? sext32(result) : result;
                                      ^~~~~~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/instr_realign.sv.html#l-99" target="file-frame">third_party/cores/ariane/src/instr_realign.sv:99</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                                      : ... In instance ariane_testharness.i_ariane.i_frontend.i_instr_realign
                    valid_o = 1&#39;b1;
                            ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/compressed_decoder.sv.html#l-174" target="file-frame">third_party/cores/ariane/src/compressed_decoder.sv:174</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 48 bits.
                                                                                                            : ... In instance ariane_testharness.i_ariane.id_stage_i.compressed_decoder_i
                                        instr_o = {16&#39;b0, instr_i};
                                                ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/scoreboard.sv.html#l-145" target="file-frame">third_party/cores/ariane/src/scoreboard.sv:145</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;i&#39; generates 3 bits.
                                                                                                    : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_scoreboard
    for (logic [BITS_ENTRIES-1:0] i = 0; i &lt; NR_COMMIT_PORTS; i++) begin
                                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/scoreboard.sv.html#l-146" target="file-frame">third_party/cores/ariane/src/scoreboard.sv:146</a>: Bit extraction of var[1:0] requires 1 bit index, not 3 bits.
                                                                                                    : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_scoreboard
      if (commit_ack_i[i]) begin
                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/scoreboard.sv.html#l-174" target="file-frame">third_party/cores/ariane/src/scoreboard.sv:174</a>: Operator ADD expects 3 bits on the RHS, but RHS&#39;s VARREF &#39;issue_en&#39; generates 1 bits.
                                                                                                    : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_scoreboard
  assign issue_cnt_n         = (flush_i) ? &#39;0 : issue_cnt_q         - num_commit + issue_en;
                                                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/scoreboard.sv.html#l-176" target="file-frame">third_party/cores/ariane/src/scoreboard.sv:176</a>: Operator ADD expects 3 bits on the RHS, but RHS&#39;s VARREF &#39;issue_en&#39; generates 1 bits.
                                                                                                    : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_scoreboard
  assign issue_pointer_n     = (flush_i) ? &#39;0 : issue_pointer_q     + issue_en;
                                                                    ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/scoreboard.sv.html#l-180" target="file-frame">third_party/cores/ariane/src/scoreboard.sv:180</a>: Operator ADD expects 32 bits on the LHS, but LHS&#39;s SEL generates 3 bits.
                                                                                                    : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_scoreboard
    assign commit_pointer_n[k] = (flush_i) ? &#39;0 : commit_pointer_n[0] + unsigned&#39;(k);
                                                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/scoreboard.sv.html#l-180" target="file-frame">third_party/cores/ariane/src/scoreboard.sv:180</a>: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS&#39;s COND generates 32 bits.
                                                                                                    : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_scoreboard
    assign commit_pointer_n[k] = (flush_i) ? &#39;0 : commit_pointer_n[0] + unsigned&#39;(k);
                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-74" target="file-frame">third_party/cores/ariane/src/decoder.sv:74</a>: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;5&#39;h0&#39; generates 5 bits.
                                                                                                : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
        instruction_o.trans_id      = 5&#39;b0;
                                    ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-267" target="file-frame">third_party/cores/ariane/src/decoder.sv:267</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                                    instruction_o.rs2 = instr.rvftype.rs1;  
                                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-273" target="file-frame">third_party/cores/ariane/src/decoder.sv:273</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                                    instruction_o.rs2 = instr.rvftype.rs1;  
                                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-302" target="file-frame">third_party/cores/ariane/src/decoder.sv:302</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                                            instruction_o.rs2 = instr.rvftype.rs1;  
                                                              ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-318" target="file-frame">third_party/cores/ariane/src/decoder.sv:318</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                                            instruction_o.rs2 = instr.rvftype.rd;  
                                                              ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-481" target="file-frame">third_party/cores/ariane/src/decoder.sv:481</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                        instruction_o.rs1 = instr.rtype.rs1;
                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-482" target="file-frame">third_party/cores/ariane/src/decoder.sv:482</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                        instruction_o.rs2 = instr.rtype.rs2;
                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-483" target="file-frame">third_party/cores/ariane/src/decoder.sv:483</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                        instruction_o.rd  = instr.rtype.rd;
                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-643" target="file-frame">third_party/cores/ariane/src/decoder.sv:643</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                        instruction_o.rs1        = instr.stype.rs1;
                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-644" target="file-frame">third_party/cores/ariane/src/decoder.sv:644</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                        instruction_o.rs2        = instr.stype.rs2;
                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-666" target="file-frame">third_party/cores/ariane/src/decoder.sv:666</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                        instruction_o.rs1       = instr.itype.rs1;
                                                ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-667" target="file-frame">third_party/cores/ariane/src/decoder.sv:667</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                        instruction_o.rd        = instr.itype.rd;
                                                ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-694" target="file-frame">third_party/cores/ariane/src/decoder.sv:694</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                        instruction_o.rs1 = instr.r4type.rs1;
                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-695" target="file-frame">third_party/cores/ariane/src/decoder.sv:695</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                        instruction_o.rs2 = instr.r4type.rs2;
                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-696" target="file-frame">third_party/cores/ariane/src/decoder.sv:696</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                        instruction_o.rd  = instr.r4type.rd;
                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-747" target="file-frame">third_party/cores/ariane/src/decoder.sv:747</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                        instruction_o.rs1 = instr.rftype.rs1;
                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-748" target="file-frame">third_party/cores/ariane/src/decoder.sv:748</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                        instruction_o.rs2 = instr.rftype.rs2;
                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-749" target="file-frame">third_party/cores/ariane/src/decoder.sv:749</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                        instruction_o.rd  = instr.rftype.rd;
                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-756" target="file-frame">third_party/cores/ariane/src/decoder.sv:756</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                                instruction_o.rs2 = instr.rftype.rs1;  
                                                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-762" target="file-frame">third_party/cores/ariane/src/decoder.sv:762</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                                instruction_o.rs2 = instr.rftype.rs1;  
                                                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-796" target="file-frame">third_party/cores/ariane/src/decoder.sv:796</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                                instruction_o.rs2 = instr.rvftype.rs1;  
                                                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-798" target="file-frame">third_party/cores/ariane/src/decoder.sv:798</a>: Logical Operator IF expects 1 bit on the If, but If&#39;s SEL generates 2 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                                if (instr.rftype.rs2[24:23]) illegal_instr = 1&#39;b1;  
                                ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-824" target="file-frame">third_party/cores/ariane/src/decoder.sv:824</a>: Logical Operator IF expects 1 bit on the If, but If&#39;s SEL generates 3 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                                if (instr.rftype.rs2[24:22]) illegal_instr = 1&#39;b1;  
                                ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-829" target="file-frame">third_party/cores/ariane/src/decoder.sv:829</a>: Logical Operator IF expects 1 bit on the If, but If&#39;s SEL generates 3 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                                if (instr.rftype.rs2[24:22]) illegal_instr = 1&#39;b1;  
                                ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-832" target="file-frame">third_party/cores/ariane/src/decoder.sv:832</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                                instruction_o.rs2 = instr.rftype.rs1;  
                                                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-844" target="file-frame">third_party/cores/ariane/src/decoder.sv:844</a>: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 5 bits.
                                                                                                 : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                                instruction_o.rs2 = instr.rftype.rs1;  
                                                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/re_name.sv.html#l-61" target="file-frame">third_party/cores/ariane/src/re_name.sv:61</a>: Bit extraction of var[31:0] requires 5 bit index, not 6 bits.
                                                                                                : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_re_name
                re_name_table_fpr_n[issue_instr_i.rd] = re_name_table_fpr_q[issue_instr_i.rd] ^ 1&#39;b1;
                                   ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/re_name.sv.html#l-61" target="file-frame">third_party/cores/ariane/src/re_name.sv:61</a>: Bit extraction of var[31:0] requires 5 bit index, not 6 bits.
                                                                                                : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_re_name
                re_name_table_fpr_n[issue_instr_i.rd] = re_name_table_fpr_q[issue_instr_i.rd] ^ 1&#39;b1;
                                                                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/re_name.sv.html#l-63" target="file-frame">third_party/cores/ariane/src/re_name.sv:63</a>: Bit extraction of var[31:0] requires 5 bit index, not 6 bits.
                                                                                                : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_re_name
                re_name_table_gpr_n[issue_instr_i.rd] = re_name_table_gpr_q[issue_instr_i.rd] ^ 1&#39;b1;
                                   ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/re_name.sv.html#l-63" target="file-frame">third_party/cores/ariane/src/re_name.sv:63</a>: Bit extraction of var[31:0] requires 5 bit index, not 6 bits.
                                                                                                : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_re_name
                re_name_table_gpr_n[issue_instr_i.rd] = re_name_table_gpr_q[issue_instr_i.rd] ^ 1&#39;b1;
                                                                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/re_name.sv.html#l-67" target="file-frame">third_party/cores/ariane/src/re_name.sv:67</a>: Bit extraction of var[31:0] requires 5 bit index, not 6 bits.
                                                                                                : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_re_name
        name_bit_rs1 = is_rs1_fpr(issue_instr_i.op) ? re_name_table_fpr_q[issue_instr_i.rs1]
                                                                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/re_name.sv.html#l-68" target="file-frame">third_party/cores/ariane/src/re_name.sv:68</a>: Bit extraction of var[31:0] requires 5 bit index, not 6 bits.
                                                                                                : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_re_name
                                                    : re_name_table_gpr_q[issue_instr_i.rs1];
                                                                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/re_name.sv.html#l-69" target="file-frame">third_party/cores/ariane/src/re_name.sv:69</a>: Bit extraction of var[31:0] requires 5 bit index, not 6 bits.
                                                                                                : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_re_name
        name_bit_rs2 = is_rs2_fpr(issue_instr_i.op) ? re_name_table_fpr_q[issue_instr_i.rs2]
                                                                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/re_name.sv.html#l-70" target="file-frame">third_party/cores/ariane/src/re_name.sv:70</a>: Bit extraction of var[31:0] requires 5 bit index, not 6 bits.
                                                                                                : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_re_name
                                                    : re_name_table_gpr_q[issue_instr_i.rs2];
                                                                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/re_name.sv.html#l-75" target="file-frame">third_party/cores/ariane/src/re_name.sv:75</a>: Bit extraction of var[31:0] requires 5 bit index, not 6 bits.
                                                                                                : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_re_name
        name_bit_rd = is_rd_fpr(issue_instr_i.op) ? re_name_table_fpr_q[issue_instr_i.rd] ^ 1&#39;b1
                                                                       ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/re_name.sv.html#l-76" target="file-frame">third_party/cores/ariane/src/re_name.sv:76</a>: Bit extraction of var[31:0] requires 5 bit index, not 6 bits.
                                                                                                : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_re_name
                                                  : re_name_table_gpr_q[issue_instr_i.rd] ^ (issue_instr_i.rd != &#39;0);  
                                                                       ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/re_name.sv.html#l-84" target="file-frame">third_party/cores/ariane/src/re_name.sv:84</a>: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS&#39;s REPLICATE generates 6 bits.
                                                                                                : ... In instance ariane_testharness.i_ariane.issue_stage_i.i_re_name
            issue_instr_o.result = { ENABLE_RENAME &amp; name_bit_rs3, issue_instr_i.result[4:0]};
                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_sba.sv.html#l-100" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_sba.sv:100</a>: Bit extraction of var[7:0] requires 3 bit index, not 2 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_sba
                        else                be[ sbaddress_i[1:0]] = &#39;1;
                                              ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_sba.sv.html#l-104" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_sba.sv:104</a>: Bit extraction of var[7:0] requires 3 bit index, not 2 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_sba
                        else                be[{sbaddress_i[1:1], 1&#39;b0} +: 2] = &#39;1;
                                              ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_sba.sv.html#l-120" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_sba.sv:120</a>: Operator SHIFTL expects 64 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_sba
                    if (sbautoincrement_i) sbaddress_o = sbaddress_i + (1&#39;b1 &lt;&lt; sbaccess_i);
                                                                             ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_sba.sv.html#l-128" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_sba.sv:128</a>: Operator SHIFTL expects 64 bits on the LHS, but LHS&#39;s CONST &#39;1&#39;h1&#39; generates 1 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_sba
                    if (sbautoincrement_i) sbaddress_o = sbaddress_i + (1&#39;b1 &lt;&lt; sbaccess_i);
                                                                             ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-124" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:124</a>: Bit extraction of var[0:0] requires 1 bit index, not 20 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
                if (cmd_valid_i &amp;&amp; halted_q[hartsel_i]) begin
                                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-134" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:134</a>: Bit extraction of var[0:0] requires 1 bit index, not 20 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
                if (resumereq_i[hartsel_i] &amp;&amp; !resuming_q[hartsel_i] &amp;&amp;
                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-134" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:134</a>: Bit extraction of var[0:0] requires 1 bit index, not 20 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
                if (resumereq_i[hartsel_i] &amp;&amp; !resuming_q[hartsel_i] &amp;&amp;
                                                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-135" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:135</a>: Bit extraction of var[0:0] requires 1 bit index, not 20 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
                     !haltreq_i[hartsel_i] &amp;&amp;    halted_q[hartsel_i]) begin
                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-135" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:135</a>: Bit extraction of var[0:0] requires 1 bit index, not 20 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
                     !haltreq_i[hartsel_i] &amp;&amp;    halted_q[hartsel_i]) begin
                                                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-152" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:152</a>: Bit extraction of var[0:0] requires 1 bit index, not 20 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
                if (resuming_o[hartsel_i])
                              ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-160" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:160</a>: Bit extraction of var[0:0] requires 1 bit index, not 20 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
                if (halted[hartsel_i]) begin
                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-189" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:189</a>: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s SEL generates 32 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
                              (fwd_rom_q ? rom_rdata[63:32] : rdata_q[63:32]) :
                                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-189" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:189</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s SEL generates 32 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
                              (fwd_rom_q ? rom_rdata[63:32] : rdata_q[63:32]) :
                                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-190" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:190</a>: Operator COND expects 64 bits on the Conditional True, but Conditional True&#39;s SEL generates 32 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
                              (fwd_rom_q ? rom_rdata[31: 0] : rdata_q[31: 0]));
                                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-190" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:190</a>: Operator COND expects 64 bits on the Conditional False, but Conditional False&#39;s SEL generates 32 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
                              (fwd_rom_q ? rom_rdata[31: 0] : rdata_q[31: 0]));
                                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-201" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:201</a>: Bit extraction of var[0:0] requires 1 bit index, not 20 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
            resuming_d[hartsel_i] = 1&#39;b0;
                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-242" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:242</a>: Operator SUB expects 21 bits on the LHS, but LHS&#39;s SEL generates 12 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
                            rdata_d = {32&#39;b0, dm::jal(&#39;0, dm::ResumeAddress[11:0]-WhereTo)};
                                                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-242" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:242</a>: Operator SUB expects 21 bits on the RHS, but RHS&#39;s VARREF &#39;WhereTo&#39; generates 12 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
                            rdata_d = {32&#39;b0, dm::jal(&#39;0, dm::ResumeAddress[11:0]-WhereTo)};
                                                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-251" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:251</a>: Operator SUB expects 21 bits on the LHS, but LHS&#39;s VARREF &#39;ProgBufBase&#39; generates 12 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
                                rdata_d = {32&#39;b0, dm::jal(&#39;0, ProgBufBase-WhereTo)};
                                                                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-251" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:251</a>: Operator SUB expects 21 bits on the RHS, but RHS&#39;s VARREF &#39;WhereTo&#39; generates 12 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
                                rdata_d = {32&#39;b0, dm::jal(&#39;0, ProgBufBase-WhereTo)};
                                                                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-254" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:254</a>: Operator SUB expects 21 bits on the LHS, but LHS&#39;s VARREF &#39;AbstractCmdBase&#39; generates 12 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
                                rdata_d = {32&#39;b0, dm::jal(&#39;0, AbstractCmdBase-WhereTo)};
                                                                             ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-254" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:254</a>: Operator SUB expects 21 bits on the RHS, but RHS&#39;s VARREF &#39;WhereTo&#39; generates 12 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
                                rdata_d = {32&#39;b0, dm::jal(&#39;0, AbstractCmdBase-WhereTo)};
                                                                             ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-401" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:401</a>: Operator GTE expects 32 bits on the LHS, but LHS&#39;s SEL generates 3 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
                end else if (ac_ar.aarsize &gt;= MaxAar || ac_ar.aarpostincrement == 1&#39;b1) begin
                                           ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-360" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:360</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s SEL generates 3 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
                end else if (ac_ar.aarsize &lt; MaxAar &amp;&amp; ac_ar.transfer &amp;&amp; !ac_ar.write) begin
                                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv.html#l-319" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_mem.sv:319</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s SEL generates 3 bits.
                                                                                                              : ... In instance ariane_testharness.i_dm_top.i_dm_mem
                if (ac_ar.aarsize &lt; MaxAar &amp;&amp; ac_ar.transfer &amp;&amp; ac_ar.write) begin
                                  ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_csrs.sv.html#l-104" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_csrs.sv:104</a>: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;halted_i&#39; generates 1 bits.
                                                                                                               : ... In instance ariane_testharness.i_dm_top.i_dm_csrs
    assign halted_reshaped0 = halted_i;
                            ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_csrs.sv.html#l-240" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_csrs.sv:240</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s SEL generates 4 bits.
                                                                                                               : ... In instance ariane_testharness.i_dm_top.i_dm_csrs
                        cmd_valid_d = abstractauto_q.autoexecdata[dmi_req_i.addr[3:0] -
                                                                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_csrs.sv.html#l-311" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_csrs.sv:311</a>: Operator SUB expects 32 bits on the LHS, but LHS&#39;s SEL generates 4 bits.
                                                                                                               : ... In instance ariane_testharness.i_dm_top.i_dm_csrs
                        cmd_valid_d = abstractauto_q.autoexecdata[dmi_req_i.addr[3:0] -
                                                                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_csrs.sv.html#l-357" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_csrs.sv:357</a>: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 2 bits.
                                                                                                               : ... In instance ariane_testharness.i_dm_top.i_dm_csrs
                        abstractauto_d.autoexecdata    = dmi_req_i.data[dm::DataCount-1:0];
                                                       ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_csrs.sv.html#l-358" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_csrs.sv:358</a>: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 8 bits.
                                                                                                               : ... In instance ariane_testharness.i_dm_top.i_dm_csrs
                        abstractauto_d.autoexecprogbuf = dmi_req_i.data[dm::ProgBufSize-1+16:16];
                                                       ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_csrs.sv.html#l-470" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_csrs.sv:470</a>: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;BusWidth&#39; generates 32 bits.
                                                                                                               : ... In instance ariane_testharness.i_dm_top.i_dm_csrs
        sbcs_d.sbasize              = BusWidth;
                                    ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_csrs.sv.html#l-476" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_csrs.sv:476</a>: Operator COND expects 3 bits on the Conditional True, but Conditional True&#39;s CONST &#39;2&#39;h3&#39; generates 2 bits.
                                                                                                               : ... In instance ariane_testharness.i_dm_top.i_dm_csrs
        sbcs_d.sbaccess             = BusWidth == 64 ? 2&#39;d3 : 2&#39;d2;
                                                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dm_csrs.sv.html#l-476" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dm_csrs.sv:476</a>: Operator COND expects 3 bits on the Conditional False, but Conditional False&#39;s CONST &#39;2&#39;h2&#39; generates 2 bits.
                                                                                                               : ... In instance ariane_testharness.i_dm_top.i_dm_csrs
        sbcs_d.sbaccess             = BusWidth == 64 ? 2&#39;d3 : 2&#39;d2;
                                                     ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv.html#l-388" target="file-frame">third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:388</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;ARADDR&#39; generates 64 bits.
                                                                                                                        : ... In instance ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic
                address   = ARADDR;
                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv.html#l-420" target="file-frame">third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:420</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;AWADDR&#39; generates 64 bits.
                                                                                                                        : ... In instance ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic
                address   = AWADDR;
                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv.html#l-448" target="file-frame">third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:448</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;ARADDR&#39; generates 64 bits.
                                                                                                                        : ... In instance ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic
                    address   = ARADDR;
                              ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv.html#l-479" target="file-frame">third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:479</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;AWADDR&#39; generates 64 bits.
                                                                                                                        : ... In instance ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic
                            address   = AWADDR;
                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv.html#l-517" target="file-frame">third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:517</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 64 bits.
                                                                                                                        : ... In instance ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic
                address    = AWADDR + 4;
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv.html#l-545" target="file-frame">third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:545</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;AWADDR_Q&#39; generates 64 bits.
                                                                                                                        : ... In instance ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic
                address    = AWADDR_Q;  
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv.html#l-569" target="file-frame">third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:569</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;AWADDR_Q&#39; generates 64 bits.
                                                                                                                        : ... In instance ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic
                address = AWADDR_Q;  
                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv.html#l-595" target="file-frame">third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:595</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;ARADDR_Q&#39; generates 64 bits.
                                                                                                                        : ... In instance ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic
               address  = ARADDR_Q;
                        ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv.html#l-622" target="file-frame">third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:622</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;ARADDR_Q&#39; generates 64 bits.
                                                                                                                        : ... In instance ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic
                address  = ARADDR_Q;
                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv.html#l-646" target="file-frame">third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:646</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;ARADDR_Q&#39; generates 64 bits.
                                                                                                                        : ... In instance ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic
                address  = ARADDR_Q;
                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv.html#l-675" target="file-frame">third_party/cores/ariane/fpga/src/axi2apb/src/axi2apb_64_32.sv:675</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s ADD generates 64 bits.
                                                                                                                        : ... In instance ariane_testharness.i_ariane_peripherals.i_axi2apb_64_32_plic
                address        = ARADDR + 4;
                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/clint/axi_lite_interface.sv.html#l-44" target="file-frame">third_party/cores/ariane/src/clint/axi_lite_interface.sv:44</a>: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;trans_id_q&#39; generates 5 bits.
                                                                                                                 : ... In instance ariane_testharness.i_clint.axi_lite_interface_i
    assign axi_resp_o.r.id = trans_id_q;
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/clint/axi_lite_interface.sv.html#l-45" target="file-frame">third_party/cores/ariane/src/clint/axi_lite_interface.sv:45</a>: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;trans_id_q&#39; generates 5 bits.
                                                                                                                 : ... In instance ariane_testharness.i_clint.axi_lite_interface_i
    assign axi_resp_o.b.id = trans_id_q;
                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/clint/axi_lite_interface.sv.html#l-86" target="file-frame">third_party/cores/ariane/src/clint/axi_lite_interface.sv:86</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 4 bits.
                                                                                                                 : ... In instance ariane_testharness.i_clint.axi_lite_interface_i
                    trans_id_n = axi_req_i.aw.id;
                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/clint/axi_lite_interface.sv.html#l-95" target="file-frame">third_party/cores/ariane/src/clint/axi_lite_interface.sv:95</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 4 bits.
                                                                                                                 : ... In instance ariane_testharness.i_clint.axi_lite_interface_i
                    trans_id_n = axi_req_i.ar.id;
                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/frontend/frontend.sv.html#l-342" target="file-frame">third_party/cores/ariane/src/frontend/frontend.sv:342</a>: Operator ASSIGNDLY expects 1 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 129 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane.i_frontend
          icache_ex_valid_q    &lt;= icache_dreq_i.ex;
                               ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/csr_regfile.sv.html#l-547" target="file-frame">third_party/cores/ariane/src/csr_regfile.sv:547</a>: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 1 bits.
                                                                                                     : ... In instance ariane_testharness.i_ariane.csr_regfile_i
                riscv::CSR_DCACHE:             dcache_d    = csr_wdata[0];  
                                                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/csr_regfile.sv.html#l-548" target="file-frame">third_party/cores/ariane/src/csr_regfile.sv:548</a>: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 1 bits.
                                                                                                     : ... In instance ariane_testharness.i_ariane.csr_regfile_i
                riscv::CSR_ICACHE:             icache_d    = csr_wdata[0];  
                                                           ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/csr_regfile.sv.html#l-929" target="file-frame">third_party/cores/ariane/src/csr_regfile.sv:929</a>: Operator SHIFTL expects 64 bits on the LHS, but LHS&#39;s SEL generates 1 bits.
                                                                                                     : ... In instance ariane_testharness.i_ariane.csr_regfile_i
            riscv::CSR_MIP: csr_rdata_o = csr_rdata | (irq_i[1] &lt;&lt; riscv::IRQ_S_EXT);
                                                                ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/csr_regfile.sv.html#l-933" target="file-frame">third_party/cores/ariane/src/csr_regfile.sv:933</a>: Operator AND expects 64 bits on the LHS, but LHS&#39;s SEL generates 1 bits.
                                                                                                     : ... In instance ariane_testharness.i_ariane.csr_regfile_i
                            | ((irq_i[1] &amp; mideleg_q[riscv::IRQ_S_EXT]) &lt;&lt; riscv::IRQ_S_EXT);
                                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/csr_regfile.sv.html#l-933" target="file-frame">third_party/cores/ariane/src/csr_regfile.sv:933</a>: Operator AND expects 64 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                     : ... In instance ariane_testharness.i_ariane.csr_regfile_i
                            | ((irq_i[1] &amp; mideleg_q[riscv::IRQ_S_EXT]) &lt;&lt; riscv::IRQ_S_EXT);
                                         ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/csr_regfile.sv.html#l-975" target="file-frame">third_party/cores/ariane/src/csr_regfile.sv:975</a>: Operator ASSIGNDLY expects 32 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;64&#39;h0&#39; generates 64 bits.
                                                                                                     : ... In instance ariane_testharness.i_ariane.csr_regfile_i
            fcsr_q                 &lt;= 64&#39;b0;
                                   ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/tb/ariane_peripherals.sv.html#l-490" target="file-frame">third_party/cores/ariane/tb/ariane_peripherals.sv:490</a>: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;?32?hdeadbeef&#39; generates 32 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane_peripherals
        assign spi.r_data = &#39;hdeadbeef;
                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/tb/ariane_peripherals.sv.html#l-515" target="file-frame">third_party/cores/ariane/tb/ariane_peripherals.sv:515</a>: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;?32?hdeadbeef&#39; generates 32 bits.
                                                                                                           : ... In instance ariane_testharness.i_ariane_peripherals
        assign ethernet.r_data = &#39;hdeadbeef;
                               ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/util/axi_slave_connect.sv.html#l-20" target="file-frame">third_party/cores/ariane/src/util/axi_slave_connect.sv:20</a>: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARXREF &#39;aw_id&#39; generates 5 bits.
                                                                                                               : ... In instance ariane_testharness.i_axi_slave_connect_clint
    assign  axi_req_o.aw.id      = slave.aw_id;
                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/util/axi_slave_connect.sv.html#l-42" target="file-frame">third_party/cores/ariane/src/util/axi_slave_connect.sv:42</a>: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 4 bits.
                                                                                                               : ... In instance ariane_testharness.i_axi_slave_connect_clint
    assign  slave.b_id           = axi_resp_i.b.id;
                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/util/axi_slave_connect.sv.html#l-48" target="file-frame">third_party/cores/ariane/src/util/axi_slave_connect.sv:48</a>: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS&#39;s VARXREF &#39;ar_id&#39; generates 5 bits.
                                                                                                               : ... In instance ariane_testharness.i_axi_slave_connect_clint
    assign  axi_req_o.ar.id      = slave.ar_id;
                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/util/axi_slave_connect.sv.html#l-62" target="file-frame">third_party/cores/ariane/src/util/axi_slave_connect.sv:62</a>: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 4 bits.
                                                                                                               : ... In instance ariane_testharness.i_axi_slave_connect_clint
    assign  slave.r_id           = axi_resp_i.r.id;
                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv.html#l-67" target="file-frame">third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv:67</a>: Operator ASSIGN expects 58 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 57 bits.
                                                                                                               : ... In instance ariane_testharness.i_dm_axi2mem
            warp_address[AXI_ADDR_WIDTH-1:3+LOG_NR_BYTES] = unaligned_address[AXI_ADDR_WIDTH-3:2+LOG_NR_BYTES];
                                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv.html#l-69" target="file-frame">third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv:69</a>: Operator ASSIGN expects 57 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 55 bits.
                                                                                                               : ... In instance ariane_testharness.i_dm_axi2mem
            warp_address[AXI_ADDR_WIDTH-1:4+LOG_NR_BYTES] = unaligned_address[AXI_ADDR_WIDTH-3:4+LOG_NR_BYTES];
                                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv.html#l-68" target="file-frame">third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv:68</a>: Operator EQ expects 8 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;hf&#39; generates 4 bits.
                                                                                                               : ... In instance ariane_testharness.i_dm_axi2mem
        else if (len == 4&#39;b1111)
                     ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv.html#l-66" target="file-frame">third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv:66</a>: Operator EQ expects 8 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h7&#39; generates 4 bits.
                                                                                                               : ... In instance ariane_testharness.i_dm_axi2mem
        else if (len == 4&#39;b111)
                     ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv.html#l-64" target="file-frame">third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv:64</a>: Operator EQ expects 8 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h3&#39; generates 4 bits.
                                                                                                               : ... In instance ariane_testharness.i_dm_axi2mem
        else if (len == 4&#39;b11)
                     ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv.html#l-62" target="file-frame">third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv:62</a>: Operator EQ expects 8 bits on the RHS, but RHS&#39;s CONST &#39;4&#39;h1&#39; generates 4 bits.
                                                                                                               : ... In instance ariane_testharness.i_dm_axi2mem
        if (len == 4&#39;b1)
                ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv.html#l-84" target="file-frame">third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv:84</a>: Operator ADD expects 64 bits on the LHS, but LHS&#39;s SEL generates 8 bits.
                                                                                                               : ... In instance ariane_testharness.i_dm_axi2mem
        upper_wrap_boundary = wrap_boundary + ((ax_req_q.len + 1) &lt;&lt; LOG_NR_BYTES);
                                                             ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv.html#l-86" target="file-frame">third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv:86</a>: Operator SHIFTL expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;cnt_q&#39; generates 8 bits.
                                                                                                               : ... In instance ariane_testharness.i_dm_axi2mem
        cons_addr = aligned_address + (cnt_q &lt;&lt; LOG_NR_BYTES);
                                             ^~
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv.html#l-115" target="file-frame">third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv:115</a>: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                                                : ... In instance ariane_testharness.i_dm_axi2mem
        slave.b_resp   = 1&#39;b0;
                       ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv.html#l-116" target="file-frame">third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv:116</a>: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS&#39;s CONST &#39;1&#39;h0&#39; generates 1 bits.
                                                                                                                : ... In instance ariane_testharness.i_dm_axi2mem
        slave.b_id     = 1&#39;b0;
                       ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv.html#l-196" target="file-frame">third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv:196</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;cnt_q&#39; generates 8 bits.
                                                                                                                : ... In instance ariane_testharness.i_dm_axi2mem
                                addr_o = ax_req_q.addr + ((cnt_q - ax_req_q.len) &lt;&lt; LOG_NR_BYTES);
                                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv.html#l-196" target="file-frame">third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv:196</a>: Operator SUB expects 64 bits on the RHS, but RHS&#39;s SEL generates 8 bits.
                                                                                                                : ... In instance ariane_testharness.i_dm_axi2mem
                                addr_o = ax_req_q.addr + ((cnt_q - ax_req_q.len) &lt;&lt; LOG_NR_BYTES);
                                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv.html#l-239" target="file-frame">third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv:239</a>: Operator SUB expects 64 bits on the LHS, but LHS&#39;s VARREF &#39;cnt_q&#39; generates 8 bits.
                                                                                                                : ... In instance ariane_testharness.i_dm_axi2mem
                                addr_o = ax_req_q.addr + ((cnt_q - ax_req_q.len) &lt;&lt; LOG_NR_BYTES);
                                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv.html#l-239" target="file-frame">third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv:239</a>: Operator SUB expects 64 bits on the RHS, but RHS&#39;s SEL generates 8 bits.
                                                                                                                : ... In instance ariane_testharness.i_dm_axi2mem
                                addr_o = ax_req_q.addr + ((cnt_q - ax_req_q.len) &lt;&lt; LOG_NR_BYTES);
                                                                 ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/clint/clint.sv.html#l-92" target="file-frame">third_party/cores/ariane/src/clint/clint.sv:92</a>: Operator MUL expects 16 bits on the RHS, but RHS&#39;s VARREF &#39;NR_CORES&#39; generates 32 bits.
                                                                                                    : ... In instance ariane_testharness.i_clint
                [MSIP_BASE:MSIP_BASE+4*NR_CORES]: begin
                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/clint/clint.sv.html#l-96" target="file-frame">third_party/cores/ariane/src/clint/clint.sv:96</a>: Operator MUL expects 16 bits on the RHS, but RHS&#39;s VARREF &#39;NR_CORES&#39; generates 32 bits.
                                                                                                    : ... In instance ariane_testharness.i_clint
                [MTIMECMP_BASE:MTIMECMP_BASE+8*NR_CORES]: begin
                                              ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/clint/clint.sv.html#l-115" target="file-frame">third_party/cores/ariane/src/clint/clint.sv:115</a>: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS&#39;s SEL generates 1 bits.
                                                                                                     : ... In instance ariane_testharness.i_clint
                    rdata = msip_q[$unsigned(address[AddrSelWidth-1+2:2])];
                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/clint/clint.sv.html#l-114" target="file-frame">third_party/cores/ariane/src/clint/clint.sv:114</a>: Operator MUL expects 16 bits on the RHS, but RHS&#39;s VARREF &#39;NR_CORES&#39; generates 32 bits.
                                                                                                     : ... In instance ariane_testharness.i_clint
                [MSIP_BASE:MSIP_BASE+4*NR_CORES]: begin
                                      ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/src/clint/clint.sv.html#l-118" target="file-frame">third_party/cores/ariane/src/clint/clint.sv:118</a>: Operator MUL expects 16 bits on the RHS, but RHS&#39;s VARREF &#39;NR_CORES&#39; generates 32 bits.
                                                                                                     : ... In instance ariane_testharness.i_clint
                [MTIMECMP_BASE:MTIMECMP_BASE+8*NR_CORES]: begin
                                              ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/bootrom/bootrom.sv.html#l-225" target="file-frame">third_party/cores/ariane/bootrom/bootrom.sv:225</a>: Operator LT expects 32 bits on the LHS, but LHS&#39;s VARREF &#39;addr_q&#39; generates 8 bits.
                                                                                                     : ... In instance ariane_testharness.i_bootrom
    assign rdata_o = (addr_q &lt; RomSize) ? mem[addr_q] : &#39;0;
                             ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/tb/ariane_testharness.sv.html#l-182" target="file-frame">third_party/cores/ariane/tb/ariane_testharness.sv:182</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;dmi_del_cnt_q&#39; generates 32 bits.
                                                                                                           : ... In instance ariane_testharness
  assign dmi_del_cnt_d  = (dmi_del_cnt_q) ? dmi_del_cnt_q - 1 : 0;
                                          ^
%Warning-WIDTH: <a href="../../../../third_party/cores/ariane/tb/ariane_testharness.sv.html#l-183" target="file-frame">third_party/cores/ariane/tb/ariane_testharness.sv:183</a>: Logical Operator COND expects 1 bit on the Conditional Test, but Conditional Test&#39;s VARREF &#39;dmi_del_cnt_q&#39; generates 32 bits.
                                                                                                           : ... In instance ariane_testharness
  assign debug_req_core = (dmi_del_cnt_q) ? 1&#39;b0 : debug_req_core_ungtd;
                                          ^
%Warning-CMPCONST: <a href="../../../../third_party/cores/ariane/src/common_cells/src/deprecated/fifo_v2.sv.html#l-48" target="file-frame">third_party/cores/ariane/src/common_cells/src/deprecated/fifo_v2.sv:48</a>: Comparison is constant due to limited range
                                                                                                                               : ... In instance ariane_testharness.i_dm_top.i_dm_csrs.i_fifo
        assign alm_empty_o  = (usage &lt;= ALM_EMPTY_TH[ADDR_DEPTH-1:0]);
                                     ^~
%Warning-UNSIGNED: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv.html#l-219" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:219</a>: Comparison is constant due to unsigned arithmetic
                                                                                                                                 : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_lrsc
                    if (slv_ar_addr_i &gt;= ADDR_BEGIN &amp;&amp; slv_ar_addr_i &lt;= ADDR_END &amp;&amp; slv_ar_lock_i &amp;&amp;
                                      ^~
%Warning-CMPCONST: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv.html#l-219" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:219</a>: Comparison is constant due to limited range
                                                                                                                                 : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_lrsc
                    if (slv_ar_addr_i &gt;= ADDR_BEGIN &amp;&amp; slv_ar_addr_i &lt;= ADDR_END &amp;&amp; slv_ar_lock_i &amp;&amp;
                                                                     ^~
%Warning-UNSIGNED: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv.html#l-331" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:331</a>: Comparison is constant due to unsigned arithmetic
                                                                                                                                 : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_lrsc
                    if (slv_aw_addr_i &gt;= ADDR_BEGIN &amp;&amp; slv_aw_addr_i &lt;= ADDR_END) begin
                                      ^~
%Warning-CMPCONST: <a href="../../../../third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv.html#l-331" target="file-frame">third_party/cores/ariane/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv:331</a>: Comparison is constant due to limited range
                                                                                                                                 : ... In instance ariane_testharness.i_axi_riscv_atomics.i_atomics.i_lrsc
                    if (slv_aw_addr_i &gt;= ADDR_BEGIN &amp;&amp; slv_aw_addr_i &lt;= ADDR_END) begin
                                                                     ^~
%Warning-UNSIGNED: <a href="../../../../third_party/cores/ariane/src/fpu_wrap.sv.html#l-127" target="file-frame">third_party/cores/ariane/src/fpu_wrap.sv:127</a>: Comparison is constant due to unsigned arithmetic
                                                                                                     : ... In instance ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i
      if (!(fpu_rm_i inside {[3&#39;b000:3&#39;b100]}))
                             ^
%Warning-UNSIGNED: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-776" target="file-frame">third_party/cores/ariane/src/decoder.sv:776</a>: Comparison is constant due to unsigned arithmetic
                                                                                                    : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                                    if (!(instr.rftype.rm inside {[3&#39;b000:3&#39;b010], [3&#39;b100:3&#39;b110]}))
                                                                  ^
%Warning-UNSIGNED: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-779" target="file-frame">third_party/cores/ariane/src/decoder.sv:779</a>: Comparison is constant due to unsigned arithmetic
                                                                                                    : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                                    if (!(instr.rftype.rm inside {[3&#39;b000:3&#39;b010]}))
                                                                  ^
%Warning-UNSIGNED: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-787" target="file-frame">third_party/cores/ariane/src/decoder.sv:787</a>: Comparison is constant due to unsigned arithmetic
                                                                                                    : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                                    if (!(instr.rftype.rm inside {[3&#39;b000:3&#39;b001], [3&#39;b100:3&#39;b101]}))
                                                                  ^
%Warning-UNSIGNED: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-790" target="file-frame">third_party/cores/ariane/src/decoder.sv:790</a>: Comparison is constant due to unsigned arithmetic
                                                                                                    : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                                    if (!(instr.rftype.rm inside {[3&#39;b000:3&#39;b001]}))
                                                                  ^
%Warning-UNSIGNED: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-814" target="file-frame">third_party/cores/ariane/src/decoder.sv:814</a>: Comparison is constant due to unsigned arithmetic
                                                                                                    : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                                    if (!(instr.rftype.rm inside {[3&#39;b000:3&#39;b010], [3&#39;b100:3&#39;b110]}))
                                                                  ^
%Warning-UNSIGNED: <a href="../../../../third_party/cores/ariane/src/decoder.sv.html#l-817" target="file-frame">third_party/cores/ariane/src/decoder.sv:817</a>: Comparison is constant due to unsigned arithmetic
                                                                                                    : ... In instance ariane_testharness.i_ariane.id_stage_i.decoder_i
                                    if (!(instr.rftype.rm inside {[3&#39;b000:3&#39;b010]}))
                                                                  ^
%Warning-CASEINCOMPLETE: <a href="../../../../third_party/cores/ariane/src/riscv-dbg/src/dmi_jtag.sv.html#l-101" target="file-frame">third_party/cores/ariane/src/riscv-dbg/src/dmi_jtag.sv:101</a>: Case values incompletely covered (example pattern 0x5)
        case (state_q)
        ^~~~
%Warning-CASEINCOMPLETE: <a href="../../../../third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv.html#l-188" target="file-frame">third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv:188</a>: Case values incompletely covered (example pattern 0x3)
                    case (ax_req_q.burst)
                    ^~~~
%Warning-CASEINCOMPLETE: <a href="../../../../third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv.html#l-230" target="file-frame">third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv:230</a>: Case values incompletely covered (example pattern 0x3)
                    case (ax_req_q.burst)
                    ^~~~
%Warning-CASEINCOMPLETE: <a href="../../../../third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv.html#l-119" target="file-frame">third_party/cores/ariane/src/axi_mem_if/src/axi2mem.sv:119</a>: Case values incompletely covered (example pattern 0x5)
        case (state_q)
        ^~~~
%Warning-CASEINCOMPLETE: <a href="../../../../third_party/cores/ariane/src/axi_adapter.sv.html#l-118" target="file-frame">third_party/cores/ariane/src/axi_adapter.sv:118</a>: Case values incompletely covered (example pattern 0x9)
        case (state_q)
        ^~~~
%Warning-CASEINCOMPLETE: <a href="../../../../third_party/cores/ariane/src/ariane.sv.html#l-766" target="file-frame">third_party/cores/ariane/src/ariane.sv:766</a>: Case values incompletely covered (example pattern 0x2)
        case (priv_lvl)
        ^~~~
%Warning-CASEINCOMPLETE: <a href="../../../../third_party/cores/ariane/src/load_unit.sv.html#l-90" target="file-frame">third_party/cores/ariane/src/load_unit.sv:90</a>: Case values incompletely covered (example pattern 0x7)
        case (state_q)
        ^~~~
%Warning-CASEINCOMPLETE: <a href="../../../../third_party/cores/ariane/src/fpu_wrap.sv.html#l-251" target="file-frame">third_party/cores/ariane/src/fpu_wrap.sv:251</a>: Case values incompletely covered (example pattern 0x4)
            unique case (operand_c_i[2:0])
                   ^~~~
%Warning-CASEINCOMPLETE: <a href="../../../../third_party/cores/ariane/src/fpu_wrap.sv.html#l-391" target="file-frame">third_party/cores/ariane/src/fpu_wrap.sv:391</a>: Case values incompletely covered (example pattern 0x1)
          unique case (fpu_dstfmt_d)
                 ^~~~
%Warning-CASEINCOMPLETE: <a href="../../../../third_party/cores/ariane/src/fpu_wrap.sv.html#l-398" target="file-frame">third_party/cores/ariane/src/fpu_wrap.sv:398</a>: Case values incompletely covered (example pattern 0x1)
          unique case (fpu_dstfmt_d)
                 ^~~~
%Warning-CASEINCOMPLETE: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/miss_handler.sv.html#l-182" target="file-frame">third_party/cores/ariane/src/cache_subsystem/miss_handler.sv:182</a>: Case values incompletely covered (example pattern 0x2)
        case (state_q)
        ^~~~
%Warning-CASEINCOMPLETE: <a href="../../../../third_party/cores/ariane/src/cache_subsystem/cache_ctrl.sv.html#l-127" target="file-frame">third_party/cores/ariane/src/cache_subsystem/cache_ctrl.sv:127</a>: Case values incompletely covered (example pattern 0x9)
        case (state_q)
        ^~~~
%Warning-CASEINCOMPLETE: <a href="../../../../third_party/cores/ariane/include/ariane_pkg.sv.html#l-761" target="file-frame">third_party/cores/ariane/include/ariane_pkg.sv:761</a>: Case values incompletely covered (example pattern 0x5)
                                                                                                                 : ... In instance ariane_pkg
                case (addr[2:0])
                ^~~~
%Warning-CASEINCOMPLETE: <a href="../../../../third_party/cores/ariane/include/ariane_pkg.sv.html#l-770" target="file-frame">third_party/cores/ariane/include/ariane_pkg.sv:770</a>: Case values incompletely covered (example pattern 0x7)
                                                                                                                 : ... In instance ariane_pkg
                case (addr[2:0])
                ^~~~
%Warning-SYMRSVDWORD: <a href="../../../../third_party/cores/ariane/src/load_unit.sv.html#l-52" target="file-frame">third_party/cores/ariane/src/load_unit.sv:52</a>: Symbol matches C++ keyword: &#39;operator&#39;
        fu_op                     operator;
                                  ^~~~~~~~
%Warning-SYMRSVDWORD: <a href="../../../../third_party/cores/ariane/include/ariane_pkg.sv.html#l-474" target="file-frame">third_party/cores/ariane/include/ariane_pkg.sv:474</a>: Symbol matches C++ keyword: &#39;operator&#39;
        fu_op                     operator;
                                  ^~~~~~~~
%Warning-SYMRSVDWORD: <a href="../../../../third_party/cores/ariane/include/ariane_pkg.sv.html#l-569" target="file-frame">third_party/cores/ariane/include/ariane_pkg.sv:569</a>: Symbol matches C++ keyword: &#39;operator&#39;
        fu_op                     operator;
                                  ^~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-106" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:106</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.inp_pipe_valid_q&#39;
  logic                  [0:NUM_INP_REGS]                 inp_pipe_valid_q;
                                                          ^~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-99" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:99</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.inp_pipe_operands_q&#39;
  logic                  [0:NUM_INP_REGS][2:0][WIDTH-1:0] inp_pipe_operands_q;
                                                          ^~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-100" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:100</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.inp_pipe_is_boxed_q&#39;
  logic                  [0:NUM_INP_REGS][2:0]            inp_pipe_is_boxed_q;
                                                          ^~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-101" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:101</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.inp_pipe_rnd_mode_q&#39;
  fpnew_pkg::roundmode_e [0:NUM_INP_REGS]                 inp_pipe_rnd_mode_q;
                                                          ^~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-102" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:102</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.inp_pipe_op_q&#39;
  fpnew_pkg::operation_e [0:NUM_INP_REGS]                 inp_pipe_op_q;
                                                          ^~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-103" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:103</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.inp_pipe_op_mod_q&#39;
  logic                  [0:NUM_INP_REGS]                 inp_pipe_op_mod_q;
                                                          ^~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-104" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:104</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.inp_pipe_tag_q&#39;
  TagType                [0:NUM_INP_REGS]                 inp_pipe_tag_q;
                                                          ^~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-407" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:407</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_valid_q&#39;
  logic                  [0:NUM_MID_REGS]                         mid_pipe_valid_q;
                                                                  ^~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-393" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:393</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_eff_sub_q&#39;
  logic                  [0:NUM_MID_REGS]                         mid_pipe_eff_sub_q;
                                                                  ^~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-394" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:394</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_exp_prod_q&#39;
  logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_exp_prod_q;
                                                                  ^~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-395" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:395</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_exp_diff_q&#39;
  logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_exp_diff_q;
                                                                  ^~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-396" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:396</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_tent_exp_q&#39;
  logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_tent_exp_q;
                                                                  ^~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-397" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:397</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_add_shamt_q&#39;
  logic                  [0:NUM_MID_REGS][SHIFT_AMOUNT_WIDTH-1:0] mid_pipe_add_shamt_q;
                                                                  ^~~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-398" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:398</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_sticky_q&#39;
  logic                  [0:NUM_MID_REGS]                         mid_pipe_sticky_q;
                                                                  ^~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-399" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:399</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_sum_q&#39;
  logic                  [0:NUM_MID_REGS][3*PRECISION_BITS+3:0]   mid_pipe_sum_q;
                                                                  ^~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-400" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:400</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_final_sign_q&#39;
  logic                  [0:NUM_MID_REGS]                         mid_pipe_final_sign_q;
                                                                  ^~~~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-401" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:401</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_rnd_mode_q&#39;
  fpnew_pkg::roundmode_e [0:NUM_MID_REGS]                         mid_pipe_rnd_mode_q;
                                                                  ^~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-402" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:402</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_res_is_spec_q&#39;
  logic                  [0:NUM_MID_REGS]                         mid_pipe_res_is_spec_q;
                                                                  ^~~~~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-403" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:403</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_spec_res_q&#39;
  fp_t                   [0:NUM_MID_REGS]                         mid_pipe_spec_res_q;
                                                                  ^~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-404" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:404</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_spec_stat_q&#39;
  fpnew_pkg::status_t    [0:NUM_MID_REGS]                         mid_pipe_spec_stat_q;
                                                                  ^~~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-405" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:405</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[0].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_tag_q&#39;
  TagType                [0:NUM_MID_REGS]                         mid_pipe_tag_q;
                                                                  ^~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-106" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:106</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.inp_pipe_valid_q&#39;
  logic                  [0:NUM_INP_REGS]                 inp_pipe_valid_q;
                                                          ^~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-99" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:99</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.inp_pipe_operands_q&#39;
  logic                  [0:NUM_INP_REGS][2:0][WIDTH-1:0] inp_pipe_operands_q;
                                                          ^~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-100" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:100</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.inp_pipe_is_boxed_q&#39;
  logic                  [0:NUM_INP_REGS][2:0]            inp_pipe_is_boxed_q;
                                                          ^~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-101" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:101</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.inp_pipe_rnd_mode_q&#39;
  fpnew_pkg::roundmode_e [0:NUM_INP_REGS]                 inp_pipe_rnd_mode_q;
                                                          ^~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-102" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:102</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.inp_pipe_op_q&#39;
  fpnew_pkg::operation_e [0:NUM_INP_REGS]                 inp_pipe_op_q;
                                                          ^~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-103" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:103</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.inp_pipe_op_mod_q&#39;
  logic                  [0:NUM_INP_REGS]                 inp_pipe_op_mod_q;
                                                          ^~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-104" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:104</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.inp_pipe_tag_q&#39;
  TagType                [0:NUM_INP_REGS]                 inp_pipe_tag_q;
                                                          ^~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-407" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:407</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_valid_q&#39;
  logic                  [0:NUM_MID_REGS]                         mid_pipe_valid_q;
                                                                  ^~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-393" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:393</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_eff_sub_q&#39;
  logic                  [0:NUM_MID_REGS]                         mid_pipe_eff_sub_q;
                                                                  ^~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-394" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:394</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_exp_prod_q&#39;
  logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_exp_prod_q;
                                                                  ^~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-395" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:395</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_exp_diff_q&#39;
  logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_exp_diff_q;
                                                                  ^~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-396" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:396</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_tent_exp_q&#39;
  logic signed           [0:NUM_MID_REGS][EXP_WIDTH-1:0]          mid_pipe_tent_exp_q;
                                                                  ^~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-397" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:397</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_add_shamt_q&#39;
  logic                  [0:NUM_MID_REGS][SHIFT_AMOUNT_WIDTH-1:0] mid_pipe_add_shamt_q;
                                                                  ^~~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-398" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:398</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_sticky_q&#39;
  logic                  [0:NUM_MID_REGS]                         mid_pipe_sticky_q;
                                                                  ^~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-399" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:399</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_sum_q&#39;
  logic                  [0:NUM_MID_REGS][3*PRECISION_BITS+3:0]   mid_pipe_sum_q;
                                                                  ^~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-400" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:400</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_final_sign_q&#39;
  logic                  [0:NUM_MID_REGS]                         mid_pipe_final_sign_q;
                                                                  ^~~~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-401" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:401</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_rnd_mode_q&#39;
  fpnew_pkg::roundmode_e [0:NUM_MID_REGS]                         mid_pipe_rnd_mode_q;
                                                                  ^~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-402" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:402</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_res_is_spec_q&#39;
  logic                  [0:NUM_MID_REGS]                         mid_pipe_res_is_spec_q;
                                                                  ^~~~~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-403" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:403</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_spec_res_q&#39;
  fp_t                   [0:NUM_MID_REGS]                         mid_pipe_spec_res_q;
                                                                  ^~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-404" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:404</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_spec_stat_q&#39;
  fpnew_pkg::status_t    [0:NUM_MID_REGS]                         mid_pipe_spec_stat_q;
                                                                  ^~~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-405" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:405</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.mid_pipe_tag_q&#39;
  TagType                [0:NUM_MID_REGS]                         mid_pipe_tag_q;
                                                                  ^~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-633" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:633</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.out_pipe_valid_q&#39;
  logic               [0:NUM_OUT_REGS] out_pipe_valid_q;
                                       ^~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-629" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:629</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.out_pipe_result_q&#39;
  fp_t                [0:NUM_OUT_REGS] out_pipe_result_q;
                                       ^~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-630" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:630</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.out_pipe_status_q&#39;
  fpnew_pkg::status_t [0:NUM_OUT_REGS] out_pipe_status_q;
                                       ^~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_fma.sv.html#l-631" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_fma.sv:631</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[0].i_opgroup_block.gen_parallel_slices[1].active_format.i_fmt_slice.gen_num_lanes[0].active_lane.lane_instance.i_fma.out_pipe_tag_q&#39;
  TagType             [0:NUM_OUT_REGS] out_pipe_tag_q;
                                       ^~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv.html#l-86" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:86</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.inp_pipe_valid_q&#39;
  logic                  [0:NUM_INP_REGS]                       inp_pipe_valid_q;
                                                                ^~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv.html#l-80" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:80</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.inp_pipe_operands_q&#39;
  logic                  [0:NUM_INP_REGS][1:0][WIDTH-1:0]       inp_pipe_operands_q;
                                                                ^~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv.html#l-81" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:81</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.inp_pipe_rnd_mode_q&#39;
  fpnew_pkg::roundmode_e [0:NUM_INP_REGS]                       inp_pipe_rnd_mode_q;
                                                                ^~~~~~~~~~~~~~~~~~~
%Error-BLKANDNBLK: <a href="../../../../third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv.html#l-82" target="file-frame">third_party/cores/ariane/src/fpu/src/fpnew_divsqrt_multi.sv:82</a>: Unsupported: Blocked and non-blocking assignments to same variable: &#39;ariane_testharness.i_ariane.ex_stage_i.fpu_gen.fpu_i.fpu_gen.i_fpnew_bulk.gen_operation_groups[1].i_opgroup_block.gen_merged_slice.i_multifmt_slice.gen_num_lanes[0].active_lane.genblk1.lane_instance.i_fpnew_divsqrt_multi.inp_pipe_op_q&#39;
  fpnew_pkg::operation_e [0:NUM_INP_REGS]                       inp_pipe_op_q;
                                                                ^~~~~~~~~~~~~
%Error: Exiting due to too many errors encountered; --error-limit=32

</pre>
</body>