module fsm_test;

	// Inputs
	reg rst;
	reg clk;
	reg in;
	reg out;

	// Instantiate the Unit Under Test (UUT)
	fsm uut (
		.rst(rst), 
		.clk(clk), 
		.in(in), 
		.out(out)
	);

	initial begin
		// Initialize Inputs
		rst = 0;
		clk = 0;
		in = 0;
		out = 0;

		// Wait 100 ns for global reset to finish
		#100;
        		rst = 1;
		clk = 1;
		in = 101;
	#100;
        		rst = 1;
		clk = 1;
		in = 110; 
		#100;
        		rst = 1;
		clk = 1;
		in = 101;
	#100;
        		rst = 0;
		clk = 0;
		in = 110; 
		// Add stimulus here

	end
      
endmodule

