#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000161f42dc520 .scope module, "Clock_Divider_t" "Clock_Divider_t" 2 3;
 .timescale -9 -12;
P_00000161f42c6950 .param/l "cyc" 0 2 14, +C4<00000000000000000000000000001010>;
v00000161f42d44a0_0 .var "clk", 0 0;
v00000161f42d4540_0 .net "clk1_2", 0 0, v00000161f42dc8e0_0;  1 drivers
v00000161f4331020_0 .net "clk1_3", 0 0, v00000161f42863c0_0;  1 drivers
v00000161f4331480_0 .net "clk1_4", 0 0, v00000161f4286460_0;  1 drivers
v00000161f4331ac0_0 .net "clk1_8", 0 0, v00000161f4286500_0;  1 drivers
v00000161f4331200_0 .net "dclk", 0 0, v00000161f4286820_0;  1 drivers
v00000161f4331de0_0 .var "rst_n", 0 0;
v00000161f4331520_0 .var "sel", 1 0;
E_00000161f42c7550 .event negedge, v00000161f42dc840_0;
S_00000161f42dc6b0 .scope module, "cd" "Clock_Divider" 2 19, 3 3 0, S_00000161f42dc520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 2 "sel";
    .port_info 3 /OUTPUT 1 "clk1_2";
    .port_info 4 /OUTPUT 1 "clk1_4";
    .port_info 5 /OUTPUT 1 "clk1_8";
    .port_info 6 /OUTPUT 1 "clk1_3";
    .port_info 7 /OUTPUT 1 "dclk";
v00000161f42dc840_0 .net "clk", 0 0, v00000161f42d44a0_0;  1 drivers
v00000161f42dc8e0_0 .var "clk1_2", 0 0;
v00000161f42863c0_0 .var "clk1_3", 0 0;
v00000161f4286460_0 .var "clk1_4", 0 0;
v00000161f4286500_0 .var "clk1_8", 0 0;
v00000161f42865a0_0 .var "counter_2", 0 0;
v00000161f4286640_0 .var "counter_3", 1 0;
v00000161f42866e0_0 .var "counter_4", 1 0;
v00000161f4286780_0 .var "counter_8", 2 0;
v00000161f4286820_0 .var "dclk", 0 0;
v00000161f42d4360_0 .net "rst_n", 0 0, v00000161f4331de0_0;  1 drivers
v00000161f42d4400_0 .net "sel", 1 0, v00000161f4331520_0;  1 drivers
E_00000161f42c6ad0/0 .event anyedge, v00000161f42d4400_0, v00000161f42863c0_0, v00000161f42dc8e0_0, v00000161f4286460_0;
E_00000161f42c6ad0/1 .event anyedge, v00000161f4286500_0;
E_00000161f42c6ad0 .event/or E_00000161f42c6ad0/0, E_00000161f42c6ad0/1;
E_00000161f42c6cd0 .event posedge, v00000161f42dc840_0;
    .scope S_00000161f42dc6b0;
T_0 ;
    %wait E_00000161f42c6cd0;
    %load/vec4 v00000161f42d4360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000161f42dc8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000161f42863c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000161f4286460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000161f4286500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000161f42865a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000161f4286640_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000161f42866e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000161f4286780_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000161f42865a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000161f42dc8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000161f42865a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000161f42dc8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000161f42865a0_0, 0;
T_0.3 ;
    %load/vec4 v00000161f4286640_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000161f42863c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000161f4286640_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000161f42863c0_0, 0;
    %load/vec4 v00000161f4286640_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000161f4286640_0, 0;
T_0.5 ;
    %load/vec4 v00000161f42866e0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000161f4286460_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000161f42866e0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000161f4286460_0, 0;
    %load/vec4 v00000161f42866e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v00000161f42866e0_0, 0;
T_0.7 ;
    %load/vec4 v00000161f4286780_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000161f4286500_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000161f4286780_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000161f4286500_0, 0;
    %load/vec4 v00000161f4286780_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000161f4286780_0, 0;
T_0.9 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000161f42dc6b0;
T_1 ;
    %wait E_00000161f42c6ad0;
    %load/vec4 v00000161f42d4400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v00000161f42863c0_0;
    %store/vec4 v00000161f4286820_0, 0, 1;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v00000161f42dc8e0_0;
    %store/vec4 v00000161f4286820_0, 0, 1;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v00000161f4286460_0;
    %store/vec4 v00000161f4286820_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v00000161f4286500_0;
    %store/vec4 v00000161f4286820_0, 0, 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000161f42dc520;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000161f42d44a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000161f4331de0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000161f4331520_0, 0, 2;
    %end;
    .thread T_2;
    .scope S_00000161f42dc520;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v00000161f42d44a0_0;
    %nor/r;
    %store/vec4 v00000161f42d44a0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000161f42dc520;
T_4 ;
    %vpi_call 2 37 "$dumpfile", "Clock_Divider.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000161f42dc520 {0 0 0};
    %wait E_00000161f42c7550;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000161f4331de0_0, 0, 1;
    %wait E_00000161f42c7550;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000161f4331de0_0, 0, 1;
    %wait E_00000161f42c7550;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 50000, 0;
    %load/vec4 v00000161f4331520_0;
    %addi 1, 0, 2;
    %store/vec4 v00000161f4331520_0, 0, 2;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Clock_Divider_t.v";
    "./Lab3_Clock_Divider.v";
