

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
4 gated/generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
0 instances converted, 36 sequential instances remain driven by gated/generated clocks

================================================================= Gated/Generated Clocks =================================================================
Clock Tree ID     Driving Element          Drive Element Type     Unconverted Fanout     Sample Instance        Explanation                               
----------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       K02.aux_0_sqmuxa.OUT     and                    7                      K02.outcoderc[6]       Clock source is invalid for GCC           
@KP:ckid0_1       K02.un1_aux88.OUT        or                     1                      K02.aux                Clock source is invalid for GCC           
@KP:ckid0_2       K00.D01.oscout.Q[0]      dffe                   5                      K01.sring[3]           Derived clock on input (not legal for GCC)
@KP:ckid0_4       K00.D00.OSCInst0.OSC     OSCH                   23                     K00.D01.sdiv[21:0]     Black box on clock path                   
==========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

