memory-map:
  name: regf
  description: comment
  comment: A simple register
  bus: wb-32-be
  x-wbgen:
    hdl_entity: regf
  schema-version:
    core: 2.0.0
    x-conversions: 1.0.0
    x-driver-edge: 1.0.0
    x-enums: 1.0.0
    x-fesa: 2.0.0
    x-gena: 2.0.0
    x-hdl: 1.0.0
    x-map-info: 1.0.0
    x-wbgen: 1.0.0
  children:
  - reg:
      name: R1
      description: Register 1
      comment: Register 1 has two fields
      width: 32
      access: rw
      address: 0x0
      x-wbgen:
        access_bus: READ_WRITE
        access_dev: READ_ONLY
        field_description: Value reg
        type: SLV
