# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"experiment3_tb_time_impl.v" \
"../../../../../SSTU_deney3.srcs/sim_1/imports/verilen_dosyalar/experiment3_tb.v" \

# Do not sort compile order
nosort
