%%
%%
%% 04_proposition_hardware.tex for  in /home/phil/Travail/These/these/tex
%%
%% Made by Philippe THIERRY
%% Login   <Philippe THIERRYreseau-libre.net>
%%
%% Started on  mer. 08 févr. 2012 14:48:27 CET Philippe THIERRY
%% Last update mer. 08 févr. 2012 14:55:55 CET Philippe THIERRY
%%

\chapter{On the hardware impact and requirements}

\doMinitoc

\section{Impact on the hardware behaviour on the overall system behavior}

\section{Integrating a security model into critical hardware elements}

\subsection{On the cache controler problematics}

\subsubsection{About Cache based preemption delays}

\paragraph{}

\subsubsection{Integrating secure real-time compliant cache control interface}

\paragraph{}

\subsection{About MAC controler behavior}

\subsubsection{Toward secure DMA-based MAC controler with attributes based control}

\paragraph{}
