**************************************************
Timing Summary for the benchmarks/covariance example
The clk period constraint applied during synthesis is 4ns
The slack is -3.082ns
The actual clk period (CP) is 7.082ns
The cycles count from simulation is 36307
The total execution time is 257126.174ns
 
**************************************************
Area Summary for the benchmarks/covariance example
The LUTs count is  21345 
The FFs count is  5694 
The DSPs count is  3 
