vsim -c -do "run -all; quit" tb
Reading pref.tcl

# 2020.1

# vsim -c -do "run -all; quit" tb 
# Start time: 09:23:31 on Apr 19,2025
# Loading sv_std.std
# Loading work.tb
# Loading work.stimulus_gen
# Loading work.RefModule
# Loading work.TopModule
# run -all
# Hint: Your reset should be asynchronous, but doesn't appear to be.
# ** Note: $finish    : testbench.v(104)
#    Time: 10276 ps  Iteration: 0  Instance: /tb/stim1
# Hint: Output 'predict_history' has 5 mismatches. First mismatch occurred at time 10.
# Hint: Total mismatched samples is 5 out of 2055 samples
# 
# Simulation finished at 10276 ps
# Mismatches: 5 in 2055 samples
# End time: 09:23:32 on Apr 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
