{
    "id": "1506611120",
    "title": "Superscalar Processor Verification Using Efficient Reductions of the Logic of Equality with Uninterpreted Functions to Propositional Logic",
    "venue": "Lecture Notes in Computer Science",
    "year": 1999,
    "authors": [
        {
            "name": "Miroslav N. Velev",
            "id": "185144772",
            "org": "Carnegie Mellon University"
        },
        {
            "name": "Randal E. Bryant",
            "id": "2472051909",
            "org": "Carnegie Mellon University"
        }
    ],
    "fields_of_study": [
        "Arithmetic logic unit",
        "Parallel computing",
        "Speedup",
        "Theoretical computer science",
        "Logic gate",
        "Computer science",
        "Superscalar",
        "Propositional calculus",
        "Propositional formula"
    ],
    "references": [
        "1498855130",
        "1511155470",
        "1525425510",
        "1542298067",
        "1555915743",
        "1601250460",
        "1686347472",
        "1741528175",
        "2006120207",
        "2030224590",
        "2044560939",
        "2103976856",
        "2110050316",
        "2118154221",
        "2124515106",
        "2142101768",
        "2149479807"
    ]
}