Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_bench_5_stage_pipeline_behav xil_defaultlib.test_bench_5_stage_pipeline xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC1
Compiling module xil_defaultlib.IF_ID_stage
Compiling module xil_defaultlib.imemory
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.ID_EXE_stage
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.EXE_MEM_stage
Compiling module xil_defaultlib.dmemory
Compiling module xil_defaultlib.MEM_WB_stage
Compiling module xil_defaultlib.pipelined_regfile_5stage
Compiling module xil_defaultlib.test_bench_5_stage_pipeline
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_bench_5_stage_pipeline_behav
