#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000017b8412e0f0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000017b84167dd0_0 .net "PC", 31 0, v0000017b841623e0_0;  1 drivers
v0000017b84167790_0 .var "clk", 0 0;
v0000017b84167830_0 .net "clkout", 0 0, L_0000017b8416e5b0;  1 drivers
v0000017b841678d0_0 .net "cycles_consumed", 31 0, v0000017b84168a50_0;  1 drivers
v0000017b84167fb0_0 .var "rst", 0 0;
S_0000017b8412e410 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000017b8412e0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000017b84140630 .param/l "RType" 0 4 2, C4<000000>;
P_0000017b84140668 .param/l "add" 0 4 5, C4<100000>;
P_0000017b841406a0 .param/l "addi" 0 4 8, C4<001000>;
P_0000017b841406d8 .param/l "addu" 0 4 5, C4<100001>;
P_0000017b84140710 .param/l "and_" 0 4 5, C4<100100>;
P_0000017b84140748 .param/l "andi" 0 4 8, C4<001100>;
P_0000017b84140780 .param/l "beq" 0 4 10, C4<000100>;
P_0000017b841407b8 .param/l "bne" 0 4 10, C4<000101>;
P_0000017b841407f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000017b84140828 .param/l "j" 0 4 12, C4<000010>;
P_0000017b84140860 .param/l "jal" 0 4 12, C4<000011>;
P_0000017b84140898 .param/l "jr" 0 4 6, C4<001000>;
P_0000017b841408d0 .param/l "lw" 0 4 8, C4<100011>;
P_0000017b84140908 .param/l "nor_" 0 4 5, C4<100111>;
P_0000017b84140940 .param/l "or_" 0 4 5, C4<100101>;
P_0000017b84140978 .param/l "ori" 0 4 8, C4<001101>;
P_0000017b841409b0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000017b841409e8 .param/l "sll" 0 4 6, C4<000000>;
P_0000017b84140a20 .param/l "slt" 0 4 5, C4<101010>;
P_0000017b84140a58 .param/l "slti" 0 4 8, C4<101010>;
P_0000017b84140a90 .param/l "srl" 0 4 6, C4<000010>;
P_0000017b84140ac8 .param/l "sub" 0 4 5, C4<100010>;
P_0000017b84140b00 .param/l "subu" 0 4 5, C4<100011>;
P_0000017b84140b38 .param/l "sw" 0 4 8, C4<101011>;
P_0000017b84140b70 .param/l "xor_" 0 4 5, C4<100110>;
P_0000017b84140ba8 .param/l "xori" 0 4 8, C4<001110>;
L_0000017b8416d970 .functor NOT 1, v0000017b84167fb0_0, C4<0>, C4<0>, C4<0>;
L_0000017b8416e310 .functor NOT 1, v0000017b84167fb0_0, C4<0>, C4<0>, C4<0>;
L_0000017b8416e230 .functor NOT 1, v0000017b84167fb0_0, C4<0>, C4<0>, C4<0>;
L_0000017b8416e380 .functor NOT 1, v0000017b84167fb0_0, C4<0>, C4<0>, C4<0>;
L_0000017b8416e3f0 .functor NOT 1, v0000017b84167fb0_0, C4<0>, C4<0>, C4<0>;
L_0000017b8416e4d0 .functor NOT 1, v0000017b84167fb0_0, C4<0>, C4<0>, C4<0>;
L_0000017b8416e540 .functor NOT 1, v0000017b84167fb0_0, C4<0>, C4<0>, C4<0>;
L_0000017b8416e070 .functor NOT 1, v0000017b84167fb0_0, C4<0>, C4<0>, C4<0>;
L_0000017b8416e5b0 .functor OR 1, v0000017b84167790_0, v0000017b84138b70_0, C4<0>, C4<0>;
L_0000017b8416e1c0 .functor OR 1, L_0000017b842055f0, L_0000017b84204e70, C4<0>, C4<0>;
L_0000017b8416db30 .functor AND 1, L_0000017b842050f0, L_0000017b84205eb0, C4<1>, C4<1>;
L_0000017b8416de40 .functor NOT 1, v0000017b84167fb0_0, C4<0>, C4<0>, C4<0>;
L_0000017b8416e150 .functor OR 1, L_0000017b84205870, L_0000017b84205af0, C4<0>, C4<0>;
L_0000017b8416d900 .functor OR 1, L_0000017b8416e150, L_0000017b84204d30, C4<0>, C4<0>;
L_0000017b8416deb0 .functor OR 1, L_0000017b84206450, L_0000017b842064f0, C4<0>, C4<0>;
L_0000017b8416e0e0 .functor AND 1, L_0000017b842063b0, L_0000017b8416deb0, C4<1>, C4<1>;
L_0000017b8416e620 .functor OR 1, L_0000017b841f3c10, L_0000017b841f2b30, C4<0>, C4<0>;
L_0000017b8416e690 .functor AND 1, L_0000017b841f3850, L_0000017b8416e620, C4<1>, C4<1>;
L_0000017b8416dac0 .functor NOT 1, L_0000017b8416e5b0, C4<0>, C4<0>, C4<0>;
v0000017b84162fc0_0 .net "ALUOp", 3 0, v0000017b84137d10_0;  1 drivers
v0000017b84162480_0 .net "ALUResult", 31 0, v0000017b84162d40_0;  1 drivers
v0000017b84163060_0 .net "ALUSrc", 0 0, v0000017b841387b0_0;  1 drivers
v0000017b84163100_0 .net "ALUin2", 31 0, L_0000017b841f3990;  1 drivers
v0000017b84165430_0 .net "MemReadEn", 0 0, v0000017b84137e50_0;  1 drivers
v0000017b84164350_0 .net "MemWriteEn", 0 0, v0000017b84139070_0;  1 drivers
v0000017b84163b30_0 .net "MemtoReg", 0 0, v0000017b84137630_0;  1 drivers
v0000017b84165610_0 .net "PC", 31 0, v0000017b841623e0_0;  alias, 1 drivers
v0000017b841638b0_0 .net "PCPlus1", 31 0, L_0000017b84205910;  1 drivers
v0000017b84165070_0 .net "PCsrc", 0 0, v0000017b84161d00_0;  1 drivers
v0000017b841643f0_0 .net "RegDst", 0 0, v0000017b84138ad0_0;  1 drivers
v0000017b841651b0_0 .net "RegWriteEn", 0 0, v0000017b84138530_0;  1 drivers
v0000017b84163f90_0 .net "WriteRegister", 4 0, L_0000017b84204bf0;  1 drivers
v0000017b84165570_0 .net *"_ivl_0", 0 0, L_0000017b8416d970;  1 drivers
L_0000017b841aa620 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000017b84163d10_0 .net/2u *"_ivl_10", 4 0, L_0000017b841aa620;  1 drivers
L_0000017b841aaa10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017b841648f0_0 .net *"_ivl_101", 15 0, L_0000017b841aaa10;  1 drivers
v0000017b84163810_0 .net *"_ivl_102", 31 0, L_0000017b84204fb0;  1 drivers
L_0000017b841aaa58 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017b84164210_0 .net *"_ivl_105", 25 0, L_0000017b841aaa58;  1 drivers
L_0000017b841aaaa0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017b841652f0_0 .net/2u *"_ivl_106", 31 0, L_0000017b841aaaa0;  1 drivers
v0000017b841654d0_0 .net *"_ivl_108", 0 0, L_0000017b842050f0;  1 drivers
L_0000017b841aaae8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000017b84164a30_0 .net/2u *"_ivl_110", 5 0, L_0000017b841aaae8;  1 drivers
v0000017b84163bd0_0 .net *"_ivl_112", 0 0, L_0000017b84205eb0;  1 drivers
v0000017b84164e90_0 .net *"_ivl_115", 0 0, L_0000017b8416db30;  1 drivers
v0000017b84164530_0 .net *"_ivl_116", 47 0, L_0000017b842052d0;  1 drivers
L_0000017b841aab30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017b84164670_0 .net *"_ivl_119", 15 0, L_0000017b841aab30;  1 drivers
L_0000017b841aa668 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017b84164490_0 .net/2u *"_ivl_12", 5 0, L_0000017b841aa668;  1 drivers
v0000017b84164ad0_0 .net *"_ivl_120", 47 0, L_0000017b84205370;  1 drivers
L_0000017b841aab78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017b841645d0_0 .net *"_ivl_123", 15 0, L_0000017b841aab78;  1 drivers
v0000017b84163c70_0 .net *"_ivl_125", 0 0, L_0000017b84205a50;  1 drivers
v0000017b84165250_0 .net *"_ivl_126", 31 0, L_0000017b84205f50;  1 drivers
v0000017b84164f30_0 .net *"_ivl_128", 47 0, L_0000017b84204970;  1 drivers
v0000017b84163770_0 .net *"_ivl_130", 47 0, L_0000017b84204c90;  1 drivers
v0000017b841647b0_0 .net *"_ivl_132", 47 0, L_0000017b84205410;  1 drivers
v0000017b84164cb0_0 .net *"_ivl_134", 47 0, L_0000017b84205ff0;  1 drivers
v0000017b84163950_0 .net *"_ivl_14", 0 0, L_0000017b84168f50;  1 drivers
v0000017b841639f0_0 .net *"_ivl_140", 0 0, L_0000017b8416de40;  1 drivers
L_0000017b841aac08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017b84164b70_0 .net/2u *"_ivl_142", 31 0, L_0000017b841aac08;  1 drivers
L_0000017b841aace0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000017b84164fd0_0 .net/2u *"_ivl_146", 5 0, L_0000017b841aace0;  1 drivers
v0000017b84163ef0_0 .net *"_ivl_148", 0 0, L_0000017b84205870;  1 drivers
L_0000017b841aad28 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000017b84164710_0 .net/2u *"_ivl_150", 5 0, L_0000017b841aad28;  1 drivers
v0000017b84163a90_0 .net *"_ivl_152", 0 0, L_0000017b84205af0;  1 drivers
v0000017b84164c10_0 .net *"_ivl_155", 0 0, L_0000017b8416e150;  1 drivers
L_0000017b841aad70 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000017b84165110_0 .net/2u *"_ivl_156", 5 0, L_0000017b841aad70;  1 drivers
v0000017b84164850_0 .net *"_ivl_158", 0 0, L_0000017b84204d30;  1 drivers
L_0000017b841aa6b0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000017b841642b0_0 .net/2u *"_ivl_16", 4 0, L_0000017b841aa6b0;  1 drivers
v0000017b84164d50_0 .net *"_ivl_161", 0 0, L_0000017b8416d900;  1 drivers
L_0000017b841aadb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017b841640d0_0 .net/2u *"_ivl_162", 15 0, L_0000017b841aadb8;  1 drivers
v0000017b84165390_0 .net *"_ivl_164", 31 0, L_0000017b84205c30;  1 drivers
v0000017b84163db0_0 .net *"_ivl_167", 0 0, L_0000017b84205d70;  1 drivers
v0000017b84163e50_0 .net *"_ivl_168", 15 0, L_0000017b84205e10;  1 drivers
v0000017b84164990_0 .net *"_ivl_170", 31 0, L_0000017b84206090;  1 drivers
v0000017b84164030_0 .net *"_ivl_174", 31 0, L_0000017b84206310;  1 drivers
L_0000017b841aae00 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017b84164df0_0 .net *"_ivl_177", 25 0, L_0000017b841aae00;  1 drivers
L_0000017b841aae48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017b84164170_0 .net/2u *"_ivl_178", 31 0, L_0000017b841aae48;  1 drivers
v0000017b84165960_0 .net *"_ivl_180", 0 0, L_0000017b842063b0;  1 drivers
L_0000017b841aae90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017b84166c20_0 .net/2u *"_ivl_182", 5 0, L_0000017b841aae90;  1 drivers
v0000017b841669a0_0 .net *"_ivl_184", 0 0, L_0000017b84206450;  1 drivers
L_0000017b841aaed8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000017b84166a40_0 .net/2u *"_ivl_186", 5 0, L_0000017b841aaed8;  1 drivers
v0000017b84165820_0 .net *"_ivl_188", 0 0, L_0000017b842064f0;  1 drivers
v0000017b84166ae0_0 .net *"_ivl_19", 4 0, L_0000017b84167a10;  1 drivers
v0000017b84166fe0_0 .net *"_ivl_191", 0 0, L_0000017b8416deb0;  1 drivers
v0000017b84166b80_0 .net *"_ivl_193", 0 0, L_0000017b8416e0e0;  1 drivers
L_0000017b841aaf20 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017b84166720_0 .net/2u *"_ivl_194", 5 0, L_0000017b841aaf20;  1 drivers
v0000017b84165b40_0 .net *"_ivl_196", 0 0, L_0000017b841f38f0;  1 drivers
L_0000017b841aaf68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017b84165a00_0 .net/2u *"_ivl_198", 31 0, L_0000017b841aaf68;  1 drivers
L_0000017b841aa5d8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017b841658c0_0 .net/2u *"_ivl_2", 5 0, L_0000017b841aa5d8;  1 drivers
v0000017b84167080_0 .net *"_ivl_20", 4 0, L_0000017b84168550;  1 drivers
v0000017b84165c80_0 .net *"_ivl_200", 31 0, L_0000017b841f3210;  1 drivers
v0000017b84166f40_0 .net *"_ivl_204", 31 0, L_0000017b841f3a30;  1 drivers
L_0000017b841aafb0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017b84166180_0 .net *"_ivl_207", 25 0, L_0000017b841aafb0;  1 drivers
L_0000017b841aaff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017b84167440_0 .net/2u *"_ivl_208", 31 0, L_0000017b841aaff8;  1 drivers
v0000017b84166d60_0 .net *"_ivl_210", 0 0, L_0000017b841f3850;  1 drivers
L_0000017b841ab040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017b84166e00_0 .net/2u *"_ivl_212", 5 0, L_0000017b841ab040;  1 drivers
v0000017b84166220_0 .net *"_ivl_214", 0 0, L_0000017b841f3c10;  1 drivers
L_0000017b841ab088 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000017b84166cc0_0 .net/2u *"_ivl_216", 5 0, L_0000017b841ab088;  1 drivers
v0000017b84165fa0_0 .net *"_ivl_218", 0 0, L_0000017b841f2b30;  1 drivers
v0000017b84165be0_0 .net *"_ivl_221", 0 0, L_0000017b8416e620;  1 drivers
v0000017b84167120_0 .net *"_ivl_223", 0 0, L_0000017b8416e690;  1 drivers
L_0000017b841ab0d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017b84166900_0 .net/2u *"_ivl_224", 5 0, L_0000017b841ab0d0;  1 drivers
v0000017b84166ea0_0 .net *"_ivl_226", 0 0, L_0000017b841f2f90;  1 drivers
v0000017b84167620_0 .net *"_ivl_228", 31 0, L_0000017b841f3fd0;  1 drivers
v0000017b841662c0_0 .net *"_ivl_24", 0 0, L_0000017b8416e230;  1 drivers
L_0000017b841aa6f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000017b84166360_0 .net/2u *"_ivl_26", 4 0, L_0000017b841aa6f8;  1 drivers
v0000017b84165780_0 .net *"_ivl_29", 4 0, L_0000017b841685f0;  1 drivers
v0000017b84165dc0_0 .net *"_ivl_32", 0 0, L_0000017b8416e380;  1 drivers
L_0000017b841aa740 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000017b84166540_0 .net/2u *"_ivl_34", 4 0, L_0000017b841aa740;  1 drivers
v0000017b841671c0_0 .net *"_ivl_37", 4 0, L_0000017b84168190;  1 drivers
v0000017b84167300_0 .net *"_ivl_40", 0 0, L_0000017b8416e3f0;  1 drivers
L_0000017b841aa788 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017b84167260_0 .net/2u *"_ivl_42", 15 0, L_0000017b841aa788;  1 drivers
v0000017b841673a0_0 .net *"_ivl_45", 15 0, L_0000017b84205190;  1 drivers
v0000017b841674e0_0 .net *"_ivl_48", 0 0, L_0000017b8416e4d0;  1 drivers
v0000017b84167580_0 .net *"_ivl_5", 5 0, L_0000017b84167970;  1 drivers
L_0000017b841aa7d0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017b841660e0_0 .net/2u *"_ivl_50", 36 0, L_0000017b841aa7d0;  1 drivers
L_0000017b841aa818 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017b84165d20_0 .net/2u *"_ivl_52", 31 0, L_0000017b841aa818;  1 drivers
v0000017b84165e60_0 .net *"_ivl_55", 4 0, L_0000017b842057d0;  1 drivers
v0000017b84166400_0 .net *"_ivl_56", 36 0, L_0000017b84205b90;  1 drivers
v0000017b84165f00_0 .net *"_ivl_58", 36 0, L_0000017b84204830;  1 drivers
v0000017b84166040_0 .net *"_ivl_62", 0 0, L_0000017b8416e540;  1 drivers
L_0000017b841aa860 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017b841665e0_0 .net/2u *"_ivl_64", 5 0, L_0000017b841aa860;  1 drivers
v0000017b841664a0_0 .net *"_ivl_67", 5 0, L_0000017b84204650;  1 drivers
v0000017b84165aa0_0 .net *"_ivl_70", 0 0, L_0000017b8416e070;  1 drivers
L_0000017b841aa8a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017b84166680_0 .net/2u *"_ivl_72", 57 0, L_0000017b841aa8a8;  1 drivers
L_0000017b841aa8f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017b841667c0_0 .net/2u *"_ivl_74", 31 0, L_0000017b841aa8f0;  1 drivers
v0000017b84166860_0 .net *"_ivl_77", 25 0, L_0000017b84205050;  1 drivers
v0000017b84169090_0 .net *"_ivl_78", 57 0, L_0000017b84204790;  1 drivers
v0000017b84168230_0 .net *"_ivl_8", 0 0, L_0000017b8416e310;  1 drivers
v0000017b84168e10_0 .net *"_ivl_80", 57 0, L_0000017b84204f10;  1 drivers
L_0000017b841aa938 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017b841691d0_0 .net/2u *"_ivl_84", 31 0, L_0000017b841aa938;  1 drivers
L_0000017b841aa980 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000017b84169130_0 .net/2u *"_ivl_88", 5 0, L_0000017b841aa980;  1 drivers
v0000017b84168050_0 .net *"_ivl_90", 0 0, L_0000017b842055f0;  1 drivers
L_0000017b841aa9c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000017b84167d30_0 .net/2u *"_ivl_92", 5 0, L_0000017b841aa9c8;  1 drivers
v0000017b84168910_0 .net *"_ivl_94", 0 0, L_0000017b84204e70;  1 drivers
v0000017b841680f0_0 .net *"_ivl_97", 0 0, L_0000017b8416e1c0;  1 drivers
v0000017b84168730_0 .net *"_ivl_98", 47 0, L_0000017b84204ab0;  1 drivers
v0000017b841682d0_0 .net "adderResult", 31 0, L_0000017b842046f0;  1 drivers
v0000017b84169310_0 .net "address", 31 0, L_0000017b842048d0;  1 drivers
v0000017b84169450_0 .net "clk", 0 0, L_0000017b8416e5b0;  alias, 1 drivers
v0000017b84168a50_0 .var "cycles_consumed", 31 0;
v0000017b84167bf0_0 .net "extImm", 31 0, L_0000017b84206130;  1 drivers
v0000017b84168370_0 .net "funct", 5 0, L_0000017b84206270;  1 drivers
v0000017b84168690_0 .net "hlt", 0 0, v0000017b84138b70_0;  1 drivers
v0000017b84168d70_0 .net "imm", 15 0, L_0000017b84205230;  1 drivers
v0000017b84168ff0_0 .net "immediate", 31 0, L_0000017b841f3df0;  1 drivers
v0000017b841687d0_0 .net "input_clk", 0 0, v0000017b84167790_0;  1 drivers
v0000017b84169270_0 .net "instruction", 31 0, L_0000017b84204dd0;  1 drivers
v0000017b84167c90_0 .net "memoryReadData", 31 0, v0000017b84162020_0;  1 drivers
v0000017b84168eb0_0 .net "nextPC", 31 0, L_0000017b84204a10;  1 drivers
v0000017b841693b0_0 .net "opcode", 5 0, L_0000017b84168cd0;  1 drivers
v0000017b84168410_0 .net "rd", 4 0, L_0000017b84167ab0;  1 drivers
v0000017b841694f0_0 .net "readData1", 31 0, L_0000017b8416e2a0;  1 drivers
v0000017b841684b0_0 .net "readData1_w", 31 0, L_0000017b841f2bd0;  1 drivers
v0000017b84169590_0 .net "readData2", 31 0, L_0000017b8416da50;  1 drivers
v0000017b84167f10_0 .net "rs", 4 0, L_0000017b841689b0;  1 drivers
v0000017b84168af0_0 .net "rst", 0 0, v0000017b84167fb0_0;  1 drivers
v0000017b84168c30_0 .net "rt", 4 0, L_0000017b84168b90;  1 drivers
v0000017b84167b50_0 .net "shamt", 31 0, L_0000017b842061d0;  1 drivers
v0000017b84169630_0 .net "wire_instruction", 31 0, L_0000017b8416d9e0;  1 drivers
v0000017b84167e70_0 .net "writeData", 31 0, L_0000017b841f41b0;  1 drivers
v0000017b84168870_0 .net "zero", 0 0, L_0000017b841f3cb0;  1 drivers
L_0000017b84167970 .part L_0000017b84204dd0, 26, 6;
L_0000017b84168cd0 .functor MUXZ 6, L_0000017b84167970, L_0000017b841aa5d8, L_0000017b8416d970, C4<>;
L_0000017b84168f50 .cmp/eq 6, L_0000017b84168cd0, L_0000017b841aa668;
L_0000017b84167a10 .part L_0000017b84204dd0, 11, 5;
L_0000017b84168550 .functor MUXZ 5, L_0000017b84167a10, L_0000017b841aa6b0, L_0000017b84168f50, C4<>;
L_0000017b84167ab0 .functor MUXZ 5, L_0000017b84168550, L_0000017b841aa620, L_0000017b8416e310, C4<>;
L_0000017b841685f0 .part L_0000017b84204dd0, 21, 5;
L_0000017b841689b0 .functor MUXZ 5, L_0000017b841685f0, L_0000017b841aa6f8, L_0000017b8416e230, C4<>;
L_0000017b84168190 .part L_0000017b84204dd0, 16, 5;
L_0000017b84168b90 .functor MUXZ 5, L_0000017b84168190, L_0000017b841aa740, L_0000017b8416e380, C4<>;
L_0000017b84205190 .part L_0000017b84204dd0, 0, 16;
L_0000017b84205230 .functor MUXZ 16, L_0000017b84205190, L_0000017b841aa788, L_0000017b8416e3f0, C4<>;
L_0000017b842057d0 .part L_0000017b84204dd0, 6, 5;
L_0000017b84205b90 .concat [ 5 32 0 0], L_0000017b842057d0, L_0000017b841aa818;
L_0000017b84204830 .functor MUXZ 37, L_0000017b84205b90, L_0000017b841aa7d0, L_0000017b8416e4d0, C4<>;
L_0000017b842061d0 .part L_0000017b84204830, 0, 32;
L_0000017b84204650 .part L_0000017b84204dd0, 0, 6;
L_0000017b84206270 .functor MUXZ 6, L_0000017b84204650, L_0000017b841aa860, L_0000017b8416e540, C4<>;
L_0000017b84205050 .part L_0000017b84204dd0, 0, 26;
L_0000017b84204790 .concat [ 26 32 0 0], L_0000017b84205050, L_0000017b841aa8f0;
L_0000017b84204f10 .functor MUXZ 58, L_0000017b84204790, L_0000017b841aa8a8, L_0000017b8416e070, C4<>;
L_0000017b842048d0 .part L_0000017b84204f10, 0, 32;
L_0000017b84205910 .arith/sum 32, v0000017b841623e0_0, L_0000017b841aa938;
L_0000017b842055f0 .cmp/eq 6, L_0000017b84168cd0, L_0000017b841aa980;
L_0000017b84204e70 .cmp/eq 6, L_0000017b84168cd0, L_0000017b841aa9c8;
L_0000017b84204ab0 .concat [ 32 16 0 0], L_0000017b842048d0, L_0000017b841aaa10;
L_0000017b84204fb0 .concat [ 6 26 0 0], L_0000017b84168cd0, L_0000017b841aaa58;
L_0000017b842050f0 .cmp/eq 32, L_0000017b84204fb0, L_0000017b841aaaa0;
L_0000017b84205eb0 .cmp/eq 6, L_0000017b84206270, L_0000017b841aaae8;
L_0000017b842052d0 .concat [ 32 16 0 0], L_0000017b8416e2a0, L_0000017b841aab30;
L_0000017b84205370 .concat [ 32 16 0 0], v0000017b841623e0_0, L_0000017b841aab78;
L_0000017b84205a50 .part L_0000017b84205230, 15, 1;
LS_0000017b84205f50_0_0 .concat [ 1 1 1 1], L_0000017b84205a50, L_0000017b84205a50, L_0000017b84205a50, L_0000017b84205a50;
LS_0000017b84205f50_0_4 .concat [ 1 1 1 1], L_0000017b84205a50, L_0000017b84205a50, L_0000017b84205a50, L_0000017b84205a50;
LS_0000017b84205f50_0_8 .concat [ 1 1 1 1], L_0000017b84205a50, L_0000017b84205a50, L_0000017b84205a50, L_0000017b84205a50;
LS_0000017b84205f50_0_12 .concat [ 1 1 1 1], L_0000017b84205a50, L_0000017b84205a50, L_0000017b84205a50, L_0000017b84205a50;
LS_0000017b84205f50_0_16 .concat [ 1 1 1 1], L_0000017b84205a50, L_0000017b84205a50, L_0000017b84205a50, L_0000017b84205a50;
LS_0000017b84205f50_0_20 .concat [ 1 1 1 1], L_0000017b84205a50, L_0000017b84205a50, L_0000017b84205a50, L_0000017b84205a50;
LS_0000017b84205f50_0_24 .concat [ 1 1 1 1], L_0000017b84205a50, L_0000017b84205a50, L_0000017b84205a50, L_0000017b84205a50;
LS_0000017b84205f50_0_28 .concat [ 1 1 1 1], L_0000017b84205a50, L_0000017b84205a50, L_0000017b84205a50, L_0000017b84205a50;
LS_0000017b84205f50_1_0 .concat [ 4 4 4 4], LS_0000017b84205f50_0_0, LS_0000017b84205f50_0_4, LS_0000017b84205f50_0_8, LS_0000017b84205f50_0_12;
LS_0000017b84205f50_1_4 .concat [ 4 4 4 4], LS_0000017b84205f50_0_16, LS_0000017b84205f50_0_20, LS_0000017b84205f50_0_24, LS_0000017b84205f50_0_28;
L_0000017b84205f50 .concat [ 16 16 0 0], LS_0000017b84205f50_1_0, LS_0000017b84205f50_1_4;
L_0000017b84204970 .concat [ 16 32 0 0], L_0000017b84205230, L_0000017b84205f50;
L_0000017b84204c90 .arith/sum 48, L_0000017b84205370, L_0000017b84204970;
L_0000017b84205410 .functor MUXZ 48, L_0000017b84204c90, L_0000017b842052d0, L_0000017b8416db30, C4<>;
L_0000017b84205ff0 .functor MUXZ 48, L_0000017b84205410, L_0000017b84204ab0, L_0000017b8416e1c0, C4<>;
L_0000017b842046f0 .part L_0000017b84205ff0, 0, 32;
L_0000017b84204a10 .functor MUXZ 32, L_0000017b84205910, L_0000017b842046f0, v0000017b84161d00_0, C4<>;
L_0000017b84204dd0 .functor MUXZ 32, L_0000017b8416d9e0, L_0000017b841aac08, L_0000017b8416de40, C4<>;
L_0000017b84205870 .cmp/eq 6, L_0000017b84168cd0, L_0000017b841aace0;
L_0000017b84205af0 .cmp/eq 6, L_0000017b84168cd0, L_0000017b841aad28;
L_0000017b84204d30 .cmp/eq 6, L_0000017b84168cd0, L_0000017b841aad70;
L_0000017b84205c30 .concat [ 16 16 0 0], L_0000017b84205230, L_0000017b841aadb8;
L_0000017b84205d70 .part L_0000017b84205230, 15, 1;
LS_0000017b84205e10_0_0 .concat [ 1 1 1 1], L_0000017b84205d70, L_0000017b84205d70, L_0000017b84205d70, L_0000017b84205d70;
LS_0000017b84205e10_0_4 .concat [ 1 1 1 1], L_0000017b84205d70, L_0000017b84205d70, L_0000017b84205d70, L_0000017b84205d70;
LS_0000017b84205e10_0_8 .concat [ 1 1 1 1], L_0000017b84205d70, L_0000017b84205d70, L_0000017b84205d70, L_0000017b84205d70;
LS_0000017b84205e10_0_12 .concat [ 1 1 1 1], L_0000017b84205d70, L_0000017b84205d70, L_0000017b84205d70, L_0000017b84205d70;
L_0000017b84205e10 .concat [ 4 4 4 4], LS_0000017b84205e10_0_0, LS_0000017b84205e10_0_4, LS_0000017b84205e10_0_8, LS_0000017b84205e10_0_12;
L_0000017b84206090 .concat [ 16 16 0 0], L_0000017b84205230, L_0000017b84205e10;
L_0000017b84206130 .functor MUXZ 32, L_0000017b84206090, L_0000017b84205c30, L_0000017b8416d900, C4<>;
L_0000017b84206310 .concat [ 6 26 0 0], L_0000017b84168cd0, L_0000017b841aae00;
L_0000017b842063b0 .cmp/eq 32, L_0000017b84206310, L_0000017b841aae48;
L_0000017b84206450 .cmp/eq 6, L_0000017b84206270, L_0000017b841aae90;
L_0000017b842064f0 .cmp/eq 6, L_0000017b84206270, L_0000017b841aaed8;
L_0000017b841f38f0 .cmp/eq 6, L_0000017b84168cd0, L_0000017b841aaf20;
L_0000017b841f3210 .functor MUXZ 32, L_0000017b84206130, L_0000017b841aaf68, L_0000017b841f38f0, C4<>;
L_0000017b841f3df0 .functor MUXZ 32, L_0000017b841f3210, L_0000017b842061d0, L_0000017b8416e0e0, C4<>;
L_0000017b841f3a30 .concat [ 6 26 0 0], L_0000017b84168cd0, L_0000017b841aafb0;
L_0000017b841f3850 .cmp/eq 32, L_0000017b841f3a30, L_0000017b841aaff8;
L_0000017b841f3c10 .cmp/eq 6, L_0000017b84206270, L_0000017b841ab040;
L_0000017b841f2b30 .cmp/eq 6, L_0000017b84206270, L_0000017b841ab088;
L_0000017b841f2f90 .cmp/eq 6, L_0000017b84168cd0, L_0000017b841ab0d0;
L_0000017b841f3fd0 .functor MUXZ 32, L_0000017b8416e2a0, v0000017b841623e0_0, L_0000017b841f2f90, C4<>;
L_0000017b841f2bd0 .functor MUXZ 32, L_0000017b841f3fd0, L_0000017b8416da50, L_0000017b8416e690, C4<>;
S_0000017b8412e5a0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000017b8412e410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017b84126540 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000017b8416e460 .functor NOT 1, v0000017b841387b0_0, C4<0>, C4<0>, C4<0>;
v0000017b84137b30_0 .net *"_ivl_0", 0 0, L_0000017b8416e460;  1 drivers
v0000017b84137f90_0 .net "in1", 31 0, L_0000017b8416da50;  alias, 1 drivers
v0000017b84138c10_0 .net "in2", 31 0, L_0000017b841f3df0;  alias, 1 drivers
v0000017b84137770_0 .net "out", 31 0, L_0000017b841f3990;  alias, 1 drivers
v0000017b84138030_0 .net "s", 0 0, v0000017b841387b0_0;  alias, 1 drivers
L_0000017b841f3990 .functor MUXZ 32, L_0000017b841f3df0, L_0000017b8416da50, L_0000017b8416e460, C4<>;
S_0000017b840669a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000017b8412e410;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000017b841a0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000017b841a00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000017b841a0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000017b841a0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000017b841a0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000017b841a01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000017b841a01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000017b841a0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000017b841a0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000017b841a0288 .param/l "j" 0 4 12, C4<000010>;
P_0000017b841a02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000017b841a02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000017b841a0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000017b841a0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000017b841a03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000017b841a03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000017b841a0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000017b841a0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000017b841a0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000017b841a04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000017b841a04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000017b841a0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000017b841a0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000017b841a0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000017b841a05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000017b841a0608 .param/l "xori" 0 4 8, C4<001110>;
v0000017b84137d10_0 .var "ALUOp", 3 0;
v0000017b841387b0_0 .var "ALUSrc", 0 0;
v0000017b84137e50_0 .var "MemReadEn", 0 0;
v0000017b84139070_0 .var "MemWriteEn", 0 0;
v0000017b84137630_0 .var "MemtoReg", 0 0;
v0000017b84138ad0_0 .var "RegDst", 0 0;
v0000017b84138530_0 .var "RegWriteEn", 0 0;
v0000017b84138df0_0 .net "funct", 5 0, L_0000017b84206270;  alias, 1 drivers
v0000017b84138b70_0 .var "hlt", 0 0;
v0000017b84138cb0_0 .net "opcode", 5 0, L_0000017b84168cd0;  alias, 1 drivers
v0000017b84138170_0 .net "rst", 0 0, v0000017b84167fb0_0;  alias, 1 drivers
E_0000017b84126580 .event anyedge, v0000017b84138170_0, v0000017b84138cb0_0, v0000017b84138df0_0;
S_0000017b84066bf0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000017b8412e410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000017b841259c0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000017b8416d9e0 .functor BUFZ 32, L_0000017b84205cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017b841391b0_0 .net "Data_Out", 31 0, L_0000017b8416d9e0;  alias, 1 drivers
v0000017b841380d0 .array "InstMem", 0 1023, 31 0;
v0000017b84138210_0 .net *"_ivl_0", 31 0, L_0000017b84205cd0;  1 drivers
v0000017b84138fd0_0 .net *"_ivl_3", 9 0, L_0000017b84204b50;  1 drivers
v0000017b841379f0_0 .net *"_ivl_4", 11 0, L_0000017b84205550;  1 drivers
L_0000017b841aabc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017b841385d0_0 .net *"_ivl_7", 1 0, L_0000017b841aabc0;  1 drivers
v0000017b841382b0_0 .net "addr", 31 0, v0000017b841623e0_0;  alias, 1 drivers
v0000017b84139390_0 .var/i "i", 31 0;
L_0000017b84205cd0 .array/port v0000017b841380d0, L_0000017b84205550;
L_0000017b84204b50 .part v0000017b841623e0_0, 0, 10;
L_0000017b84205550 .concat [ 10 2 0 0], L_0000017b84204b50, L_0000017b841aabc0;
S_0000017b840d4a90 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000017b8412e410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000017b8416e2a0 .functor BUFZ 32, L_0000017b84205690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000017b8416da50 .functor BUFZ 32, L_0000017b842059b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017b84137950_0 .net *"_ivl_0", 31 0, L_0000017b84205690;  1 drivers
v0000017b84137bd0_0 .net *"_ivl_10", 6 0, L_0000017b84205730;  1 drivers
L_0000017b841aac98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017b84137c70_0 .net *"_ivl_13", 1 0, L_0000017b841aac98;  1 drivers
v0000017b841141b0_0 .net *"_ivl_2", 6 0, L_0000017b842054b0;  1 drivers
L_0000017b841aac50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017b84114570_0 .net *"_ivl_5", 1 0, L_0000017b841aac50;  1 drivers
v0000017b841618a0_0 .net *"_ivl_8", 31 0, L_0000017b842059b0;  1 drivers
v0000017b84163560_0 .net "clk", 0 0, L_0000017b8416e5b0;  alias, 1 drivers
v0000017b841619e0_0 .var/i "i", 31 0;
v0000017b841622a0_0 .net "readData1", 31 0, L_0000017b8416e2a0;  alias, 1 drivers
v0000017b84163600_0 .net "readData2", 31 0, L_0000017b8416da50;  alias, 1 drivers
v0000017b84162980_0 .net "readRegister1", 4 0, L_0000017b841689b0;  alias, 1 drivers
v0000017b84162840_0 .net "readRegister2", 4 0, L_0000017b84168b90;  alias, 1 drivers
v0000017b84162a20 .array "registers", 31 0, 31 0;
v0000017b84161a80_0 .net "rst", 0 0, v0000017b84167fb0_0;  alias, 1 drivers
v0000017b84161760_0 .net "we", 0 0, v0000017b84138530_0;  alias, 1 drivers
v0000017b84162660_0 .net "writeData", 31 0, L_0000017b841f41b0;  alias, 1 drivers
v0000017b84162ca0_0 .net "writeRegister", 4 0, L_0000017b84204bf0;  alias, 1 drivers
E_0000017b84125ac0/0 .event negedge, v0000017b84138170_0;
E_0000017b84125ac0/1 .event posedge, v0000017b84163560_0;
E_0000017b84125ac0 .event/or E_0000017b84125ac0/0, E_0000017b84125ac0/1;
L_0000017b84205690 .array/port v0000017b84162a20, L_0000017b842054b0;
L_0000017b842054b0 .concat [ 5 2 0 0], L_0000017b841689b0, L_0000017b841aac50;
L_0000017b842059b0 .array/port v0000017b84162a20, L_0000017b84205730;
L_0000017b84205730 .concat [ 5 2 0 0], L_0000017b84168b90, L_0000017b841aac98;
S_0000017b840d4c20 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000017b840d4a90;
 .timescale 0 0;
v0000017b84137810_0 .var/i "i", 31 0;
S_0000017b840bebb0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000017b8412e410;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000017b84123480 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000017b8416d820 .functor NOT 1, v0000017b84138ad0_0, C4<0>, C4<0>, C4<0>;
v0000017b84163420_0 .net *"_ivl_0", 0 0, L_0000017b8416d820;  1 drivers
v0000017b841634c0_0 .net "in1", 4 0, L_0000017b84168b90;  alias, 1 drivers
v0000017b84161800_0 .net "in2", 4 0, L_0000017b84167ab0;  alias, 1 drivers
v0000017b84161940_0 .net "out", 4 0, L_0000017b84204bf0;  alias, 1 drivers
v0000017b84163240_0 .net "s", 0 0, v0000017b84138ad0_0;  alias, 1 drivers
L_0000017b84204bf0 .functor MUXZ 5, L_0000017b84167ab0, L_0000017b84168b90, L_0000017b8416d820, C4<>;
S_0000017b840bed40 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000017b8412e410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017b84123140 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000017b8416dc80 .functor NOT 1, v0000017b84137630_0, C4<0>, C4<0>, C4<0>;
v0000017b84161b20_0 .net *"_ivl_0", 0 0, L_0000017b8416dc80;  1 drivers
v0000017b841631a0_0 .net "in1", 31 0, v0000017b84162d40_0;  alias, 1 drivers
v0000017b84163380_0 .net "in2", 31 0, v0000017b84162020_0;  alias, 1 drivers
v0000017b84162700_0 .net "out", 31 0, L_0000017b841f41b0;  alias, 1 drivers
v0000017b84161bc0_0 .net "s", 0 0, v0000017b84137630_0;  alias, 1 drivers
L_0000017b841f41b0 .functor MUXZ 32, v0000017b84162020_0, v0000017b84162d40_0, L_0000017b8416dc80, C4<>;
S_0000017b841048d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000017b8412e410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000017b84104a60 .param/l "ADD" 0 9 12, C4<0000>;
P_0000017b84104a98 .param/l "AND" 0 9 12, C4<0010>;
P_0000017b84104ad0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000017b84104b08 .param/l "OR" 0 9 12, C4<0011>;
P_0000017b84104b40 .param/l "SGT" 0 9 12, C4<0111>;
P_0000017b84104b78 .param/l "SLL" 0 9 12, C4<1000>;
P_0000017b84104bb0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000017b84104be8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000017b84104c20 .param/l "SUB" 0 9 12, C4<0001>;
P_0000017b84104c58 .param/l "XOR" 0 9 12, C4<0100>;
P_0000017b84104c90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000017b84104cc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000017b841ab118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017b84162340_0 .net/2u *"_ivl_0", 31 0, L_0000017b841ab118;  1 drivers
v0000017b84162de0_0 .net "opSel", 3 0, v0000017b84137d10_0;  alias, 1 drivers
v0000017b84162f20_0 .net "operand1", 31 0, L_0000017b841f2bd0;  alias, 1 drivers
v0000017b84161c60_0 .net "operand2", 31 0, L_0000017b841f3990;  alias, 1 drivers
v0000017b84162d40_0 .var "result", 31 0;
v0000017b841632e0_0 .net "zero", 0 0, L_0000017b841f3cb0;  alias, 1 drivers
E_0000017b841233c0 .event anyedge, v0000017b84137d10_0, v0000017b84162f20_0, v0000017b84137770_0;
L_0000017b841f3cb0 .cmp/eq 32, v0000017b84162d40_0, L_0000017b841ab118;
S_0000017b840eaf50 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000017b8412e410;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000017b841a1660 .param/l "RType" 0 4 2, C4<000000>;
P_0000017b841a1698 .param/l "add" 0 4 5, C4<100000>;
P_0000017b841a16d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000017b841a1708 .param/l "addu" 0 4 5, C4<100001>;
P_0000017b841a1740 .param/l "and_" 0 4 5, C4<100100>;
P_0000017b841a1778 .param/l "andi" 0 4 8, C4<001100>;
P_0000017b841a17b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000017b841a17e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000017b841a1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000017b841a1858 .param/l "j" 0 4 12, C4<000010>;
P_0000017b841a1890 .param/l "jal" 0 4 12, C4<000011>;
P_0000017b841a18c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000017b841a1900 .param/l "lw" 0 4 8, C4<100011>;
P_0000017b841a1938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000017b841a1970 .param/l "or_" 0 4 5, C4<100101>;
P_0000017b841a19a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000017b841a19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000017b841a1a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000017b841a1a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000017b841a1a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000017b841a1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000017b841a1af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000017b841a1b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000017b841a1b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000017b841a1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000017b841a1bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000017b84161d00_0 .var "PCsrc", 0 0;
v0000017b841627a0_0 .net "funct", 5 0, L_0000017b84206270;  alias, 1 drivers
v0000017b84161da0_0 .net "opcode", 5 0, L_0000017b84168cd0;  alias, 1 drivers
v0000017b84162520_0 .net "operand1", 31 0, L_0000017b8416e2a0;  alias, 1 drivers
v0000017b841625c0_0 .net "operand2", 31 0, L_0000017b841f3990;  alias, 1 drivers
v0000017b84161e40_0 .net "rst", 0 0, v0000017b84167fb0_0;  alias, 1 drivers
E_0000017b84123100/0 .event anyedge, v0000017b84138170_0, v0000017b84138cb0_0, v0000017b841622a0_0, v0000017b84137770_0;
E_0000017b84123100/1 .event anyedge, v0000017b84138df0_0;
E_0000017b84123100 .event/or E_0000017b84123100/0, E_0000017b84123100/1;
S_0000017b840eb0e0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000017b8412e410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000017b841628e0 .array "DataMem", 0 1023, 31 0;
v0000017b84161ee0_0 .net "address", 31 0, v0000017b84162d40_0;  alias, 1 drivers
v0000017b841620c0_0 .net "clock", 0 0, L_0000017b8416dac0;  1 drivers
v0000017b84162ac0_0 .net "data", 31 0, L_0000017b8416da50;  alias, 1 drivers
v0000017b84161f80_0 .var/i "i", 31 0;
v0000017b84162020_0 .var "q", 31 0;
v0000017b84162b60_0 .net "rden", 0 0, v0000017b84137e50_0;  alias, 1 drivers
v0000017b84162160_0 .net "wren", 0 0, v0000017b84139070_0;  alias, 1 drivers
E_0000017b84122fc0 .event posedge, v0000017b841620c0_0;
S_0000017b841a1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000017b8412e410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000017b84123280 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000017b84162200_0 .net "PCin", 31 0, L_0000017b84204a10;  alias, 1 drivers
v0000017b841623e0_0 .var "PCout", 31 0;
v0000017b84162c00_0 .net "clk", 0 0, L_0000017b8416e5b0;  alias, 1 drivers
v0000017b84162e80_0 .net "rst", 0 0, v0000017b84167fb0_0;  alias, 1 drivers
    .scope S_0000017b840eaf50;
T_0 ;
    %wait E_0000017b84123100;
    %load/vec4 v0000017b84161e40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017b84161d00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017b84161da0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000017b84162520_0;
    %load/vec4 v0000017b841625c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000017b84161da0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000017b84162520_0;
    %load/vec4 v0000017b841625c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000017b84161da0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000017b84161da0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000017b84161da0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000017b841627a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000017b84161d00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000017b841a1c20;
T_1 ;
    %wait E_0000017b84125ac0;
    %load/vec4 v0000017b84162e80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000017b841623e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017b84162200_0;
    %assign/vec4 v0000017b841623e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017b84066bf0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017b84139390_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000017b84139390_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017b84139390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %load/vec4 v0000017b84139390_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017b84139390_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841380d0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000017b840669a0;
T_3 ;
    %wait E_0000017b84126580;
    %load/vec4 v0000017b84138170_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000017b84138b70_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000017b84137d10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b841387b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b84138530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b84139070_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b84137630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017b84137e50_0, 0;
    %assign/vec4 v0000017b84138ad0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000017b84138b70_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000017b84137d10_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000017b841387b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017b84138530_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017b84139070_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017b84137630_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017b84137e50_0, 0, 1;
    %store/vec4 v0000017b84138ad0_0, 0, 1;
    %load/vec4 v0000017b84138cb0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b84138b70_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b84138ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b84138530_0, 0;
    %load/vec4 v0000017b84138df0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017b84137d10_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017b84137d10_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017b84137d10_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017b84137d10_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000017b84137d10_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000017b84137d10_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000017b84137d10_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000017b84137d10_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000017b84137d10_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000017b84137d10_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b841387b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000017b84137d10_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b841387b0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000017b84137d10_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017b84137d10_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b84138530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b84138ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b841387b0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b84138530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017b84138ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b841387b0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000017b84137d10_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b84138530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b841387b0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000017b84137d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b84138530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b841387b0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000017b84137d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b84138530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b841387b0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000017b84137d10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b84138530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b841387b0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b84137e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b84138530_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b841387b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b84137630_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b84139070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017b841387b0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017b84137d10_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017b84137d10_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000017b840d4a90;
T_4 ;
    %wait E_0000017b84125ac0;
    %fork t_1, S_0000017b840d4c20;
    %jmp t_0;
    .scope S_0000017b840d4c20;
t_1 ;
    %load/vec4 v0000017b84161a80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017b84137810_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000017b84137810_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017b84137810_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b84162a20, 0, 4;
    %load/vec4 v0000017b84137810_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017b84137810_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000017b84161760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000017b84162660_0;
    %load/vec4 v0000017b84162ca0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b84162a20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b84162a20, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000017b840d4a90;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017b840d4a90;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017b841619e0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000017b841619e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000017b841619e0_0;
    %ix/getv/s 4, v0000017b841619e0_0;
    %load/vec4a v0000017b84162a20, 4;
    %ix/getv/s 4, v0000017b841619e0_0;
    %load/vec4a v0000017b84162a20, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000017b841619e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017b841619e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000017b841048d0;
T_6 ;
    %wait E_0000017b841233c0;
    %load/vec4 v0000017b84162de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000017b84162d40_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000017b84162f20_0;
    %load/vec4 v0000017b84161c60_0;
    %add;
    %assign/vec4 v0000017b84162d40_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000017b84162f20_0;
    %load/vec4 v0000017b84161c60_0;
    %sub;
    %assign/vec4 v0000017b84162d40_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000017b84162f20_0;
    %load/vec4 v0000017b84161c60_0;
    %and;
    %assign/vec4 v0000017b84162d40_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000017b84162f20_0;
    %load/vec4 v0000017b84161c60_0;
    %or;
    %assign/vec4 v0000017b84162d40_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000017b84162f20_0;
    %load/vec4 v0000017b84161c60_0;
    %xor;
    %assign/vec4 v0000017b84162d40_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000017b84162f20_0;
    %load/vec4 v0000017b84161c60_0;
    %or;
    %inv;
    %assign/vec4 v0000017b84162d40_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000017b84162f20_0;
    %load/vec4 v0000017b84161c60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000017b84162d40_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000017b84161c60_0;
    %load/vec4 v0000017b84162f20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000017b84162d40_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000017b84162f20_0;
    %ix/getv 4, v0000017b84161c60_0;
    %shiftl 4;
    %assign/vec4 v0000017b84162d40_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000017b84162f20_0;
    %ix/getv 4, v0000017b84161c60_0;
    %shiftr 4;
    %assign/vec4 v0000017b84162d40_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000017b840eb0e0;
T_7 ;
    %wait E_0000017b84122fc0;
    %load/vec4 v0000017b84162b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000017b84161ee0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017b841628e0, 4;
    %assign/vec4 v0000017b84162020_0, 0;
T_7.0 ;
    %load/vec4 v0000017b84162160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000017b84162ac0_0;
    %ix/getv 3, v0000017b84161ee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841628e0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000017b840eb0e0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017b84161f80_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000017b84161f80_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017b84161f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017b841628e0, 0, 4;
    %load/vec4 v0000017b84161f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017b84161f80_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000017b840eb0e0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017b84161f80_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000017b84161f80_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000017b84161f80_0;
    %load/vec4a v0000017b841628e0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000017b84161f80_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000017b84161f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017b84161f80_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000017b8412e410;
T_10 ;
    %wait E_0000017b84125ac0;
    %load/vec4 v0000017b84168af0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000017b84168a50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000017b84168a50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000017b84168a50_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000017b8412e0f0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b84167790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b84167fb0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000017b8412e0f0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000017b84167790_0;
    %inv;
    %assign/vec4 v0000017b84167790_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000017b8412e0f0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017b84167fb0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017b84167fb0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000017b841678d0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
