\contentsline {chapter}{Abstract}{ii}{chapter*.1}
\contentsline {chapter}{Acknowledgements}{iii}{chapter*.2}
\contentsline {chapter}{\numberline {1}Introduction}{1}{chapter.1}
\contentsline {section}{\numberline {1.1}Overview}{1}{section.1.1}
\contentsline {section}{\numberline {1.2}Scope of Project}{3}{section.1.2}
\contentsline {section}{\numberline {1.3}Overview of Document}{3}{section.1.3}
\contentsline {chapter}{\numberline {2}Related Work}{6}{chapter.2}
\contentsline {chapter}{\numberline {3}Architecture}{8}{chapter.3}
\contentsline {section}{\numberline {3.1}Top-Level Components}{8}{section.3.1}
\contentsline {section}{\numberline {3.2}Central Processing Unit}{10}{section.3.2}
\contentsline {subsection}{\numberline {3.2.1}Introduction}{10}{subsection.3.2.1}
\contentsline {subsubsection}{\numberline {3.2.1.1}Load and Store Instructions}{11}{subsubsection.3.2.1.1}
\contentsline {subsubsection}{\numberline {3.2.1.2}ALU Instructions}{12}{subsubsection.3.2.1.2}
\contentsline {subsubsection}{\numberline {3.2.1.3}Jump and Branch Instructions}{15}{subsubsection.3.2.1.3}
\contentsline {subsubsection}{\numberline {3.2.1.4}Miscellaneous Instructions}{17}{subsubsection.3.2.1.4}
\contentsline {subsubsection}{\numberline {3.2.1.5}Control Instructions}{18}{subsubsection.3.2.1.5}
\contentsline {subsubsection}{\numberline {3.2.1.6}Instruction Encoding Summary}{19}{subsubsection.3.2.1.6}
\contentsline {subsubsection}{\numberline {3.2.1.7}Addressing Modes}{21}{subsubsection.3.2.1.7}
\contentsline {subsubsection}{\numberline {3.2.1.8}Programmer-Visible Pipeline Effects}{21}{subsubsection.3.2.1.8}
\contentsline {subsection}{\numberline {3.2.2}Registers}{22}{subsection.3.2.2}
\contentsline {subsubsection}{\numberline {3.2.2.1}General-Purpose Registers}{23}{subsubsection.3.2.2.1}
\contentsline {subsubsection}{\numberline {3.2.2.2}LO and HI Registers}{23}{subsubsection.3.2.2.2}
\contentsline {subsubsection}{\numberline {3.2.2.3}Control Registers}{24}{subsubsection.3.2.2.3}
\contentsline {subsection}{\numberline {3.2.3}Memory Management}{29}{subsection.3.2.3}
\contentsline {subsubsection}{\numberline {3.2.3.1}MIPS Logical Address Space}{31}{subsubsection.3.2.3.1}
\contentsline {subsubsection}{\numberline {3.2.3.2}Translation Look-aside Buffer (TLB)}{32}{subsubsection.3.2.3.2}
\contentsline {subsubsection}{\numberline {3.2.3.3}Cache Memory}{37}{subsubsection.3.2.3.3}
\contentsline {subsection}{\numberline {3.2.4}Exception Handling}{37}{subsection.3.2.4}
\contentsline {subsubsection}{\numberline {3.2.4.1}Exception Cases}{38}{subsubsection.3.2.4.1}
\contentsline {subsubsection}{\numberline {3.2.4.2}Exception Vectors}{39}{subsubsection.3.2.4.2}
\contentsline {subsubsection}{\numberline {3.2.4.3}Exception Protocol}{40}{subsubsection.3.2.4.3}
\contentsline {subsubsection}{\numberline {3.2.4.4}Precise Exceptions}{41}{subsubsection.3.2.4.4}
\contentsline {section}{\numberline {3.3}System Bus}{41}{section.3.3}
\contentsline {section}{\numberline {3.4}Bus Decoder}{43}{section.3.4}
\contentsline {section}{\numberline {3.5}Memory Interface}{43}{section.3.5}
\contentsline {section}{\numberline {3.6}VGA Interface}{44}{section.3.6}
\contentsline {subsection}{\numberline {3.6.1}Character Memory}{45}{subsection.3.6.1}
\contentsline {subsection}{\numberline {3.6.2}Attribute Memory}{46}{subsection.3.6.2}
\contentsline {subsection}{\numberline {3.6.3}Font Memory}{48}{subsection.3.6.3}
\contentsline {subsection}{\numberline {3.6.4}Special Registers}{50}{subsection.3.6.4}
\contentsline {section}{\numberline {3.7}Interrupt Controller}{51}{section.3.7}
\contentsline {section}{\numberline {3.8}Programmable Timer}{52}{section.3.8}
\contentsline {section}{\numberline {3.9}Keyboard Controller}{53}{section.3.9}
\contentsline {chapter}{\numberline {4}Implementation}{56}{chapter.4}
\contentsline {chapter}{\numberline {5}Software}{58}{chapter.5}
\contentsline {chapter}{\numberline {6}Results}{60}{chapter.6}
\contentsline {chapter}{\numberline {7}Conclusion}{62}{chapter.7}
\contentsline {section}{\numberline {7.1}Future Work}{62}{section.7.1}
\contentsline {chapter}{\numberline {A}Instruction Listing}{64}{appendix.A}
