Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec  2 20:05:16 2019
| Host         : DESKTOP-J4B3MVP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: hv_sync/video_on_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/seg_7_timer/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1041 pins that are not constrained for maximum delay. (HIGH)

 There are 36 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8884 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.708        0.000                      0                19841        0.023        0.000                      0                19841        3.000        0.000                       0                  8892  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0    {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
clk_virt                {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0_1  {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
tck                     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.708        0.000                      0                18615        0.106        0.000                      0                18615        8.750        0.000                       0                  8455  
  clk_out2_clk_wiz_0          4.312        0.000                      0                 1226        0.112        0.000                      0                 1226        5.417        0.000                       0                   433  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.710        0.000                      0                18615        0.106        0.000                      0                18615        8.750        0.000                       0                  8455  
  clk_out2_clk_wiz_0_1        4.313        0.000                      0                 1226        0.112        0.000                      0                 1226        5.417        0.000                       0                   433  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          2.209        0.000                      0                   85        0.098        0.000                      0                   85  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.708        0.000                      0                18615        0.023        0.000                      0                18615  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          2.209        0.000                      0                   85        0.098        0.000                      0                   85  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          2.826        0.000                      0                   16        0.110        0.000                      0                   16  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          2.828        0.000                      0                   16        0.111        0.000                      0                   16  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          4.312        0.000                      0                 1226        0.034        0.000                      0                 1226  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.708        0.000                      0                18615        0.023        0.000                      0                18615  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        2.211        0.000                      0                   85        0.099        0.000                      0                   85  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        2.211        0.000                      0                   85        0.099        0.000                      0                   85  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        2.826        0.000                      0                   16        0.110        0.000                      0                   16  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        4.312        0.000                      0                 1226        0.034        0.000                      0                 1226  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        2.828        0.000                      0                   16        0.111        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.645ns  (logic 4.377ns (23.476%)  route 14.268ns (76.524%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.760    15.729    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.348    16.077 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_22__4/O
                         net (fo=1, routed)           0.639    16.716    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[7]_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.124    16.840 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_2__6/O
                         net (fo=8, routed)           1.073    17.913    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/ADDRARDADDR[7]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.621    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.913    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.645ns  (logic 4.377ns (23.476%)  route 14.268ns (76.524%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.760    15.729    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.348    16.077 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_22__4/O
                         net (fo=1, routed)           0.639    16.716    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[7]_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.124    16.840 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_2__6/O
                         net (fo=8, routed)           1.073    17.913    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/ADDRARDADDR[7]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.621    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.913    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.624ns  (logic 4.377ns (23.502%)  route 14.247ns (76.498%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.740    15.709    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I2_O)        0.348    16.057 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_26__1/O
                         net (fo=1, routed)           0.637    16.694    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[5]_2
    SLICE_X9Y15          LUT5 (Prop_lut5_I2_O)        0.124    16.818 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_4__7/O
                         net (fo=8, routed)           1.074    17.892    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/ADDRARDADDR[5]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.621    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.892    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.624ns  (logic 4.377ns (23.502%)  route 14.247ns (76.498%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.740    15.709    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I2_O)        0.348    16.057 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_26__1/O
                         net (fo=1, routed)           0.637    16.694    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[5]_2
    SLICE_X9Y15          LUT5 (Prop_lut5_I2_O)        0.124    16.818 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_4__7/O
                         net (fo=8, routed)           1.074    17.892    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/ADDRARDADDR[5]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.621    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.892    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.631ns  (logic 4.249ns (22.806%)  route 14.382ns (77.194%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=14)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT5 (Prop_lut5_I1_O)        0.124    14.941 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.646    15.587    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X15Y18         LUT5 (Prop_lut5_I1_O)        0.124    15.711 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.422    16.133    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.257 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.710    16.967    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X9Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.091 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.809    17.899    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.655    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -17.899    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.513ns  (logic 3.583ns (19.354%)  route 14.930ns (80.646%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=6 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.793    -0.747    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X47Y21         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=4, routed)           1.158     0.868    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[2]
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.992 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3/O
                         net (fo=1, routed)           0.665     1.657    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.124     1.781 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_2/O
                         net (fo=2, routed)           0.621     2.402    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[2]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.124     2.526 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[26]_i_1__8/O
                         net (fo=8, routed)           0.536     3.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_15
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124     3.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__7/O
                         net (fo=4, routed)           0.517     3.703    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[26]
    SLICE_X39Y36         LUT4 (Prop_lut4_I0_O)        0.124     3.827 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__58/O
                         net (fo=2, routed)           0.512     4.339    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_0[26]
    SLICE_X38Y37         LUT4 (Prop_lut4_I2_O)        0.124     4.463 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2/O
                         net (fo=1, routed)           0.665     5.128    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.252 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_11__5/O
                         net (fo=1, routed)           0.738     5.990    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[28]
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.114 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.591     6.705    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X33Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.829 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.455     7.284    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.119     7.403 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.792     8.194    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.332     8.526 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.416     8.943    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.067 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.558     9.625    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.749 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.467    10.216    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X37Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.340 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.392    10.732    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.856 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.458    11.314    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.124    11.438 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.299    12.737    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.861 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.522    13.384    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X61Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.508 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.445    13.952    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X61Y19         LUT4 (Prop_lut4_I0_O)        0.124    14.076 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.730    14.807    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X62Y18         LUT5 (Prop_lut5_I2_O)        0.124    14.931 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           0.924    15.854    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.116    15.970 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.469    16.440    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.328    16.768 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          0.999    17.767    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/q_reg[6][7]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.703    18.683    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.530    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -17.767    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.511ns  (logic 3.583ns (19.356%)  route 14.928ns (80.644%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=6 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.793    -0.747    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X47Y21         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=4, routed)           1.158     0.868    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[2]
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.992 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3/O
                         net (fo=1, routed)           0.665     1.657    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.124     1.781 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_2/O
                         net (fo=2, routed)           0.621     2.402    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[2]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.124     2.526 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[26]_i_1__8/O
                         net (fo=8, routed)           0.536     3.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_15
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124     3.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__7/O
                         net (fo=4, routed)           0.517     3.703    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[26]
    SLICE_X39Y36         LUT4 (Prop_lut4_I0_O)        0.124     3.827 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__58/O
                         net (fo=2, routed)           0.512     4.339    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_0[26]
    SLICE_X38Y37         LUT4 (Prop_lut4_I2_O)        0.124     4.463 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2/O
                         net (fo=1, routed)           0.665     5.128    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.252 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_11__5/O
                         net (fo=1, routed)           0.738     5.990    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[28]
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.114 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.591     6.705    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X33Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.829 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.455     7.284    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.119     7.403 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.792     8.194    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.332     8.526 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.416     8.943    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.067 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.558     9.625    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.749 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.467    10.216    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X37Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.340 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.392    10.732    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.856 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.458    11.314    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.124    11.438 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.299    12.737    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.861 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.522    13.384    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X61Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.508 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.445    13.952    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X61Y19         LUT4 (Prop_lut4_I0_O)        0.124    14.076 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.730    14.807    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X62Y18         LUT5 (Prop_lut5_I2_O)        0.124    14.931 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           0.924    15.854    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.116    15.970 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.469    16.440    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.328    16.768 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          0.997    17.764    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/q_reg[6][5]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.703    18.683    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.530    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -17.764    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.565ns  (logic 4.377ns (23.576%)  route 14.188ns (76.424%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.820    15.789    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.348    16.137 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_28__1/O
                         net (fo=1, routed)           0.639    16.776    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[4]_1
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.124    16.900 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_5__6/O
                         net (fo=8, routed)           0.934    17.834    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/ADDRARDADDR[4]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.621    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.834    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.565ns  (logic 4.377ns (23.576%)  route 14.188ns (76.424%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.820    15.789    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.348    16.137 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_28__1/O
                         net (fo=1, routed)           0.639    16.776    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[4]_1
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.124    16.900 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_5__6/O
                         net (fo=8, routed)           0.934    17.834    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/ADDRARDADDR[4]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.621    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.834    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.605ns  (logic 4.249ns (22.838%)  route 14.356ns (77.162%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=14)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT5 (Prop_lut5_I1_O)        0.124    14.941 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.646    15.587    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X15Y18         LUT5 (Prop_lut5_I1_O)        0.124    15.711 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.422    16.133    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.257 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.666    16.923    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X9Y16          LUT4 (Prop_lut4_I3_O)        0.124    17.047 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.827    17.874    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.083    19.194    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.662    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -17.874    
  -------------------------------------------------------------------
                         slack                                  0.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_byte_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/HWDATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.241%)  route 0.327ns (63.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.571    -0.593    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X36Y51         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_byte_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_byte_data_reg[1]/Q
                         net (fo=3, routed)           0.199    -0.253    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/write_byte[1]
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.045    -0.208 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWDATA[25]_i_1/O
                         net (fo=2, routed)           0.128    -0.080    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/reg_address_reg[0]_5
    SLICE_X32Y49         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/HWDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.913    -0.760    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/clk_out1
    SLICE_X32Y49         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/HWDATA_reg[9]/C
                         clock pessimism              0.504    -0.256    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.070    -0.186    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/HWDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.954%)  route 0.274ns (66.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.637    -0.527    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X9Y14          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/Q
                         net (fo=7, routed)           0.274    -0.111    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A2
    SLICE_X10Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.914    -0.759    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X10Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.488    
    SLICE_X10Y11         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.234    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.954%)  route 0.274ns (66.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.637    -0.527    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X9Y14          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/Q
                         net (fo=7, routed)           0.274    -0.111    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A2
    SLICE_X10Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.914    -0.759    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X10Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.488    
    SLICE_X10Y11         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.234    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.715%)  route 0.229ns (58.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.599    -0.565    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X78Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__0/Q
                         net (fo=17, routed)          0.229    -0.172    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[1]
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.275    -0.483    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.300    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debouncer/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.571    -0.593    debouncer/clk_out1
    SLICE_X32Y55         FDRE                                         r  debouncer/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  debouncer/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.398    debouncer/shift_pb1[3]
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.045    -0.353 r  debouncer/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    debouncer/pbtn_db[1]_i_1_n_0
    SLICE_X33Y55         FDRE                                         r  debouncer/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.842    -0.831    debouncer/clk_out1
    SLICE_X33Y55         FDRE                                         r  debouncer/pbtn_db_reg[1]/C
                         clock pessimism              0.251    -0.580    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.091    -0.489    debouncer/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.690%)  route 0.239ns (59.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.599    -0.565    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X78Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/Q
                         net (fo=17, routed)          0.239    -0.162    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[2]
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.275    -0.483    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.300    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.690%)  route 0.239ns (59.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.599    -0.565    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X78Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/Q
                         net (fo=17, routed)          0.239    -0.162    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[4]
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.275    -0.483    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.300    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_pc_atomic_disqualify_d/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.628    -0.536    mfp_sys/top/cpu/core/cpz/cpz_pc/_pc_atomic_disqualify_d/clk_out1
    SLICE_X29Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_pc_atomic_disqualify_d/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.395 f  mfp_sys/top/cpu/core/cpz/cpz_pc/_pc_atomic_disqualify_d/q_reg[0]/Q
                         net (fo=1, routed)           0.057    -0.337    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/pc_atomic_disqualify_d
    SLICE_X28Y21         LUT4 (Prop_lut4_I1_O)        0.045    -0.292 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[37]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/pc_cnt1_evt[1]
    SLICE_X28Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.901    -0.772    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X28Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[37]/C
                         clock pessimism              0.250    -0.523    
    SLICE_X28Y21         FDRE (Hold_fdre_C_D)         0.092    -0.431    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[37]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.659    -0.505    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/clk_out1
    SLICE_X7Y27          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.277    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_5[1]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[17]_i_1__60/O
                         net (fo=1, routed)           0.000    -0.232    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[17]
    SLICE_X6Y27          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.933    -0.740    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X6Y27          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/C
                         clock pessimism              0.249    -0.492    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.120    -0.372    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.628    -0.536    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X71Y32         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[17]/Q
                         net (fo=1, routed)           0.087    -0.308    mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q_reg[31]_2[17]
    SLICE_X70Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.263 r  mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q[17]_i_1__49/O
                         net (fo=1, routed)           0.000    -0.263    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/D[17]
    SLICE_X70Y32         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.902    -0.771    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X70Y32         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[17]/C
                         clock pessimism              0.249    -0.523    
    SLICE_X70Y32         FDRE (Hold_fdre_C_D)         0.120    -0.403    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y5      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y6      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y22     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y23     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y18     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y6      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y7      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[1]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[1]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[2]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[2]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[5]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[5]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[6]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[6]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[7]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[7]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 3.416ns (38.760%)  route 5.397ns (61.240%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.603     3.191    rojobot_2/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.341 r  rojobot_2/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.481     4.821    rojobot_2/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.356     5.177 r  rojobot_2/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.376     6.553    rojobot_2/BOTREGIF/kcpsm6_rom[0]
    SLICE_X47Y58         LUT6 (Prop_lut6_I4_O)        0.332     6.885 r  rojobot_2/BOTREGIF/DataOut[3]_i_2/O
                         net (fo=1, routed)           0.938     7.823    rojobot_2/BOTCPU/BotInfo_int_reg[3]
    SLICE_X47Y60         LUT4 (Prop_lut4_I2_O)        0.124     7.947 r  rojobot_2/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     7.947    rojobot_2/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X47Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X47Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X47Y60         FDRE (Setup_fdre_C_D)        0.029    12.263    rojobot_2/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/LocX_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 3.295ns (38.847%)  route 5.187ns (61.153%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 11.825 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 f  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 f  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.327     6.994 r  rojobot_2/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.622     7.616    rojobot_2/BOTREGIF/write_strobe_flop_3[0]
    SLICE_X49Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.512    11.825    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_int_reg[0]/C
                         clock pessimism              0.487    12.313    
                         clock uncertainty           -0.078    12.235    
    SLICE_X49Y58         FDCE (Setup_fdce_C_CE)      -0.205    12.030    rojobot_2/BOTREGIF/LocX_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/LocX_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 3.295ns (38.847%)  route 5.187ns (61.153%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 11.825 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 f  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 f  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.327     6.994 r  rojobot_2/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.622     7.616    rojobot_2/BOTREGIF/write_strobe_flop_3[0]
    SLICE_X49Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.512    11.825    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.487    12.313    
                         clock uncertainty           -0.078    12.235    
    SLICE_X49Y58         FDCE (Setup_fdce_C_CE)      -0.205    12.030    rojobot_2/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  4.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.927%)  route 0.131ns (48.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.567    -0.597    rojobot_1/BOTCPU/clk_out2
    SLICE_X31Y63         FDRE                                         r  rojobot_1/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  rojobot_1/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.131    -0.326    rojobot_1/BOTCPU/stack_ram_high/DIC0
    SLICE_X30Y62         RAMD32                                       r  rojobot_1/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.838    -0.835    rojobot_1/BOTCPU/stack_ram_high/WCLK
    SLICE_X30Y62         RAMD32                                       r  rojobot_1/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X30Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.437    rojobot_1/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMA/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    rojobot_1/BOTCPU/lower_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMB/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    rojobot_1/BOTCPU/lower_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    rojobot_1/BOTCPU/lower_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMC/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    rojobot_1/BOTCPU/lower_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMC_D1/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    rojobot_1/BOTCPU/lower_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMS32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMS32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMD/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X30Y63         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.361    rojobot_1/BOTCPU/lower_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMS32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMS32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMD_D1/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X30Y63         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.361    rojobot_1/BOTCPU/lower_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X61Y59         FDRE                                         r  rojobot_2/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.139    -0.319    rojobot_2/BOTCPU/stack_ram_high/DIC0
    SLICE_X60Y58         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.836    -0.837    rojobot_2/BOTCPU/stack_ram_high/WCLK
    SLICE_X60Y58         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.254    -0.583    
    SLICE_X60Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.439    rojobot_2/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y13     map1_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y13     map1_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y14     map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y14     map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y25     rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y23     rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y17   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X31Y61     rojobot_1/BOTCPU/address_loop[0].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X30Y61     rojobot_1/BOTCPU/address_loop[0].return_vector_flop/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y59     rojobot_2/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y59     rojobot_2/BOTCPU/lower_reg_banks/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y59     rojobot_2/BOTCPU/lower_reg_banks/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y59     rojobot_2/BOTCPU/lower_reg_banks/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y59     rojobot_2/BOTCPU/lower_reg_banks/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y59     rojobot_2/BOTCPU/lower_reg_banks/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y59     rojobot_2/BOTCPU/lower_reg_banks/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y59     rojobot_2/BOTCPU/lower_reg_banks/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y58     rojobot_2/BOTCPU/stack_ram_high/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y58     rojobot_2/BOTCPU/stack_ram_high/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y63     rojobot_1/BOTCPU/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y63     rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y63     rojobot_1/BOTCPU/lower_reg_banks/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y63     rojobot_1/BOTCPU/lower_reg_banks/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y63     rojobot_1/BOTCPU/lower_reg_banks/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y63     rojobot_1/BOTCPU/lower_reg_banks/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y63     rojobot_1/BOTCPU/lower_reg_banks/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y63     rojobot_1/BOTCPU/lower_reg_banks/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y62     rojobot_1/BOTCPU/stack_ram_high/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y62     rojobot_1/BOTCPU/stack_ram_high/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.645ns  (logic 4.377ns (23.476%)  route 14.268ns (76.524%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.760    15.729    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.348    16.077 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_22__4/O
                         net (fo=1, routed)           0.639    16.716    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[7]_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.124    16.840 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_2__6/O
                         net (fo=8, routed)           1.073    17.913    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/ADDRARDADDR[7]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.081    19.188    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.622    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.622    
                         arrival time                         -17.913    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.645ns  (logic 4.377ns (23.476%)  route 14.268ns (76.524%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.760    15.729    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.348    16.077 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_22__4/O
                         net (fo=1, routed)           0.639    16.716    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[7]_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.124    16.840 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_2__6/O
                         net (fo=8, routed)           1.073    17.913    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/ADDRARDADDR[7]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.081    19.188    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.622    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.622    
                         arrival time                         -17.913    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.624ns  (logic 4.377ns (23.502%)  route 14.247ns (76.498%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.740    15.709    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I2_O)        0.348    16.057 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_26__1/O
                         net (fo=1, routed)           0.637    16.694    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[5]_2
    SLICE_X9Y15          LUT5 (Prop_lut5_I2_O)        0.124    16.818 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_4__7/O
                         net (fo=8, routed)           1.074    17.892    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/ADDRARDADDR[5]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.081    19.188    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.622    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.622    
                         arrival time                         -17.892    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.624ns  (logic 4.377ns (23.502%)  route 14.247ns (76.498%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.740    15.709    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I2_O)        0.348    16.057 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_26__1/O
                         net (fo=1, routed)           0.637    16.694    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[5]_2
    SLICE_X9Y15          LUT5 (Prop_lut5_I2_O)        0.124    16.818 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_4__7/O
                         net (fo=8, routed)           1.074    17.892    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/ADDRARDADDR[5]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.081    19.188    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.622    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.622    
                         arrival time                         -17.892    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.631ns  (logic 4.249ns (22.806%)  route 14.382ns (77.194%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=14)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT5 (Prop_lut5_I1_O)        0.124    14.941 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.646    15.587    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X15Y18         LUT5 (Prop_lut5_I1_O)        0.124    15.711 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.422    16.133    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.257 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.710    16.967    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X9Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.091 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.809    17.899    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.081    19.188    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.656    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -17.899    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.513ns  (logic 3.583ns (19.354%)  route 14.930ns (80.646%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=6 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.793    -0.747    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X47Y21         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=4, routed)           1.158     0.868    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[2]
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.992 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3/O
                         net (fo=1, routed)           0.665     1.657    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.124     1.781 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_2/O
                         net (fo=2, routed)           0.621     2.402    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[2]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.124     2.526 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[26]_i_1__8/O
                         net (fo=8, routed)           0.536     3.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_15
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124     3.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__7/O
                         net (fo=4, routed)           0.517     3.703    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[26]
    SLICE_X39Y36         LUT4 (Prop_lut4_I0_O)        0.124     3.827 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__58/O
                         net (fo=2, routed)           0.512     4.339    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_0[26]
    SLICE_X38Y37         LUT4 (Prop_lut4_I2_O)        0.124     4.463 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2/O
                         net (fo=1, routed)           0.665     5.128    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.252 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_11__5/O
                         net (fo=1, routed)           0.738     5.990    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[28]
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.114 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.591     6.705    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X33Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.829 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.455     7.284    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.119     7.403 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.792     8.194    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.332     8.526 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.416     8.943    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.067 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.558     9.625    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.749 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.467    10.216    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X37Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.340 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.392    10.732    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.856 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.458    11.314    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.124    11.438 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.299    12.737    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.861 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.522    13.384    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X61Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.508 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.445    13.952    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X61Y19         LUT4 (Prop_lut4_I0_O)        0.124    14.076 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.730    14.807    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X62Y18         LUT5 (Prop_lut5_I2_O)        0.124    14.931 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           0.924    15.854    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.116    15.970 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.469    16.440    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.328    16.768 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          0.999    17.767    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/q_reg[6][7]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.703    18.683    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.081    19.097    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.531    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                         -17.767    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.511ns  (logic 3.583ns (19.356%)  route 14.928ns (80.644%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=6 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.793    -0.747    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X47Y21         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=4, routed)           1.158     0.868    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[2]
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.992 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3/O
                         net (fo=1, routed)           0.665     1.657    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.124     1.781 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_2/O
                         net (fo=2, routed)           0.621     2.402    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[2]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.124     2.526 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[26]_i_1__8/O
                         net (fo=8, routed)           0.536     3.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_15
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124     3.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__7/O
                         net (fo=4, routed)           0.517     3.703    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[26]
    SLICE_X39Y36         LUT4 (Prop_lut4_I0_O)        0.124     3.827 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__58/O
                         net (fo=2, routed)           0.512     4.339    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_0[26]
    SLICE_X38Y37         LUT4 (Prop_lut4_I2_O)        0.124     4.463 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2/O
                         net (fo=1, routed)           0.665     5.128    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.252 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_11__5/O
                         net (fo=1, routed)           0.738     5.990    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[28]
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.114 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.591     6.705    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X33Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.829 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.455     7.284    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.119     7.403 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.792     8.194    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.332     8.526 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.416     8.943    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.067 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.558     9.625    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.749 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.467    10.216    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X37Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.340 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.392    10.732    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.856 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.458    11.314    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.124    11.438 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.299    12.737    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.861 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.522    13.384    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X61Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.508 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.445    13.952    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X61Y19         LUT4 (Prop_lut4_I0_O)        0.124    14.076 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.730    14.807    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X62Y18         LUT5 (Prop_lut5_I2_O)        0.124    14.931 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           0.924    15.854    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.116    15.970 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.469    16.440    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.328    16.768 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          0.997    17.764    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/q_reg[6][5]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.703    18.683    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.081    19.097    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.531    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                         -17.764    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.565ns  (logic 4.377ns (23.576%)  route 14.188ns (76.424%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.820    15.789    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.348    16.137 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_28__1/O
                         net (fo=1, routed)           0.639    16.776    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[4]_1
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.124    16.900 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_5__6/O
                         net (fo=8, routed)           0.934    17.834    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/ADDRARDADDR[4]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.081    19.188    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.622    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.622    
                         arrival time                         -17.834    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.565ns  (logic 4.377ns (23.576%)  route 14.188ns (76.424%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.820    15.789    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.348    16.137 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_28__1/O
                         net (fo=1, routed)           0.639    16.776    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[4]_1
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.124    16.900 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_5__6/O
                         net (fo=8, routed)           0.934    17.834    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/ADDRARDADDR[4]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.081    19.188    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.622    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.622    
                         arrival time                         -17.834    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.605ns  (logic 4.249ns (22.838%)  route 14.356ns (77.162%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=14)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT5 (Prop_lut5_I1_O)        0.124    14.941 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.646    15.587    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X15Y18         LUT5 (Prop_lut5_I1_O)        0.124    15.711 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.422    16.133    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.257 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.666    16.923    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X9Y16          LUT4 (Prop_lut4_I3_O)        0.124    17.047 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.827    17.874    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.081    19.195    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.663    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -17.874    
  -------------------------------------------------------------------
                         slack                                  0.790    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_byte_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/HWDATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.241%)  route 0.327ns (63.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.571    -0.593    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X36Y51         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_byte_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_byte_data_reg[1]/Q
                         net (fo=3, routed)           0.199    -0.253    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/write_byte[1]
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.045    -0.208 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWDATA[25]_i_1/O
                         net (fo=2, routed)           0.128    -0.080    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/reg_address_reg[0]_5
    SLICE_X32Y49         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/HWDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.913    -0.760    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/clk_out1
    SLICE_X32Y49         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/HWDATA_reg[9]/C
                         clock pessimism              0.504    -0.256    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.070    -0.186    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/HWDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.954%)  route 0.274ns (66.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.637    -0.527    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X9Y14          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/Q
                         net (fo=7, routed)           0.274    -0.111    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A2
    SLICE_X10Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.914    -0.759    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X10Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.488    
    SLICE_X10Y11         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.234    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.954%)  route 0.274ns (66.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.637    -0.527    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X9Y14          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/Q
                         net (fo=7, routed)           0.274    -0.111    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A2
    SLICE_X10Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.914    -0.759    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X10Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.488    
    SLICE_X10Y11         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.234    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.715%)  route 0.229ns (58.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.599    -0.565    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X78Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__0/Q
                         net (fo=17, routed)          0.229    -0.172    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[1]
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.275    -0.483    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.300    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debouncer/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.571    -0.593    debouncer/clk_out1
    SLICE_X32Y55         FDRE                                         r  debouncer/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  debouncer/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.398    debouncer/shift_pb1[3]
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.045    -0.353 r  debouncer/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    debouncer/pbtn_db[1]_i_1_n_0
    SLICE_X33Y55         FDRE                                         r  debouncer/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.842    -0.831    debouncer/clk_out1
    SLICE_X33Y55         FDRE                                         r  debouncer/pbtn_db_reg[1]/C
                         clock pessimism              0.251    -0.580    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.091    -0.489    debouncer/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.690%)  route 0.239ns (59.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.599    -0.565    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X78Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/Q
                         net (fo=17, routed)          0.239    -0.162    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[2]
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.275    -0.483    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.300    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.690%)  route 0.239ns (59.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.599    -0.565    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X78Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/Q
                         net (fo=17, routed)          0.239    -0.162    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[4]
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.275    -0.483    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.300    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_pc_atomic_disqualify_d/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.628    -0.536    mfp_sys/top/cpu/core/cpz/cpz_pc/_pc_atomic_disqualify_d/clk_out1
    SLICE_X29Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_pc_atomic_disqualify_d/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.395 f  mfp_sys/top/cpu/core/cpz/cpz_pc/_pc_atomic_disqualify_d/q_reg[0]/Q
                         net (fo=1, routed)           0.057    -0.337    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/pc_atomic_disqualify_d
    SLICE_X28Y21         LUT4 (Prop_lut4_I1_O)        0.045    -0.292 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[37]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/pc_cnt1_evt[1]
    SLICE_X28Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.901    -0.772    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X28Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[37]/C
                         clock pessimism              0.250    -0.523    
    SLICE_X28Y21         FDRE (Hold_fdre_C_D)         0.092    -0.431    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[37]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.659    -0.505    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/clk_out1
    SLICE_X7Y27          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.277    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_5[1]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[17]_i_1__60/O
                         net (fo=1, routed)           0.000    -0.232    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[17]
    SLICE_X6Y27          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.933    -0.740    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X6Y27          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/C
                         clock pessimism              0.249    -0.492    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.120    -0.372    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.628    -0.536    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X71Y32         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[17]/Q
                         net (fo=1, routed)           0.087    -0.308    mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q_reg[31]_2[17]
    SLICE_X70Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.263 r  mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q[17]_i_1__49/O
                         net (fo=1, routed)           0.000    -0.263    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/D[17]
    SLICE_X70Y32         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.902    -0.771    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X70Y32         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[17]/C
                         clock pessimism              0.249    -0.523    
    SLICE_X70Y32         FDRE (Hold_fdre_C_D)         0.120    -0.403    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y5      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y6      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y12     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y13     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y22     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y23     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y18     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X3Y19     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y6      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y7      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y12     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X14Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X10Y11     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.076    12.235    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.828    rojobot_2/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         11.828    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[1]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.076    12.235    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.828    rojobot_2/BOTREGIF/Sensors_int_reg[1]
  -------------------------------------------------------------------
                         required time                         11.828    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[2]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.076    12.235    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.828    rojobot_2/BOTREGIF/Sensors_int_reg[2]
  -------------------------------------------------------------------
                         required time                         11.828    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.076    12.235    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.828    rojobot_2/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         11.828    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[5]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.076    12.235    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.828    rojobot_2/BOTREGIF/Sensors_int_reg[5]
  -------------------------------------------------------------------
                         required time                         11.828    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[6]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.076    12.235    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.828    rojobot_2/BOTREGIF/Sensors_int_reg[6]
  -------------------------------------------------------------------
                         required time                         11.828    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[7]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.076    12.235    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.828    rojobot_2/BOTREGIF/Sensors_int_reg[7]
  -------------------------------------------------------------------
                         required time                         11.828    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.317ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 3.416ns (38.760%)  route 5.397ns (61.240%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.603     3.191    rojobot_2/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.341 r  rojobot_2/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.481     4.821    rojobot_2/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.356     5.177 r  rojobot_2/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.376     6.553    rojobot_2/BOTREGIF/kcpsm6_rom[0]
    SLICE_X47Y58         LUT6 (Prop_lut6_I4_O)        0.332     6.885 r  rojobot_2/BOTREGIF/DataOut[3]_i_2/O
                         net (fo=1, routed)           0.938     7.823    rojobot_2/BOTCPU/BotInfo_int_reg[3]
    SLICE_X47Y60         LUT4 (Prop_lut4_I2_O)        0.124     7.947 r  rojobot_2/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     7.947    rojobot_2/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X47Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X47Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.076    12.235    
    SLICE_X47Y60         FDRE (Setup_fdre_C_D)        0.029    12.264    rojobot_2/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  4.317    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/LocX_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 3.295ns (38.847%)  route 5.187ns (61.153%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 11.825 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 f  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 f  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.327     6.994 r  rojobot_2/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.622     7.616    rojobot_2/BOTREGIF/write_strobe_flop_3[0]
    SLICE_X49Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.512    11.825    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_int_reg[0]/C
                         clock pessimism              0.487    12.313    
                         clock uncertainty           -0.076    12.236    
    SLICE_X49Y58         FDCE (Setup_fdce_C_CE)      -0.205    12.031    rojobot_2/BOTREGIF/LocX_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.031    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/LocX_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 3.295ns (38.847%)  route 5.187ns (61.153%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 11.825 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 f  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 f  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.327     6.994 r  rojobot_2/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.622     7.616    rojobot_2/BOTREGIF/write_strobe_flop_3[0]
    SLICE_X49Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.512    11.825    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.487    12.313    
                         clock uncertainty           -0.076    12.236    
    SLICE_X49Y58         FDCE (Setup_fdce_C_CE)      -0.205    12.031    rojobot_2/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.031    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  4.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.927%)  route 0.131ns (48.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.567    -0.597    rojobot_1/BOTCPU/clk_out2
    SLICE_X31Y63         FDRE                                         r  rojobot_1/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  rojobot_1/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.131    -0.326    rojobot_1/BOTCPU/stack_ram_high/DIC0
    SLICE_X30Y62         RAMD32                                       r  rojobot_1/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.838    -0.835    rojobot_1/BOTCPU/stack_ram_high/WCLK
    SLICE_X30Y62         RAMD32                                       r  rojobot_1/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.254    -0.581    
    SLICE_X30Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.437    rojobot_1/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMA/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    rojobot_1/BOTCPU/lower_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMB/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    rojobot_1/BOTCPU/lower_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    rojobot_1/BOTCPU/lower_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMC/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    rojobot_1/BOTCPU/lower_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMC_D1/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.361    rojobot_1/BOTCPU/lower_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMS32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMS32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMD/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X30Y63         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.361    rojobot_1/BOTCPU/lower_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMS32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMS32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMD_D1/CLK
                         clock pessimism              0.275    -0.561    
    SLICE_X30Y63         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.361    rojobot_1/BOTCPU/lower_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X61Y59         FDRE                                         r  rojobot_2/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.139    -0.319    rojobot_2/BOTCPU/stack_ram_high/DIC0
    SLICE_X60Y58         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.836    -0.837    rojobot_2/BOTCPU/stack_ram_high/WCLK
    SLICE_X60Y58         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.254    -0.583    
    SLICE_X60Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.439    rojobot_2/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y13     map1_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y13     map1_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y14     map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X0Y14     map1_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y25     rojobot_1/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X1Y23     rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y17   clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X31Y61     rojobot_1/BOTCPU/address_loop[0].pc_flop/C
Min Period        n/a     FDRE/C              n/a            1.000         13.333      12.333     SLICE_X30Y61     rojobot_1/BOTCPU/address_loop[0].return_vector_flop/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y59     rojobot_2/BOTCPU/lower_reg_banks/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y59     rojobot_2/BOTCPU/lower_reg_banks/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y59     rojobot_2/BOTCPU/lower_reg_banks/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y59     rojobot_2/BOTCPU/lower_reg_banks/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y59     rojobot_2/BOTCPU/lower_reg_banks/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y59     rojobot_2/BOTCPU/lower_reg_banks/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y59     rojobot_2/BOTCPU/lower_reg_banks/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y59     rojobot_2/BOTCPU/lower_reg_banks/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y58     rojobot_2/BOTCPU/stack_ram_high/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X60Y58     rojobot_2/BOTCPU/stack_ram_high/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y63     rojobot_1/BOTCPU/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y63     rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y63     rojobot_1/BOTCPU/lower_reg_banks/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y63     rojobot_1/BOTCPU/lower_reg_banks/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y63     rojobot_1/BOTCPU/lower_reg_banks/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y63     rojobot_1/BOTCPU/lower_reg_banks/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y63     rojobot_1/BOTCPU/lower_reg_banks/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y63     rojobot_1/BOTCPU/lower_reg_banks/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y62     rojobot_1/BOTCPU/stack_ram_high/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X30Y62     rojobot_1/BOTCPU/stack_ram_high/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        4.084ns  (logic 0.766ns (18.756%)  route 3.318ns (81.244%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 12.426 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.632    12.426    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y59         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.518    12.944 r  rojobot_2/BOTREGIF/LocY_reg[7]/Q
                         net (fo=12, routed)          2.525    15.469    debouncer/LocY_reg[7][7]
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.124    15.593 r  debouncer/DIGITS_d[59]_i_5/O
                         net (fo=1, routed)           0.793    16.386    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/in_progress_reg_0
    SLICE_X37Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.510 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[59]_i_2/O
                         net (fo=1, routed)           0.000    16.510    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][29]
    SLICE_X37Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.518    18.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X37Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[59]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.203    18.690    
    SLICE_X37Y57         FDRE (Setup_fdre_C_D)        0.029    18.719    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[59]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                         -16.510    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.956ns  (logic 0.704ns (17.795%)  route 3.252ns (82.205%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 18.497 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.456    12.884 r  rojobot_2/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=13, routed)          2.632    15.515    rojobot_2/BOTREGIF/Q[0]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  rojobot_2/BOTREGIF/DIGITS_d[49]_i_2/O
                         net (fo=1, routed)           0.620    16.260    debouncer/BotInfo_reg[0]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.124    16.384 r  debouncer/DIGITS_d[49]_i_1/O
                         net (fo=1, routed)           0.000    16.384    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][26]
    SLICE_X39Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.517    18.497    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X39Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/C
                         clock pessimism              0.395    18.892    
                         clock uncertainty           -0.203    18.689    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.031    18.720    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                         -16.384    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.888ns  (logic 0.704ns (18.109%)  route 3.184ns (81.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.456    12.884 r  rojobot_2/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=13, routed)          2.389    15.272    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/BotInfo_reg[0][0]
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.396 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[42]_i_3/O
                         net (fo=1, routed)           0.795    16.191    debouncer/BotInfo_reg[0]_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.315 r  debouncer/DIGITS_d[42]_i_1/O
                         net (fo=1, routed)           0.000    16.315    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14]
    SLICE_X43Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X43Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.203    18.687    
    SLICE_X43Y55         FDRE (Setup_fdre_C_D)        0.029    18.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]
  -------------------------------------------------------------------
                         required time                         18.716    
                         arrival time                         -16.315    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.244%)  route 3.155ns (81.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 18.494 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.456    12.884 r  rojobot_2/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=9, routed)           2.179    15.063    debouncer/BotInfo_reg[7][2]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.124    15.187 r  debouncer/DIGITS_d[2]_i_2/O
                         net (fo=1, routed)           0.976    16.162    debouncer/DIGITS_d[2]_i_2_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124    16.286 r  debouncer/DIGITS_d[2]_i_1/O
                         net (fo=1, routed)           0.000    16.286    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][2]
    SLICE_X42Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.514    18.494    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X42Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[2]/C
                         clock pessimism              0.395    18.889    
                         clock uncertainty           -0.203    18.686    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.081    18.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[2]
  -------------------------------------------------------------------
                         required time                         18.767    
                         arrival time                         -16.286    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.689ns  (logic 0.842ns (22.822%)  route 2.847ns (77.178%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.419    12.847 r  rojobot_2/BOTREGIF/LocX_reg[5]/Q
                         net (fo=10, routed)          2.211    15.057    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/LocX_reg[5][0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.299    15.356 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[41]_i_2/O
                         net (fo=1, routed)           0.637    15.993    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWDATA_reg[21]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    16.117 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[41]_i_1/O
                         net (fo=1, routed)           0.000    16.117    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][23]
    SLICE_X40Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.518    18.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X40Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.203    18.690    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)        0.031    18.721    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                         -16.117    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.721ns  (logic 0.766ns (20.585%)  route 2.955ns (79.415%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 12.426 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.632    12.426    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y59         FDCE                                         r  rojobot_2/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.518    12.944 r  rojobot_2/BOTREGIF/LocX_reg[7]/Q
                         net (fo=12, routed)          2.142    15.086    debouncer/Q[7]
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.124    15.210 r  debouncer/DIGITS_d[43]_i_2/O
                         net (fo=1, routed)           0.813    16.023    debouncer/DIGITS_d[43]_i_2_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.124    16.147 r  debouncer/DIGITS_d[43]_i_1/O
                         net (fo=1, routed)           0.000    16.147    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][24]
    SLICE_X38Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.518    18.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X38Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[43]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.203    18.690    
    SLICE_X38Y56         FDRE (Setup_fdre_C_D)        0.077    18.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[43]
  -------------------------------------------------------------------
                         required time                         18.767    
                         arrival time                         -16.147    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.701ns  (logic 0.766ns (20.695%)  route 2.935ns (79.305%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 12.427 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.633    12.427    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.518    12.945 r  rojobot_2/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=12, routed)          2.084    15.029    rojobot_2/BOTREGIF/Q[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.153 f  rojobot_2/BOTREGIF/DIGITS_d[50]_i_3/O
                         net (fo=1, routed)           0.851    16.004    debouncer/BotInfo_reg[1]_1
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.128 r  debouncer/DIGITS_d[50]_i_1/O
                         net (fo=1, routed)           0.000    16.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[12]_0
    SLICE_X38Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.518    18.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X38Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.203    18.690    
    SLICE_X38Y55         FDRE (Setup_fdre_C_D)        0.081    18.771    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]
  -------------------------------------------------------------------
                         required time                         18.771    
                         arrival time                         -16.128    
  -------------------------------------------------------------------
                         slack                                  2.643    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.601ns  (logic 0.715ns (19.858%)  route 2.886ns (80.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 18.497 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X44Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.419    12.847 r  rojobot_2/BOTREGIF/LocY_reg[3]/Q
                         net (fo=15, routed)          2.886    15.732    debouncer/LocY_reg[7][3]
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.296    16.028 r  debouncer/DIGITS_d[3]_i_1/O
                         net (fo=1, routed)           0.000    16.028    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][3]
    SLICE_X41Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.517    18.497    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X41Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/C
                         clock pessimism              0.395    18.892    
                         clock uncertainty           -0.203    18.689    
    SLICE_X41Y57         FDRE (Setup_fdre_C_D)        0.032    18.721    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                         -16.028    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.594ns  (logic 0.766ns (21.316%)  route 2.828ns (78.684%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 18.497 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 12.427 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.633    12.427    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.518    12.945 r  rojobot_2/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=6, routed)           2.009    14.953    rojobot_2/BOTREGIF/Q[6]
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.124    15.077 r  rojobot_2/BOTREGIF/DIGITS_d[35]_i_3/O
                         net (fo=1, routed)           0.819    15.896    debouncer/swtch_db_reg[13]_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.020 r  debouncer/DIGITS_d[35]_i_1/O
                         net (fo=1, routed)           0.000    16.020    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][20]
    SLICE_X40Y58         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.517    18.497    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X40Y58         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/C
                         clock pessimism              0.395    18.892    
                         clock uncertainty           -0.203    18.689    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)        0.029    18.718    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]
  -------------------------------------------------------------------
                         required time                         18.718    
                         arrival time                         -16.020    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.513ns  (logic 0.704ns (20.040%)  route 2.809ns (79.960%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.456    12.884 r  rojobot_2/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=13, routed)          2.025    14.909    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/BotInfo_reg[0][0]
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.033 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[40]_i_2/O
                         net (fo=1, routed)           0.784    15.817    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.941 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[40]_i_1/O
                         net (fo=1, routed)           0.000    15.941    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][22]
    SLICE_X40Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.518    18.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X40Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[40]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.203    18.690    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)        0.029    18.719    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[40]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                         -15.941    
  -------------------------------------------------------------------
                         slack                                  2.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.231ns (32.468%)  route 0.480ns (67.532%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.566    -0.598    rojobot_1/BOTREGIF/clk_out2
    SLICE_X45Y60         FDCE                                         r  rojobot_1/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  rojobot_1/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.194    -0.263    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[15]
    SLICE_X46Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.218 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_2/O
                         net (fo=1, routed)           0.286     0.068    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_2_n_0
    SLICE_X48Y55         LUT4 (Prop_lut4_I3_O)        0.045     0.113 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.113    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/D[15]
    SLICE_X48Y55         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.837    -0.836    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X48Y55         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.203    -0.076    
    SLICE_X48Y55         FDCE (Hold_fdce_C_D)         0.092     0.016    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.291ns (39.863%)  route 0.439ns (60.137%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.565    -0.599    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y58         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.148    -0.451 r  rojobot_2/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=2, routed)           0.157    -0.294    debouncer/Sensors_reg[7][0]
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.098    -0.196 r  debouncer/DIGITS_d[16]_i_2/O
                         net (fo=1, routed)           0.282     0.086    debouncer/DIGITS_d[16]_i_2_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.045     0.131 r  debouncer/DIGITS_d[16]_i_1/O
                         net (fo=1, routed)           0.000     0.131    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][9]
    SLICE_X40Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.839    -0.834    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X40Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[16]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.203    -0.074    
    SLICE_X40Y57         FDRE (Hold_fdre_C_D)         0.092     0.018    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.443%)  route 0.575ns (75.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.565    -0.599    rojobot_2/BOTREGIF/clk_out2
    SLICE_X47Y59         FDCE                                         r  rojobot_2/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  rojobot_2/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           0.575     0.117    rojobot_2/BOTREGIF/upd_sysregs
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.045     0.162 r  rojobot_2/BOTREGIF/IO_BotUpdt_Sync_2_i_1/O
                         net (fo=1, routed)           0.000     0.162    rojobot_2_n_0
    SLICE_X44Y59         FDRE                                         r  IO_BotUpdt_Sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.837    -0.836    clk_out
    SLICE_X44Y59         FDRE                                         r  IO_BotUpdt_Sync_2_reg/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.203    -0.076    
    SLICE_X44Y59         FDRE (Hold_fdre_C_D)         0.091     0.015    IO_BotUpdt_Sync_2_reg
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.209ns (27.061%)  route 0.563ns (72.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.564    -0.600    rojobot_1/BOTREGIF/clk_out2
    SLICE_X38Y65         FDCE                                         r  rojobot_1/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  rojobot_1/BOTREGIF/LocY_reg[3]/Q
                         net (fo=13, routed)          0.563     0.127    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[27]
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.172 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000     0.172    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/D[27]
    SLICE_X40Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.835    -0.838    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X40Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.203    -0.078    
    SLICE_X40Y64         FDCE (Hold_fdce_C_D)         0.092     0.014    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.226ns (29.483%)  route 0.541ns (70.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.567    -0.597    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  rojobot_2/BOTREGIF/LocY_reg[5]/Q
                         net (fo=11, routed)          0.541     0.071    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7][5]
    SLICE_X45Y64         LUT6 (Prop_lut6_I1_O)        0.098     0.169 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000     0.169    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/D[29]
    SLICE_X45Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.833    -0.840    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.203    -0.080    
    SLICE_X45Y64         FDCE (Hold_fdce_C_D)         0.091     0.011    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.169%)  route 0.590ns (73.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.565    -0.599    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y59         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  rojobot_2/BOTREGIF/LocY_reg[7]/Q
                         net (fo=12, routed)          0.590     0.154    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7][7]
    SLICE_X42Y63         LUT6 (Prop_lut6_I1_O)        0.045     0.199 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.199    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/D[31]
    SLICE_X42Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.833    -0.840    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X42Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.203    -0.080    
    SLICE_X42Y63         FDCE (Hold_fdce_C_D)         0.121     0.041    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.005%)  route 0.589ns (75.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.567    -0.597    rojobot_2/BOTREGIF/clk_out2
    SLICE_X44Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  rojobot_2/BOTREGIF/LocY_reg[1]/Q
                         net (fo=17, routed)          0.589     0.133    debouncer/LocY_reg[7][1]
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.045     0.178 r  debouncer/DIGITS_d[49]_i_1/O
                         net (fo=1, routed)           0.000     0.178    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][26]
    SLICE_X39Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.839    -0.834    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X39Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.203    -0.074    
    SLICE_X39Y57         FDRE (Hold_fdre_C_D)         0.092     0.018    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.226ns (28.116%)  route 0.578ns (71.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.567    -0.597    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  rojobot_2/BOTREGIF/LocX_reg[6]/Q
                         net (fo=12, routed)          0.578     0.109    debouncer/Q[6]
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.098     0.207 r  debouncer/DIGITS_d[26]_i_1/O
                         net (fo=1, routed)           0.000     0.207    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][15]
    SLICE_X42Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.838    -0.835    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X42Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[26]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.203    -0.075    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.121     0.046    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.894%)  route 0.592ns (76.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.568    -0.596    rojobot_1/BOTREGIF/clk_out2
    SLICE_X37Y61         FDCE                                         r  rojobot_1/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  rojobot_1/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           0.592     0.137    rojobot_1/BOTREGIF/IO_BotUpdt_Sync_reg
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.045     0.182 r  rojobot_1/BOTREGIF/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000     0.182    rojobot_1_n_76
    SLICE_X40Y61         FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.838    -0.835    clk_out
    SLICE_X40Y61         FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.203    -0.075    
    SLICE_X40Y61         FDRE (Hold_fdre_C_D)         0.091     0.016    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.667%)  route 0.575ns (73.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.565    -0.599    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  rojobot_2/BOTREGIF/LocX_reg[3]/Q
                         net (fo=16, routed)          0.575     0.139    debouncer/Q[3]
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.184 r  debouncer/DIGITS_d[35]_i_1/O
                         net (fo=1, routed)           0.000     0.184    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][20]
    SLICE_X40Y58         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.839    -0.834    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X40Y58         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.203    -0.074    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.091     0.017    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.645ns  (logic 4.377ns (23.476%)  route 14.268ns (76.524%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.760    15.729    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.348    16.077 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_22__4/O
                         net (fo=1, routed)           0.639    16.716    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[7]_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.124    16.840 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_2__6/O
                         net (fo=8, routed)           1.073    17.913    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/ADDRARDADDR[7]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.621    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.913    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.645ns  (logic 4.377ns (23.476%)  route 14.268ns (76.524%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.760    15.729    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.348    16.077 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_22__4/O
                         net (fo=1, routed)           0.639    16.716    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[7]_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.124    16.840 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_2__6/O
                         net (fo=8, routed)           1.073    17.913    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/ADDRARDADDR[7]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.621    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.913    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.624ns  (logic 4.377ns (23.502%)  route 14.247ns (76.498%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.740    15.709    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I2_O)        0.348    16.057 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_26__1/O
                         net (fo=1, routed)           0.637    16.694    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[5]_2
    SLICE_X9Y15          LUT5 (Prop_lut5_I2_O)        0.124    16.818 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_4__7/O
                         net (fo=8, routed)           1.074    17.892    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/ADDRARDADDR[5]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.621    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.892    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.624ns  (logic 4.377ns (23.502%)  route 14.247ns (76.498%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.740    15.709    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I2_O)        0.348    16.057 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_26__1/O
                         net (fo=1, routed)           0.637    16.694    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[5]_2
    SLICE_X9Y15          LUT5 (Prop_lut5_I2_O)        0.124    16.818 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_4__7/O
                         net (fo=8, routed)           1.074    17.892    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/ADDRARDADDR[5]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.621    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.892    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.631ns  (logic 4.249ns (22.806%)  route 14.382ns (77.194%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=14)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT5 (Prop_lut5_I1_O)        0.124    14.941 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.646    15.587    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X15Y18         LUT5 (Prop_lut5_I1_O)        0.124    15.711 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.422    16.133    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.257 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.710    16.967    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X9Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.091 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.809    17.899    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.655    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -17.899    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.513ns  (logic 3.583ns (19.354%)  route 14.930ns (80.646%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=6 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.793    -0.747    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X47Y21         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=4, routed)           1.158     0.868    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[2]
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.992 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3/O
                         net (fo=1, routed)           0.665     1.657    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.124     1.781 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_2/O
                         net (fo=2, routed)           0.621     2.402    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[2]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.124     2.526 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[26]_i_1__8/O
                         net (fo=8, routed)           0.536     3.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_15
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124     3.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__7/O
                         net (fo=4, routed)           0.517     3.703    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[26]
    SLICE_X39Y36         LUT4 (Prop_lut4_I0_O)        0.124     3.827 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__58/O
                         net (fo=2, routed)           0.512     4.339    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_0[26]
    SLICE_X38Y37         LUT4 (Prop_lut4_I2_O)        0.124     4.463 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2/O
                         net (fo=1, routed)           0.665     5.128    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.252 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_11__5/O
                         net (fo=1, routed)           0.738     5.990    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[28]
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.114 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.591     6.705    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X33Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.829 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.455     7.284    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.119     7.403 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.792     8.194    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.332     8.526 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.416     8.943    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.067 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.558     9.625    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.749 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.467    10.216    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X37Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.340 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.392    10.732    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.856 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.458    11.314    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.124    11.438 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.299    12.737    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.861 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.522    13.384    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X61Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.508 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.445    13.952    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X61Y19         LUT4 (Prop_lut4_I0_O)        0.124    14.076 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.730    14.807    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X62Y18         LUT5 (Prop_lut5_I2_O)        0.124    14.931 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           0.924    15.854    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.116    15.970 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.469    16.440    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.328    16.768 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          0.999    17.767    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/q_reg[6][7]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.703    18.683    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.530    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -17.767    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.511ns  (logic 3.583ns (19.356%)  route 14.928ns (80.644%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=6 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.793    -0.747    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X47Y21         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=4, routed)           1.158     0.868    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[2]
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.992 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3/O
                         net (fo=1, routed)           0.665     1.657    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.124     1.781 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_2/O
                         net (fo=2, routed)           0.621     2.402    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[2]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.124     2.526 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[26]_i_1__8/O
                         net (fo=8, routed)           0.536     3.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_15
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124     3.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__7/O
                         net (fo=4, routed)           0.517     3.703    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[26]
    SLICE_X39Y36         LUT4 (Prop_lut4_I0_O)        0.124     3.827 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__58/O
                         net (fo=2, routed)           0.512     4.339    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_0[26]
    SLICE_X38Y37         LUT4 (Prop_lut4_I2_O)        0.124     4.463 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2/O
                         net (fo=1, routed)           0.665     5.128    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.252 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_11__5/O
                         net (fo=1, routed)           0.738     5.990    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[28]
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.114 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.591     6.705    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X33Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.829 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.455     7.284    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.119     7.403 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.792     8.194    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.332     8.526 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.416     8.943    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.067 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.558     9.625    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.749 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.467    10.216    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X37Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.340 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.392    10.732    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.856 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.458    11.314    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.124    11.438 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.299    12.737    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.861 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.522    13.384    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X61Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.508 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.445    13.952    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X61Y19         LUT4 (Prop_lut4_I0_O)        0.124    14.076 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.730    14.807    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X62Y18         LUT5 (Prop_lut5_I2_O)        0.124    14.931 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           0.924    15.854    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.116    15.970 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.469    16.440    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.328    16.768 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          0.997    17.764    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/q_reg[6][5]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.703    18.683    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.530    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -17.764    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.565ns  (logic 4.377ns (23.576%)  route 14.188ns (76.424%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.820    15.789    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.348    16.137 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_28__1/O
                         net (fo=1, routed)           0.639    16.776    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[4]_1
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.124    16.900 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_5__6/O
                         net (fo=8, routed)           0.934    17.834    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/ADDRARDADDR[4]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.621    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.834    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.565ns  (logic 4.377ns (23.576%)  route 14.188ns (76.424%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.820    15.789    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.348    16.137 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_28__1/O
                         net (fo=1, routed)           0.639    16.776    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[4]_1
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.124    16.900 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_5__6/O
                         net (fo=8, routed)           0.934    17.834    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/ADDRARDADDR[4]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.621    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.834    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.605ns  (logic 4.249ns (22.838%)  route 14.356ns (77.162%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=14)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT5 (Prop_lut5_I1_O)        0.124    14.941 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.646    15.587    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X15Y18         LUT5 (Prop_lut5_I1_O)        0.124    15.711 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.422    16.133    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.257 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.666    16.923    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X9Y16          LUT4 (Prop_lut4_I3_O)        0.124    17.047 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.827    17.874    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.083    19.194    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.662    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -17.874    
  -------------------------------------------------------------------
                         slack                                  0.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_byte_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/HWDATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.241%)  route 0.327ns (63.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.571    -0.593    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X36Y51         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_byte_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_byte_data_reg[1]/Q
                         net (fo=3, routed)           0.199    -0.253    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/write_byte[1]
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.045    -0.208 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWDATA[25]_i_1/O
                         net (fo=2, routed)           0.128    -0.080    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/reg_address_reg[0]_5
    SLICE_X32Y49         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/HWDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.913    -0.760    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/clk_out1
    SLICE_X32Y49         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/HWDATA_reg[9]/C
                         clock pessimism              0.504    -0.256    
                         clock uncertainty            0.083    -0.173    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.070    -0.103    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/HWDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.954%)  route 0.274ns (66.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.637    -0.527    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X9Y14          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/Q
                         net (fo=7, routed)           0.274    -0.111    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A2
    SLICE_X10Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.914    -0.759    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X10Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.083    -0.405    
    SLICE_X10Y11         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.151    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.954%)  route 0.274ns (66.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.637    -0.527    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X9Y14          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/Q
                         net (fo=7, routed)           0.274    -0.111    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A2
    SLICE_X10Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.914    -0.759    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X10Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.083    -0.405    
    SLICE_X10Y11         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.151    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.715%)  route 0.229ns (58.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.599    -0.565    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X78Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__0/Q
                         net (fo=17, routed)          0.229    -0.172    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[1]
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.275    -0.483    
                         clock uncertainty            0.083    -0.400    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.217    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debouncer/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.571    -0.593    debouncer/clk_out1
    SLICE_X32Y55         FDRE                                         r  debouncer/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  debouncer/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.398    debouncer/shift_pb1[3]
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.045    -0.353 r  debouncer/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    debouncer/pbtn_db[1]_i_1_n_0
    SLICE_X33Y55         FDRE                                         r  debouncer/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.842    -0.831    debouncer/clk_out1
    SLICE_X33Y55         FDRE                                         r  debouncer/pbtn_db_reg[1]/C
                         clock pessimism              0.251    -0.580    
                         clock uncertainty            0.083    -0.497    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.091    -0.406    debouncer/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.690%)  route 0.239ns (59.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.599    -0.565    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X78Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/Q
                         net (fo=17, routed)          0.239    -0.162    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[2]
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.275    -0.483    
                         clock uncertainty            0.083    -0.400    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.217    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.690%)  route 0.239ns (59.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.599    -0.565    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X78Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/Q
                         net (fo=17, routed)          0.239    -0.162    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[4]
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.275    -0.483    
                         clock uncertainty            0.083    -0.400    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.217    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_pc_atomic_disqualify_d/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.628    -0.536    mfp_sys/top/cpu/core/cpz/cpz_pc/_pc_atomic_disqualify_d/clk_out1
    SLICE_X29Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_pc_atomic_disqualify_d/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.395 f  mfp_sys/top/cpu/core/cpz/cpz_pc/_pc_atomic_disqualify_d/q_reg[0]/Q
                         net (fo=1, routed)           0.057    -0.337    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/pc_atomic_disqualify_d
    SLICE_X28Y21         LUT4 (Prop_lut4_I1_O)        0.045    -0.292 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[37]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/pc_cnt1_evt[1]
    SLICE_X28Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.901    -0.772    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X28Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[37]/C
                         clock pessimism              0.250    -0.523    
                         clock uncertainty            0.083    -0.440    
    SLICE_X28Y21         FDRE (Hold_fdre_C_D)         0.092    -0.348    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[37]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.659    -0.505    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/clk_out1
    SLICE_X7Y27          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.277    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_5[1]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[17]_i_1__60/O
                         net (fo=1, routed)           0.000    -0.232    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[17]
    SLICE_X6Y27          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.933    -0.740    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X6Y27          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/C
                         clock pessimism              0.249    -0.492    
                         clock uncertainty            0.083    -0.409    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.120    -0.289    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.628    -0.536    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X71Y32         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[17]/Q
                         net (fo=1, routed)           0.087    -0.308    mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q_reg[31]_2[17]
    SLICE_X70Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.263 r  mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q[17]_i_1__49/O
                         net (fo=1, routed)           0.000    -0.263    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/D[17]
    SLICE_X70Y32         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.902    -0.771    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X70Y32         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[17]/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.083    -0.440    
    SLICE_X70Y32         FDRE (Hold_fdre_C_D)         0.120    -0.320    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        4.084ns  (logic 0.766ns (18.756%)  route 3.318ns (81.244%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 12.426 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.632    12.426    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y59         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.518    12.944 r  rojobot_2/BOTREGIF/LocY_reg[7]/Q
                         net (fo=12, routed)          2.525    15.469    debouncer/LocY_reg[7][7]
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.124    15.593 r  debouncer/DIGITS_d[59]_i_5/O
                         net (fo=1, routed)           0.793    16.386    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/in_progress_reg_0
    SLICE_X37Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.510 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[59]_i_2/O
                         net (fo=1, routed)           0.000    16.510    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][29]
    SLICE_X37Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.518    18.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X37Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[59]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.203    18.690    
    SLICE_X37Y57         FDRE (Setup_fdre_C_D)        0.029    18.719    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[59]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                         -16.510    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.336ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.956ns  (logic 0.704ns (17.795%)  route 3.252ns (82.205%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 18.497 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.456    12.884 r  rojobot_2/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=13, routed)          2.632    15.515    rojobot_2/BOTREGIF/Q[0]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  rojobot_2/BOTREGIF/DIGITS_d[49]_i_2/O
                         net (fo=1, routed)           0.620    16.260    debouncer/BotInfo_reg[0]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.124    16.384 r  debouncer/DIGITS_d[49]_i_1/O
                         net (fo=1, routed)           0.000    16.384    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][26]
    SLICE_X39Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.517    18.497    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X39Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/C
                         clock pessimism              0.395    18.892    
                         clock uncertainty           -0.203    18.689    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.031    18.720    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                         -16.384    
  -------------------------------------------------------------------
                         slack                                  2.336    

Slack (MET) :             2.401ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.888ns  (logic 0.704ns (18.109%)  route 3.184ns (81.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.456    12.884 r  rojobot_2/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=13, routed)          2.389    15.272    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/BotInfo_reg[0][0]
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.396 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[42]_i_3/O
                         net (fo=1, routed)           0.795    16.191    debouncer/BotInfo_reg[0]_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.315 r  debouncer/DIGITS_d[42]_i_1/O
                         net (fo=1, routed)           0.000    16.315    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14]
    SLICE_X43Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X43Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.203    18.687    
    SLICE_X43Y55         FDRE (Setup_fdre_C_D)        0.029    18.716    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]
  -------------------------------------------------------------------
                         required time                         18.716    
                         arrival time                         -16.315    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.244%)  route 3.155ns (81.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 18.494 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.456    12.884 r  rojobot_2/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=9, routed)           2.179    15.063    debouncer/BotInfo_reg[7][2]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.124    15.187 r  debouncer/DIGITS_d[2]_i_2/O
                         net (fo=1, routed)           0.976    16.162    debouncer/DIGITS_d[2]_i_2_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124    16.286 r  debouncer/DIGITS_d[2]_i_1/O
                         net (fo=1, routed)           0.000    16.286    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][2]
    SLICE_X42Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.514    18.494    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X42Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[2]/C
                         clock pessimism              0.395    18.889    
                         clock uncertainty           -0.203    18.686    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.081    18.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[2]
  -------------------------------------------------------------------
                         required time                         18.767    
                         arrival time                         -16.286    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.689ns  (logic 0.842ns (22.822%)  route 2.847ns (77.178%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.419    12.847 r  rojobot_2/BOTREGIF/LocX_reg[5]/Q
                         net (fo=10, routed)          2.211    15.057    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/LocX_reg[5][0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.299    15.356 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[41]_i_2/O
                         net (fo=1, routed)           0.637    15.993    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWDATA_reg[21]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    16.117 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[41]_i_1/O
                         net (fo=1, routed)           0.000    16.117    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][23]
    SLICE_X40Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.518    18.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X40Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.203    18.690    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)        0.031    18.721    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                         -16.117    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.721ns  (logic 0.766ns (20.585%)  route 2.955ns (79.415%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 12.426 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.632    12.426    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y59         FDCE                                         r  rojobot_2/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.518    12.944 r  rojobot_2/BOTREGIF/LocX_reg[7]/Q
                         net (fo=12, routed)          2.142    15.086    debouncer/Q[7]
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.124    15.210 r  debouncer/DIGITS_d[43]_i_2/O
                         net (fo=1, routed)           0.813    16.023    debouncer/DIGITS_d[43]_i_2_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.124    16.147 r  debouncer/DIGITS_d[43]_i_1/O
                         net (fo=1, routed)           0.000    16.147    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][24]
    SLICE_X38Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.518    18.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X38Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[43]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.203    18.690    
    SLICE_X38Y56         FDRE (Setup_fdre_C_D)        0.077    18.767    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[43]
  -------------------------------------------------------------------
                         required time                         18.767    
                         arrival time                         -16.147    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.643ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.701ns  (logic 0.766ns (20.695%)  route 2.935ns (79.305%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 12.427 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.633    12.427    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.518    12.945 r  rojobot_2/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=12, routed)          2.084    15.029    rojobot_2/BOTREGIF/Q[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.153 f  rojobot_2/BOTREGIF/DIGITS_d[50]_i_3/O
                         net (fo=1, routed)           0.851    16.004    debouncer/BotInfo_reg[1]_1
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.128 r  debouncer/DIGITS_d[50]_i_1/O
                         net (fo=1, routed)           0.000    16.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[12]_0
    SLICE_X38Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.518    18.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X38Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.203    18.690    
    SLICE_X38Y55         FDRE (Setup_fdre_C_D)        0.081    18.771    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]
  -------------------------------------------------------------------
                         required time                         18.771    
                         arrival time                         -16.128    
  -------------------------------------------------------------------
                         slack                                  2.643    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.601ns  (logic 0.715ns (19.858%)  route 2.886ns (80.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 18.497 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X44Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.419    12.847 r  rojobot_2/BOTREGIF/LocY_reg[3]/Q
                         net (fo=15, routed)          2.886    15.732    debouncer/LocY_reg[7][3]
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.296    16.028 r  debouncer/DIGITS_d[3]_i_1/O
                         net (fo=1, routed)           0.000    16.028    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][3]
    SLICE_X41Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.517    18.497    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X41Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/C
                         clock pessimism              0.395    18.892    
                         clock uncertainty           -0.203    18.689    
    SLICE_X41Y57         FDRE (Setup_fdre_C_D)        0.032    18.721    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                         -16.028    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.594ns  (logic 0.766ns (21.316%)  route 2.828ns (78.684%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 18.497 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 12.427 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.633    12.427    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.518    12.945 r  rojobot_2/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=6, routed)           2.009    14.953    rojobot_2/BOTREGIF/Q[6]
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.124    15.077 r  rojobot_2/BOTREGIF/DIGITS_d[35]_i_3/O
                         net (fo=1, routed)           0.819    15.896    debouncer/swtch_db_reg[13]_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.020 r  debouncer/DIGITS_d[35]_i_1/O
                         net (fo=1, routed)           0.000    16.020    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][20]
    SLICE_X40Y58         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.517    18.497    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X40Y58         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/C
                         clock pessimism              0.395    18.892    
                         clock uncertainty           -0.203    18.689    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)        0.029    18.718    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]
  -------------------------------------------------------------------
                         required time                         18.718    
                         arrival time                         -16.020    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.513ns  (logic 0.704ns (20.040%)  route 2.809ns (79.960%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.456    12.884 r  rojobot_2/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=13, routed)          2.025    14.909    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/BotInfo_reg[0][0]
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.033 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[40]_i_2/O
                         net (fo=1, routed)           0.784    15.817    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.941 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[40]_i_1/O
                         net (fo=1, routed)           0.000    15.941    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][22]
    SLICE_X40Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.518    18.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X40Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[40]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.203    18.690    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)        0.029    18.719    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[40]
  -------------------------------------------------------------------
                         required time                         18.719    
                         arrival time                         -15.941    
  -------------------------------------------------------------------
                         slack                                  2.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.231ns (32.468%)  route 0.480ns (67.532%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.566    -0.598    rojobot_1/BOTREGIF/clk_out2
    SLICE_X45Y60         FDCE                                         r  rojobot_1/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  rojobot_1/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.194    -0.263    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[15]
    SLICE_X46Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.218 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_2/O
                         net (fo=1, routed)           0.286     0.068    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_2_n_0
    SLICE_X48Y55         LUT4 (Prop_lut4_I3_O)        0.045     0.113 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.113    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/D[15]
    SLICE_X48Y55         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.837    -0.836    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X48Y55         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.203    -0.076    
    SLICE_X48Y55         FDCE (Hold_fdce_C_D)         0.092     0.016    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.291ns (39.863%)  route 0.439ns (60.137%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.565    -0.599    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y58         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.148    -0.451 r  rojobot_2/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=2, routed)           0.157    -0.294    debouncer/Sensors_reg[7][0]
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.098    -0.196 r  debouncer/DIGITS_d[16]_i_2/O
                         net (fo=1, routed)           0.282     0.086    debouncer/DIGITS_d[16]_i_2_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.045     0.131 r  debouncer/DIGITS_d[16]_i_1/O
                         net (fo=1, routed)           0.000     0.131    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][9]
    SLICE_X40Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.839    -0.834    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X40Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[16]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.203    -0.074    
    SLICE_X40Y57         FDRE (Hold_fdre_C_D)         0.092     0.018    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.443%)  route 0.575ns (75.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.565    -0.599    rojobot_2/BOTREGIF/clk_out2
    SLICE_X47Y59         FDCE                                         r  rojobot_2/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  rojobot_2/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           0.575     0.117    rojobot_2/BOTREGIF/upd_sysregs
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.045     0.162 r  rojobot_2/BOTREGIF/IO_BotUpdt_Sync_2_i_1/O
                         net (fo=1, routed)           0.000     0.162    rojobot_2_n_0
    SLICE_X44Y59         FDRE                                         r  IO_BotUpdt_Sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.837    -0.836    clk_out
    SLICE_X44Y59         FDRE                                         r  IO_BotUpdt_Sync_2_reg/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.203    -0.076    
    SLICE_X44Y59         FDRE (Hold_fdre_C_D)         0.091     0.015    IO_BotUpdt_Sync_2_reg
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.209ns (27.061%)  route 0.563ns (72.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.564    -0.600    rojobot_1/BOTREGIF/clk_out2
    SLICE_X38Y65         FDCE                                         r  rojobot_1/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  rojobot_1/BOTREGIF/LocY_reg[3]/Q
                         net (fo=13, routed)          0.563     0.127    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[27]
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.172 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000     0.172    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/D[27]
    SLICE_X40Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.835    -0.838    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X40Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.203    -0.078    
    SLICE_X40Y64         FDCE (Hold_fdce_C_D)         0.092     0.014    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.226ns (29.483%)  route 0.541ns (70.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.567    -0.597    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  rojobot_2/BOTREGIF/LocY_reg[5]/Q
                         net (fo=11, routed)          0.541     0.071    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7][5]
    SLICE_X45Y64         LUT6 (Prop_lut6_I1_O)        0.098     0.169 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000     0.169    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/D[29]
    SLICE_X45Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.833    -0.840    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.203    -0.080    
    SLICE_X45Y64         FDCE (Hold_fdce_C_D)         0.091     0.011    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.169%)  route 0.590ns (73.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.565    -0.599    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y59         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  rojobot_2/BOTREGIF/LocY_reg[7]/Q
                         net (fo=12, routed)          0.590     0.154    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7][7]
    SLICE_X42Y63         LUT6 (Prop_lut6_I1_O)        0.045     0.199 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.199    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/D[31]
    SLICE_X42Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.833    -0.840    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X42Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.203    -0.080    
    SLICE_X42Y63         FDCE (Hold_fdce_C_D)         0.121     0.041    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.005%)  route 0.589ns (75.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.567    -0.597    rojobot_2/BOTREGIF/clk_out2
    SLICE_X44Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  rojobot_2/BOTREGIF/LocY_reg[1]/Q
                         net (fo=17, routed)          0.589     0.133    debouncer/LocY_reg[7][1]
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.045     0.178 r  debouncer/DIGITS_d[49]_i_1/O
                         net (fo=1, routed)           0.000     0.178    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][26]
    SLICE_X39Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.839    -0.834    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X39Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.203    -0.074    
    SLICE_X39Y57         FDRE (Hold_fdre_C_D)         0.092     0.018    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.226ns (28.116%)  route 0.578ns (71.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.567    -0.597    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  rojobot_2/BOTREGIF/LocX_reg[6]/Q
                         net (fo=12, routed)          0.578     0.109    debouncer/Q[6]
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.098     0.207 r  debouncer/DIGITS_d[26]_i_1/O
                         net (fo=1, routed)           0.000     0.207    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][15]
    SLICE_X42Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.838    -0.835    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X42Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[26]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.203    -0.075    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.121     0.046    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.894%)  route 0.592ns (76.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.568    -0.596    rojobot_1/BOTREGIF/clk_out2
    SLICE_X37Y61         FDCE                                         r  rojobot_1/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  rojobot_1/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           0.592     0.137    rojobot_1/BOTREGIF/IO_BotUpdt_Sync_reg
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.045     0.182 r  rojobot_1/BOTREGIF/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000     0.182    rojobot_1_n_76
    SLICE_X40Y61         FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.838    -0.835    clk_out
    SLICE_X40Y61         FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.203    -0.075    
    SLICE_X40Y61         FDRE (Hold_fdre_C_D)         0.091     0.016    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.667%)  route 0.575ns (73.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.565    -0.599    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  rojobot_2/BOTREGIF/LocX_reg[3]/Q
                         net (fo=16, routed)          0.575     0.139    debouncer/Q[3]
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.184 r  debouncer/DIGITS_d[35]_i_1/O
                         net (fo=1, routed)           0.000     0.184    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][20]
    SLICE_X40Y58         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.839    -0.834    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X40Y58         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.203    -0.074    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.091     0.017    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.168    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.458ns  (logic 0.704ns (20.357%)  route 2.754ns (79.643%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 25.157 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.634    19.094    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.456    19.550 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/Q
                         net (fo=2, routed)           2.033    21.583    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][0]
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.124    21.707 r  rojobot_2/BOTREGIF/DataOut[0]_i_2/O
                         net (fo=1, routed)           0.721    22.429    rojobot_2/BOTCPU/BotInfo_int_reg[0]
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124    22.553 r  rojobot_2/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000    22.553    rojobot_2/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    25.157    rojobot_2/BOTREGIF/clk_out2
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.395    25.553    
                         clock uncertainty           -0.203    25.350    
    SLICE_X48Y59         FDRE (Setup_fdre_C_D)        0.029    25.379    rojobot_2/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         25.379    
                         arrival time                         -22.553    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.206ns  (logic 0.766ns (23.892%)  route 2.440ns (76.108%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 25.161 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.637    19.097    debouncer/clk_out1
    SLICE_X34Y61         FDRE                                         r  debouncer/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.518    19.615 r  debouncer/swtch_db_reg[7]/Q
                         net (fo=4, routed)           1.700    21.316    rojobot_1/BOTCPU/sw_debounced[5]
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124    21.440 r  rojobot_1/BOTCPU/DataOut[7]_i_3__0/O
                         net (fo=1, routed)           0.740    22.179    rojobot_1/BOTCPU/DataOut[7]_i_3__0_n_0
    SLICE_X39Y61         LUT4 (Prop_lut4_I3_O)        0.124    22.303 r  rojobot_1/BOTCPU/DataOut[7]_i_1__0/O
                         net (fo=1, routed)           0.000    22.303    rojobot_1/BOTREGIF/kcpsm6_rom_1[7]
    SLICE_X39Y61         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.515    25.161    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y61         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.395    25.557    
                         clock uncertainty           -0.203    25.354    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)        0.029    25.383    rojobot_1/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         25.383    
                         arrival time                         -22.303    
  -------------------------------------------------------------------
                         slack                                  3.079    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.992ns  (logic 0.704ns (23.533%)  route 2.288ns (76.467%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 25.158 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.634    19.094    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.456    19.550 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[4]/Q
                         net (fo=2, routed)           1.453    21.003    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][4]
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    21.127 r  rojobot_2/BOTREGIF/DataOut[4]_i_3__0/O
                         net (fo=1, routed)           0.835    21.962    rojobot_2/BOTCPU/BotInfo_int_reg[4]
    SLICE_X49Y57         LUT4 (Prop_lut4_I3_O)        0.124    22.086 r  rojobot_2/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000    22.086    rojobot_2/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X49Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.512    25.158    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.395    25.554    
                         clock uncertainty           -0.203    25.351    
    SLICE_X49Y57         FDRE (Setup_fdre_C_D)        0.031    25.382    rojobot_2/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                         -22.086    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.901ns  (logic 0.704ns (24.267%)  route 2.197ns (75.733%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 25.159 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 19.099 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.639    19.099    debouncer/clk_out1
    SLICE_X32Y59         FDRE                                         r  debouncer/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.456    19.555 r  debouncer/swtch_db_reg[6]/Q
                         net (fo=4, routed)           1.624    21.179    rojobot_1/BOTCPU/sw_debounced[4]
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.124    21.303 r  rojobot_1/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.573    21.876    rojobot_1/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X39Y63         LUT4 (Prop_lut4_I3_O)        0.124    22.000 r  rojobot_1/BOTCPU/DataOut[6]_i_1__0/O
                         net (fo=1, routed)           0.000    22.000    rojobot_1/BOTREGIF/kcpsm6_rom_1[6]
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.513    25.159    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.395    25.555    
                         clock uncertainty           -0.203    25.352    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)        0.031    25.383    rojobot_1/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         25.383    
                         arrival time                         -22.000    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.831ns  (logic 0.766ns (27.059%)  route 2.065ns (72.941%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 25.157 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.637    19.097    debouncer/clk_out1
    SLICE_X34Y61         FDRE                                         r  debouncer/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.518    19.615 r  debouncer/swtch_db_reg[7]/Q
                         net (fo=4, routed)           1.906    21.521    rojobot_2/BOTCPU/sw_debounced[5]
    SLICE_X48Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.645 r  rojobot_2/BOTCPU/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.159    21.804    rojobot_2/BOTCPU/DataOut[7]_i_3_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I3_O)        0.124    21.928 r  rojobot_2/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000    21.928    rojobot_2/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    25.157    rojobot_2/BOTREGIF/clk_out2
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.395    25.553    
                         clock uncertainty           -0.203    25.350    
    SLICE_X48Y59         FDRE (Setup_fdre_C_D)        0.031    25.381    rojobot_2/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         25.381    
                         arrival time                         -21.928    
  -------------------------------------------------------------------
                         slack                                  3.452    

Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.650ns  (logic 0.704ns (26.571%)  route 1.946ns (73.429%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 25.158 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.634    19.094    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.456    19.550 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[6]/Q
                         net (fo=2, routed)           1.395    20.945    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][6]
    SLICE_X47Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.069 r  rojobot_2/BOTREGIF/DataOut[6]_i_3__0/O
                         net (fo=1, routed)           0.551    21.620    rojobot_2/BOTCPU/BotInfo_int_reg[6]
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.124    21.744 r  rojobot_2/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000    21.744    rojobot_2/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X48Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.512    25.158    rojobot_2/BOTREGIF/clk_out2
    SLICE_X48Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.395    25.554    
                         clock uncertainty           -0.203    25.351    
    SLICE_X48Y57         FDRE (Setup_fdre_C_D)        0.029    25.380    rojobot_2/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         25.380    
                         arrival time                         -21.744    
  -------------------------------------------------------------------
                         slack                                  3.636    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.617ns  (logic 0.766ns (29.269%)  route 1.851ns (70.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 25.160 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 19.095 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.635    19.095    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518    19.613 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=1, routed)           1.095    20.709    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][2]
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.124    20.833 r  rojobot_1/BOTREGIF/DataOut[2]_i_2__0/O
                         net (fo=1, routed)           0.756    21.588    rojobot_1/BOTCPU/BotInfo_int_reg[2]
    SLICE_X39Y62         LUT4 (Prop_lut4_I2_O)        0.124    21.712 r  rojobot_1/BOTCPU/DataOut[2]_i_1__0/O
                         net (fo=1, routed)           0.000    21.712    rojobot_1/BOTREGIF/kcpsm6_rom_1[2]
    SLICE_X39Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.514    25.160    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.395    25.556    
                         clock uncertainty           -0.203    25.353    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.029    25.382    rojobot_1/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                         -21.712    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.545ns  (logic 0.766ns (30.093%)  route 1.779ns (69.907%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 25.161 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 19.095 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.635    19.095    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518    19.613 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.986    20.600    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][3]
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124    20.724 r  rojobot_1/BOTREGIF/DataOut[3]_i_2__0/O
                         net (fo=1, routed)           0.793    21.517    rojobot_1/BOTCPU/BotInfo_int_reg[3]
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.124    21.641 r  rojobot_1/BOTCPU/DataOut[3]_i_1__0/O
                         net (fo=1, routed)           0.000    21.641    rojobot_1/BOTREGIF/kcpsm6_rom_1[3]
    SLICE_X37Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.515    25.161    rojobot_1/BOTREGIF/clk_out2
    SLICE_X37Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.395    25.557    
                         clock uncertainty           -0.203    25.354    
    SLICE_X37Y62         FDRE (Setup_fdre_C_D)        0.029    25.383    rojobot_1/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         25.383    
                         arrival time                         -21.641    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.537ns  (logic 0.903ns (35.597%)  route 1.634ns (64.403%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 25.159 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 19.095 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.635    19.095    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.478    19.573 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.956    20.529    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][5]
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.301    20.830 r  rojobot_1/BOTREGIF/DataOut[5]_i_3__0/O
                         net (fo=1, routed)           0.678    21.508    rojobot_1/BOTCPU/BotInfo_int_reg[5]
    SLICE_X39Y63         LUT6 (Prop_lut6_I1_O)        0.124    21.632 r  rojobot_1/BOTCPU/DataOut[5]_i_1__0/O
                         net (fo=1, routed)           0.000    21.632    rojobot_1/BOTREGIF/kcpsm6_rom_1[5]
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.513    25.159    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.395    25.555    
                         clock uncertainty           -0.203    25.352    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)        0.029    25.381    rojobot_1/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         25.381    
                         arrival time                         -21.632    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.532ns  (logic 0.704ns (27.808%)  route 1.828ns (72.192%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 25.157 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.634    19.094    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X43Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.456    19.550 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[2]/Q
                         net (fo=2, routed)           1.096    20.646    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][2]
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.124    20.770 r  rojobot_2/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.732    21.502    rojobot_2/BOTCPU/BotInfo_int_reg[2]
    SLICE_X49Y60         LUT4 (Prop_lut4_I2_O)        0.124    21.626 r  rojobot_2/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000    21.626    rojobot_2/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X49Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    25.157    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.395    25.553    
                         clock uncertainty           -0.203    25.350    
    SLICE_X49Y60         FDRE (Setup_fdre_C_D)        0.029    25.379    rojobot_2/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         25.379    
                         arrival time                         -21.626    
  -------------------------------------------------------------------
                         slack                                  3.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.231ns (32.153%)  route 0.487ns (67.847%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.570    -0.594    debouncer/clk_out1
    SLICE_X32Y58         FDRE                                         r  debouncer/swtch_db_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  debouncer/swtch_db_reg[4]/Q
                         net (fo=4, routed)           0.341    -0.112    rojobot_1/BOTCPU/sw_debounced[2]
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.045    -0.067 r  rojobot_1/BOTCPU/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.146     0.079    rojobot_1/BOTCPU/DataOut[4]_i_3_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I3_O)        0.045     0.124 r  rojobot_1/BOTCPU/DataOut[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.124    rojobot_1/BOTREGIF/kcpsm6_rom_1[4]
    SLICE_X36Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTREGIF/clk_out2
    SLICE_X36Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.203    -0.076    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.091     0.015    rojobot_1/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.231ns (31.928%)  route 0.492ns (68.072%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.570    -0.594    debouncer/clk_out1
    SLICE_X32Y59         FDRE                                         r  debouncer/swtch_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  debouncer/swtch_db_reg[5]/Q
                         net (fo=4, routed)           0.352    -0.101    rojobot_2/BOTCPU/sw_debounced[3]
    SLICE_X49Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.056 r  rojobot_2/BOTCPU/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.140     0.084    rojobot_2/BOTCPU/DataOut[5]_i_3_n_0
    SLICE_X49Y60         LUT4 (Prop_lut4_I3_O)        0.045     0.129 r  rojobot_2/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.129    rojobot_2/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X49Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.835    -0.838    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.203    -0.078    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.092     0.014    rojobot_2/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.231ns (29.028%)  route 0.565ns (70.972%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.567    -0.597    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X43Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[1]/Q
                         net (fo=2, routed)           0.393    -0.063    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][1]
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.018 r  rojobot_2/BOTREGIF/DataOut[1]_i_2/O
                         net (fo=1, routed)           0.171     0.154    rojobot_2/BOTCPU/BotInfo_int_reg[1]
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.199 r  rojobot_2/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.199    rojobot_2/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X49Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.836    -0.837    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.203    -0.077    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.091     0.014    rojobot_2/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.254ns (31.250%)  route 0.559ns (68.750%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.565    -0.599    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=1, routed)           0.213    -0.222    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][1]
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.045    -0.177 r  rojobot_1/BOTREGIF/DataOut[1]_i_2__0/O
                         net (fo=1, routed)           0.346     0.169    rojobot_1/BOTCPU/BotInfo_int_reg[1]
    SLICE_X35Y62         LUT4 (Prop_lut4_I2_O)        0.045     0.214 r  rojobot_1/BOTCPU/DataOut[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.214    rojobot_1/BOTREGIF/kcpsm6_rom_1[1]
    SLICE_X35Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTREGIF/clk_out2
    SLICE_X35Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.203    -0.076    
    SLICE_X35Y62         FDRE (Hold_fdre_C_D)         0.091     0.015    rojobot_1/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.254ns (30.623%)  route 0.575ns (69.377%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.565    -0.599    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=1, routed)           0.345    -0.091    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][0]
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.046 r  rojobot_1/BOTREGIF/DataOut[0]_i_2__0/O
                         net (fo=1, routed)           0.231     0.185    rojobot_1/BOTCPU/BotInfo_int_reg[0]
    SLICE_X36Y64         LUT4 (Prop_lut4_I2_O)        0.045     0.230 r  rojobot_1/BOTCPU/DataOut[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.230    rojobot_1/BOTREGIF/kcpsm6_rom_1[0]
    SLICE_X36Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.836    -0.837    rojobot_1/BOTREGIF/clk_out2
    SLICE_X36Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.203    -0.077    
    SLICE_X36Y64         FDRE (Hold_fdre_C_D)         0.091     0.014    rojobot_1/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.231ns (27.754%)  route 0.601ns (72.246%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.570    -0.594    debouncer/clk_out1
    SLICE_X37Y56         FDRE                                         r  debouncer/swtch_db_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  debouncer/swtch_db_reg[3]/Q
                         net (fo=4, routed)           0.436    -0.018    rojobot_2/BOTCPU/sw_debounced[1]
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.027 r  rojobot_2/BOTCPU/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.166     0.193    rojobot_2/BOTCPU/DataOut[3]_i_3_n_0
    SLICE_X47Y60         LUT4 (Prop_lut4_I3_O)        0.045     0.238 r  rojobot_2/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.238    rojobot_2/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X47Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.835    -0.838    rojobot_2/BOTREGIF/clk_out2
    SLICE_X47Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.203    -0.078    
    SLICE_X47Y60         FDRE (Hold_fdre_C_D)         0.091     0.013    rojobot_2/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.231ns (27.560%)  route 0.607ns (72.440%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.567    -0.597    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X43Y59         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[7]/Q
                         net (fo=2, routed)           0.326    -0.131    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][7]
    SLICE_X47Y59         LUT6 (Prop_lut6_I5_O)        0.045    -0.086 r  rojobot_2/BOTREGIF/DataOut[7]_i_2/O
                         net (fo=1, routed)           0.282     0.196    rojobot_2/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I2_O)        0.045     0.241 r  rojobot_2/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.241    rojobot_2/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.836    -0.837    rojobot_2/BOTREGIF/clk_out2
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.203    -0.077    
    SLICE_X48Y59         FDRE (Hold_fdre_C_D)         0.092     0.015    rojobot_2/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.231ns (27.255%)  route 0.617ns (72.745%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.565    -0.599    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X40Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=1, routed)           0.349    -0.109    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][7]
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.045    -0.064 r  rojobot_1/BOTREGIF/DataOut[7]_i_2__0/O
                         net (fo=1, routed)           0.268     0.203    rojobot_1/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X39Y61         LUT4 (Prop_lut4_I2_O)        0.045     0.248 r  rojobot_1/BOTCPU/DataOut[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.248    rojobot_1/BOTREGIF/kcpsm6_rom_1[7]
    SLICE_X39Y61         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.838    -0.835    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y61         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.203    -0.075    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.091     0.016    rojobot_1/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.231ns (27.169%)  route 0.619ns (72.831%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.565    -0.599    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X40Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.328    -0.131    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][6]
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.086 r  rojobot_1/BOTREGIF/DataOut[6]_i_2__0/O
                         net (fo=1, routed)           0.292     0.206    rojobot_1/BOTCPU/BotInfo_int_reg[6]
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.045     0.251 r  rojobot_1/BOTCPU/DataOut[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.251    rojobot_1/BOTREGIF/kcpsm6_rom_1[6]
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.835    -0.838    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.203    -0.078    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.092     0.014    rojobot_1/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.254ns (29.046%)  route 0.620ns (70.954%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.565    -0.599    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.349    -0.086    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][3]
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.045    -0.041 r  rojobot_1/BOTREGIF/DataOut[3]_i_2__0/O
                         net (fo=1, routed)           0.271     0.230    rojobot_1/BOTCPU/BotInfo_int_reg[3]
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.045     0.275 r  rojobot_1/BOTCPU/DataOut[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.275    rojobot_1/BOTREGIF/kcpsm6_rom_1[3]
    SLICE_X37Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTREGIF/clk_out2
    SLICE_X37Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.203    -0.076    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.091     0.015    rojobot_1/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.261    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.458ns  (logic 0.704ns (20.357%)  route 2.754ns (79.643%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 25.157 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.634    19.094    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.456    19.550 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/Q
                         net (fo=2, routed)           2.033    21.583    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][0]
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.124    21.707 r  rojobot_2/BOTREGIF/DataOut[0]_i_2/O
                         net (fo=1, routed)           0.721    22.429    rojobot_2/BOTCPU/BotInfo_int_reg[0]
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124    22.553 r  rojobot_2/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000    22.553    rojobot_2/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    25.157    rojobot_2/BOTREGIF/clk_out2
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.395    25.553    
                         clock uncertainty           -0.201    25.351    
    SLICE_X48Y59         FDRE (Setup_fdre_C_D)        0.029    25.380    rojobot_2/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         25.380    
                         arrival time                         -22.553    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.206ns  (logic 0.766ns (23.892%)  route 2.440ns (76.108%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 25.161 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.637    19.097    debouncer/clk_out1
    SLICE_X34Y61         FDRE                                         r  debouncer/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.518    19.615 r  debouncer/swtch_db_reg[7]/Q
                         net (fo=4, routed)           1.700    21.316    rojobot_1/BOTCPU/sw_debounced[5]
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124    21.440 r  rojobot_1/BOTCPU/DataOut[7]_i_3__0/O
                         net (fo=1, routed)           0.740    22.179    rojobot_1/BOTCPU/DataOut[7]_i_3__0_n_0
    SLICE_X39Y61         LUT4 (Prop_lut4_I3_O)        0.124    22.303 r  rojobot_1/BOTCPU/DataOut[7]_i_1__0/O
                         net (fo=1, routed)           0.000    22.303    rojobot_1/BOTREGIF/kcpsm6_rom_1[7]
    SLICE_X39Y61         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.515    25.161    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y61         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.395    25.557    
                         clock uncertainty           -0.201    25.355    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)        0.029    25.384    rojobot_1/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         25.384    
                         arrival time                         -22.303    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.992ns  (logic 0.704ns (23.533%)  route 2.288ns (76.467%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 25.158 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.634    19.094    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.456    19.550 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[4]/Q
                         net (fo=2, routed)           1.453    21.003    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][4]
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    21.127 r  rojobot_2/BOTREGIF/DataOut[4]_i_3__0/O
                         net (fo=1, routed)           0.835    21.962    rojobot_2/BOTCPU/BotInfo_int_reg[4]
    SLICE_X49Y57         LUT4 (Prop_lut4_I3_O)        0.124    22.086 r  rojobot_2/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000    22.086    rojobot_2/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X49Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.512    25.158    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.395    25.554    
                         clock uncertainty           -0.201    25.352    
    SLICE_X49Y57         FDRE (Setup_fdre_C_D)        0.031    25.383    rojobot_2/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         25.383    
                         arrival time                         -22.086    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.901ns  (logic 0.704ns (24.267%)  route 2.197ns (75.733%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 25.159 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 19.099 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.639    19.099    debouncer/clk_out1
    SLICE_X32Y59         FDRE                                         r  debouncer/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.456    19.555 r  debouncer/swtch_db_reg[6]/Q
                         net (fo=4, routed)           1.624    21.179    rojobot_1/BOTCPU/sw_debounced[4]
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.124    21.303 r  rojobot_1/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.573    21.876    rojobot_1/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X39Y63         LUT4 (Prop_lut4_I3_O)        0.124    22.000 r  rojobot_1/BOTCPU/DataOut[6]_i_1__0/O
                         net (fo=1, routed)           0.000    22.000    rojobot_1/BOTREGIF/kcpsm6_rom_1[6]
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.513    25.159    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.395    25.555    
                         clock uncertainty           -0.201    25.353    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)        0.031    25.384    rojobot_1/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         25.384    
                         arrival time                         -22.000    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.831ns  (logic 0.766ns (27.059%)  route 2.065ns (72.941%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 25.157 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.637    19.097    debouncer/clk_out1
    SLICE_X34Y61         FDRE                                         r  debouncer/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.518    19.615 r  debouncer/swtch_db_reg[7]/Q
                         net (fo=4, routed)           1.906    21.521    rojobot_2/BOTCPU/sw_debounced[5]
    SLICE_X48Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.645 r  rojobot_2/BOTCPU/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.159    21.804    rojobot_2/BOTCPU/DataOut[7]_i_3_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I3_O)        0.124    21.928 r  rojobot_2/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000    21.928    rojobot_2/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    25.157    rojobot_2/BOTREGIF/clk_out2
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.395    25.553    
                         clock uncertainty           -0.201    25.351    
    SLICE_X48Y59         FDRE (Setup_fdre_C_D)        0.031    25.382    rojobot_2/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                         -21.928    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.650ns  (logic 0.704ns (26.571%)  route 1.946ns (73.429%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 25.158 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.634    19.094    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.456    19.550 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[6]/Q
                         net (fo=2, routed)           1.395    20.945    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][6]
    SLICE_X47Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.069 r  rojobot_2/BOTREGIF/DataOut[6]_i_3__0/O
                         net (fo=1, routed)           0.551    21.620    rojobot_2/BOTCPU/BotInfo_int_reg[6]
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.124    21.744 r  rojobot_2/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000    21.744    rojobot_2/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X48Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.512    25.158    rojobot_2/BOTREGIF/clk_out2
    SLICE_X48Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.395    25.554    
                         clock uncertainty           -0.201    25.352    
    SLICE_X48Y57         FDRE (Setup_fdre_C_D)        0.029    25.381    rojobot_2/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         25.381    
                         arrival time                         -21.744    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.617ns  (logic 0.766ns (29.269%)  route 1.851ns (70.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 25.160 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 19.095 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.635    19.095    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518    19.613 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=1, routed)           1.095    20.709    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][2]
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.124    20.833 r  rojobot_1/BOTREGIF/DataOut[2]_i_2__0/O
                         net (fo=1, routed)           0.756    21.588    rojobot_1/BOTCPU/BotInfo_int_reg[2]
    SLICE_X39Y62         LUT4 (Prop_lut4_I2_O)        0.124    21.712 r  rojobot_1/BOTCPU/DataOut[2]_i_1__0/O
                         net (fo=1, routed)           0.000    21.712    rojobot_1/BOTREGIF/kcpsm6_rom_1[2]
    SLICE_X39Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.514    25.160    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.395    25.556    
                         clock uncertainty           -0.201    25.354    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.029    25.383    rojobot_1/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         25.383    
                         arrival time                         -21.712    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.545ns  (logic 0.766ns (30.093%)  route 1.779ns (69.907%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 25.161 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 19.095 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.635    19.095    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518    19.613 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.986    20.600    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][3]
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124    20.724 r  rojobot_1/BOTREGIF/DataOut[3]_i_2__0/O
                         net (fo=1, routed)           0.793    21.517    rojobot_1/BOTCPU/BotInfo_int_reg[3]
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.124    21.641 r  rojobot_1/BOTCPU/DataOut[3]_i_1__0/O
                         net (fo=1, routed)           0.000    21.641    rojobot_1/BOTREGIF/kcpsm6_rom_1[3]
    SLICE_X37Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.515    25.161    rojobot_1/BOTREGIF/clk_out2
    SLICE_X37Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.395    25.557    
                         clock uncertainty           -0.201    25.355    
    SLICE_X37Y62         FDRE (Setup_fdre_C_D)        0.029    25.384    rojobot_1/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         25.384    
                         arrival time                         -21.641    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.537ns  (logic 0.903ns (35.597%)  route 1.634ns (64.403%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 25.159 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 19.095 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.635    19.095    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.478    19.573 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.956    20.529    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][5]
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.301    20.830 r  rojobot_1/BOTREGIF/DataOut[5]_i_3__0/O
                         net (fo=1, routed)           0.678    21.508    rojobot_1/BOTCPU/BotInfo_int_reg[5]
    SLICE_X39Y63         LUT6 (Prop_lut6_I1_O)        0.124    21.632 r  rojobot_1/BOTCPU/DataOut[5]_i_1__0/O
                         net (fo=1, routed)           0.000    21.632    rojobot_1/BOTREGIF/kcpsm6_rom_1[5]
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.513    25.159    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.395    25.555    
                         clock uncertainty           -0.201    25.353    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)        0.029    25.382    rojobot_1/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                         -21.632    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.532ns  (logic 0.704ns (27.808%)  route 1.828ns (72.192%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 25.157 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.634    19.094    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X43Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.456    19.550 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[2]/Q
                         net (fo=2, routed)           1.096    20.646    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][2]
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.124    20.770 r  rojobot_2/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.732    21.502    rojobot_2/BOTCPU/BotInfo_int_reg[2]
    SLICE_X49Y60         LUT4 (Prop_lut4_I2_O)        0.124    21.626 r  rojobot_2/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000    21.626    rojobot_2/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X49Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    25.157    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.395    25.553    
                         clock uncertainty           -0.201    25.351    
    SLICE_X49Y60         FDRE (Setup_fdre_C_D)        0.029    25.380    rojobot_2/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         25.380    
                         arrival time                         -21.626    
  -------------------------------------------------------------------
                         slack                                  3.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.231ns (32.153%)  route 0.487ns (67.847%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.570    -0.594    debouncer/clk_out1
    SLICE_X32Y58         FDRE                                         r  debouncer/swtch_db_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  debouncer/swtch_db_reg[4]/Q
                         net (fo=4, routed)           0.341    -0.112    rojobot_1/BOTCPU/sw_debounced[2]
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.045    -0.067 r  rojobot_1/BOTCPU/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.146     0.079    rojobot_1/BOTCPU/DataOut[4]_i_3_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I3_O)        0.045     0.124 r  rojobot_1/BOTCPU/DataOut[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.124    rojobot_1/BOTREGIF/kcpsm6_rom_1[4]
    SLICE_X36Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTREGIF/clk_out2
    SLICE_X36Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.201    -0.078    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.091     0.013    rojobot_1/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.231ns (31.928%)  route 0.492ns (68.072%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.570    -0.594    debouncer/clk_out1
    SLICE_X32Y59         FDRE                                         r  debouncer/swtch_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  debouncer/swtch_db_reg[5]/Q
                         net (fo=4, routed)           0.352    -0.101    rojobot_2/BOTCPU/sw_debounced[3]
    SLICE_X49Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.056 r  rojobot_2/BOTCPU/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.140     0.084    rojobot_2/BOTCPU/DataOut[5]_i_3_n_0
    SLICE_X49Y60         LUT4 (Prop_lut4_I3_O)        0.045     0.129 r  rojobot_2/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.129    rojobot_2/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X49Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.835    -0.838    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.201    -0.080    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.092     0.012    rojobot_2/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.231ns (29.028%)  route 0.565ns (70.972%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.567    -0.597    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X43Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[1]/Q
                         net (fo=2, routed)           0.393    -0.063    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][1]
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.018 r  rojobot_2/BOTREGIF/DataOut[1]_i_2/O
                         net (fo=1, routed)           0.171     0.154    rojobot_2/BOTCPU/BotInfo_int_reg[1]
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.199 r  rojobot_2/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.199    rojobot_2/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X49Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.836    -0.837    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.201    -0.079    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.091     0.012    rojobot_2/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.254ns (31.250%)  route 0.559ns (68.750%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.565    -0.599    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=1, routed)           0.213    -0.222    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][1]
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.045    -0.177 r  rojobot_1/BOTREGIF/DataOut[1]_i_2__0/O
                         net (fo=1, routed)           0.346     0.169    rojobot_1/BOTCPU/BotInfo_int_reg[1]
    SLICE_X35Y62         LUT4 (Prop_lut4_I2_O)        0.045     0.214 r  rojobot_1/BOTCPU/DataOut[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.214    rojobot_1/BOTREGIF/kcpsm6_rom_1[1]
    SLICE_X35Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTREGIF/clk_out2
    SLICE_X35Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.201    -0.078    
    SLICE_X35Y62         FDRE (Hold_fdre_C_D)         0.091     0.013    rojobot_1/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.254ns (30.623%)  route 0.575ns (69.377%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.565    -0.599    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=1, routed)           0.345    -0.091    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][0]
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.046 r  rojobot_1/BOTREGIF/DataOut[0]_i_2__0/O
                         net (fo=1, routed)           0.231     0.185    rojobot_1/BOTCPU/BotInfo_int_reg[0]
    SLICE_X36Y64         LUT4 (Prop_lut4_I2_O)        0.045     0.230 r  rojobot_1/BOTCPU/DataOut[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.230    rojobot_1/BOTREGIF/kcpsm6_rom_1[0]
    SLICE_X36Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.836    -0.837    rojobot_1/BOTREGIF/clk_out2
    SLICE_X36Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.201    -0.079    
    SLICE_X36Y64         FDRE (Hold_fdre_C_D)         0.091     0.012    rojobot_1/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.231ns (27.754%)  route 0.601ns (72.246%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.570    -0.594    debouncer/clk_out1
    SLICE_X37Y56         FDRE                                         r  debouncer/swtch_db_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  debouncer/swtch_db_reg[3]/Q
                         net (fo=4, routed)           0.436    -0.018    rojobot_2/BOTCPU/sw_debounced[1]
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.027 r  rojobot_2/BOTCPU/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.166     0.193    rojobot_2/BOTCPU/DataOut[3]_i_3_n_0
    SLICE_X47Y60         LUT4 (Prop_lut4_I3_O)        0.045     0.238 r  rojobot_2/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.238    rojobot_2/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X47Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.835    -0.838    rojobot_2/BOTREGIF/clk_out2
    SLICE_X47Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.201    -0.080    
    SLICE_X47Y60         FDRE (Hold_fdre_C_D)         0.091     0.011    rojobot_2/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.231ns (27.560%)  route 0.607ns (72.440%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.567    -0.597    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X43Y59         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[7]/Q
                         net (fo=2, routed)           0.326    -0.131    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][7]
    SLICE_X47Y59         LUT6 (Prop_lut6_I5_O)        0.045    -0.086 r  rojobot_2/BOTREGIF/DataOut[7]_i_2/O
                         net (fo=1, routed)           0.282     0.196    rojobot_2/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I2_O)        0.045     0.241 r  rojobot_2/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.241    rojobot_2/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.836    -0.837    rojobot_2/BOTREGIF/clk_out2
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.201    -0.079    
    SLICE_X48Y59         FDRE (Hold_fdre_C_D)         0.092     0.013    rojobot_2/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.231ns (27.255%)  route 0.617ns (72.745%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.565    -0.599    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X40Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=1, routed)           0.349    -0.109    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][7]
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.045    -0.064 r  rojobot_1/BOTREGIF/DataOut[7]_i_2__0/O
                         net (fo=1, routed)           0.268     0.203    rojobot_1/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X39Y61         LUT4 (Prop_lut4_I2_O)        0.045     0.248 r  rojobot_1/BOTCPU/DataOut[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.248    rojobot_1/BOTREGIF/kcpsm6_rom_1[7]
    SLICE_X39Y61         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.838    -0.835    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y61         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.201    -0.077    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.091     0.014    rojobot_1/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.231ns (27.169%)  route 0.619ns (72.831%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.565    -0.599    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X40Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.328    -0.131    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][6]
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.086 r  rojobot_1/BOTREGIF/DataOut[6]_i_2__0/O
                         net (fo=1, routed)           0.292     0.206    rojobot_1/BOTCPU/BotInfo_int_reg[6]
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.045     0.251 r  rojobot_1/BOTCPU/DataOut[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.251    rojobot_1/BOTREGIF/kcpsm6_rom_1[6]
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.835    -0.838    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.201    -0.080    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.092     0.012    rojobot_1/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.254ns (29.046%)  route 0.620ns (70.954%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.565    -0.599    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.349    -0.086    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][3]
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.045    -0.041 r  rojobot_1/BOTREGIF/DataOut[3]_i_2__0/O
                         net (fo=1, routed)           0.271     0.230    rojobot_1/BOTCPU/BotInfo_int_reg[3]
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.045     0.275 r  rojobot_1/BOTCPU/DataOut[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.275    rojobot_1/BOTREGIF/kcpsm6_rom_1[3]
    SLICE_X37Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTREGIF/clk_out2
    SLICE_X37Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.201    -0.078    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.091     0.013    rojobot_1/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.262    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[1]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[1]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[2]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[2]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[5]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[5]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[6]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[6]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[7]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[7]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 3.416ns (38.760%)  route 5.397ns (61.240%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.603     3.191    rojobot_2/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.341 r  rojobot_2/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.481     4.821    rojobot_2/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.356     5.177 r  rojobot_2/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.376     6.553    rojobot_2/BOTREGIF/kcpsm6_rom[0]
    SLICE_X47Y58         LUT6 (Prop_lut6_I4_O)        0.332     6.885 r  rojobot_2/BOTREGIF/DataOut[3]_i_2/O
                         net (fo=1, routed)           0.938     7.823    rojobot_2/BOTCPU/BotInfo_int_reg[3]
    SLICE_X47Y60         LUT4 (Prop_lut4_I2_O)        0.124     7.947 r  rojobot_2/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     7.947    rojobot_2/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X47Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X47Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X47Y60         FDRE (Setup_fdre_C_D)        0.029    12.263    rojobot_2/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/LocX_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 3.295ns (38.847%)  route 5.187ns (61.153%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 11.825 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 f  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 f  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.327     6.994 r  rojobot_2/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.622     7.616    rojobot_2/BOTREGIF/write_strobe_flop_3[0]
    SLICE_X49Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.512    11.825    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_int_reg[0]/C
                         clock pessimism              0.487    12.313    
                         clock uncertainty           -0.078    12.235    
    SLICE_X49Y58         FDCE (Setup_fdce_C_CE)      -0.205    12.030    rojobot_2/BOTREGIF/LocX_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/LocX_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 3.295ns (38.847%)  route 5.187ns (61.153%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 11.825 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 f  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 f  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.327     6.994 r  rojobot_2/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.622     7.616    rojobot_2/BOTREGIF/write_strobe_flop_3[0]
    SLICE_X49Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.512    11.825    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.487    12.313    
                         clock uncertainty           -0.078    12.235    
    SLICE_X49Y58         FDCE (Setup_fdce_C_CE)      -0.205    12.030    rojobot_2/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  4.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.927%)  route 0.131ns (48.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.567    -0.597    rojobot_1/BOTCPU/clk_out2
    SLICE_X31Y63         FDRE                                         r  rojobot_1/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  rojobot_1/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.131    -0.326    rojobot_1/BOTCPU/stack_ram_high/DIC0
    SLICE_X30Y62         RAMD32                                       r  rojobot_1/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.838    -0.835    rojobot_1/BOTCPU/stack_ram_high/WCLK
    SLICE_X30Y62         RAMD32                                       r  rojobot_1/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.078    -0.504    
    SLICE_X30Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.360    rojobot_1/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMA/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.078    -0.484    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.284    rojobot_1/BOTCPU/lower_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.078    -0.484    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.284    rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMB/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.078    -0.484    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.284    rojobot_1/BOTCPU/lower_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.078    -0.484    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.284    rojobot_1/BOTCPU/lower_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMC/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.078    -0.484    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.284    rojobot_1/BOTCPU/lower_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMC_D1/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.078    -0.484    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.284    rojobot_1/BOTCPU/lower_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMS32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMS32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMD/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.078    -0.484    
    SLICE_X30Y63         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.284    rojobot_1/BOTCPU/lower_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMS32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMS32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMD_D1/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.078    -0.484    
    SLICE_X30Y63         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.284    rojobot_1/BOTCPU/lower_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X61Y59         FDRE                                         r  rojobot_2/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.139    -0.319    rojobot_2/BOTCPU/stack_ram_high/DIC0
    SLICE_X60Y58         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.836    -0.837    rojobot_2/BOTCPU/stack_ram_high/WCLK
    SLICE_X60Y58         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.078    -0.506    
    SLICE_X60Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.362    rojobot_2/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.645ns  (logic 4.377ns (23.476%)  route 14.268ns (76.524%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.760    15.729    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.348    16.077 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_22__4/O
                         net (fo=1, routed)           0.639    16.716    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[7]_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.124    16.840 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_2__6/O
                         net (fo=8, routed)           1.073    17.913    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/ADDRARDADDR[7]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.621    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.913    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.645ns  (logic 4.377ns (23.476%)  route 14.268ns (76.524%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.760    15.729    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.348    16.077 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_22__4/O
                         net (fo=1, routed)           0.639    16.716    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[7]_0
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.124    16.840 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_2__6/O
                         net (fo=8, routed)           1.073    17.913    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/ADDRARDADDR[7]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.621    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.913    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.624ns  (logic 4.377ns (23.502%)  route 14.247ns (76.498%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.740    15.709    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I2_O)        0.348    16.057 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_26__1/O
                         net (fo=1, routed)           0.637    16.694    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[5]_2
    SLICE_X9Y15          LUT5 (Prop_lut5_I2_O)        0.124    16.818 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_4__7/O
                         net (fo=8, routed)           1.074    17.892    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/ADDRARDADDR[5]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.621    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.892    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.624ns  (logic 4.377ns (23.502%)  route 14.247ns (76.498%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.740    15.709    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X9Y14          LUT5 (Prop_lut5_I2_O)        0.348    16.057 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_26__1/O
                         net (fo=1, routed)           0.637    16.694    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[5]_2
    SLICE_X9Y15          LUT5 (Prop_lut5_I2_O)        0.124    16.818 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_4__7/O
                         net (fo=8, routed)           1.074    17.892    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/ADDRARDADDR[5]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.621    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.892    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.631ns  (logic 4.249ns (22.806%)  route 14.382ns (77.194%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=14)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT5 (Prop_lut5_I1_O)        0.124    14.941 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.646    15.587    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X15Y18         LUT5 (Prop_lut5_I1_O)        0.124    15.711 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.422    16.133    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.257 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.710    16.967    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X9Y24          LUT4 (Prop_lut4_I3_O)        0.124    17.091 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.809    17.899    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.655    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -17.899    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.513ns  (logic 3.583ns (19.354%)  route 14.930ns (80.646%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=6 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.793    -0.747    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X47Y21         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=4, routed)           1.158     0.868    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[2]
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.992 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3/O
                         net (fo=1, routed)           0.665     1.657    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.124     1.781 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_2/O
                         net (fo=2, routed)           0.621     2.402    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[2]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.124     2.526 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[26]_i_1__8/O
                         net (fo=8, routed)           0.536     3.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_15
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124     3.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__7/O
                         net (fo=4, routed)           0.517     3.703    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[26]
    SLICE_X39Y36         LUT4 (Prop_lut4_I0_O)        0.124     3.827 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__58/O
                         net (fo=2, routed)           0.512     4.339    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_0[26]
    SLICE_X38Y37         LUT4 (Prop_lut4_I2_O)        0.124     4.463 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2/O
                         net (fo=1, routed)           0.665     5.128    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.252 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_11__5/O
                         net (fo=1, routed)           0.738     5.990    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[28]
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.114 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.591     6.705    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X33Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.829 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.455     7.284    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.119     7.403 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.792     8.194    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.332     8.526 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.416     8.943    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.067 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.558     9.625    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.749 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.467    10.216    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X37Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.340 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.392    10.732    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.856 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.458    11.314    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.124    11.438 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.299    12.737    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.861 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.522    13.384    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X61Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.508 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.445    13.952    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X61Y19         LUT4 (Prop_lut4_I0_O)        0.124    14.076 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.730    14.807    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X62Y18         LUT5 (Prop_lut5_I2_O)        0.124    14.931 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           0.924    15.854    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.116    15.970 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.469    16.440    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.328    16.768 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          0.999    17.767    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/q_reg[6][7]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.703    18.683    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    18.530    mfp_sys/top/cpu/icache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -17.767    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.511ns  (logic 3.583ns (19.356%)  route 14.928ns (80.644%))
  Logic Levels:           22  (LUT2=1 LUT3=1 LUT4=6 LUT5=5 LUT6=9)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.747ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.793    -0.747    mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/clk_out1
    SLICE_X47Y21         FDRE                                         r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDRE (Prop_fdre_C_Q)         0.456    -0.291 r  mfp_sys/top/cpu/core/edp/_edp_ldcpdata_w_31_0_/cregister/cregister/q_reg[2]/Q
                         net (fo=4, routed)           1.158     0.868    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/Q[2]
    SLICE_X45Y35         LUT6 (Prop_lut6_I3_O)        0.124     0.992 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3/O
                         net (fo=1, routed)           0.665     1.657    mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_3_n_0
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.124     1.781 r  mfp_sys/top/cpu/core/edp/_ld_algn_7_0_w_7_0_/q[26]_i_2/O
                         net (fo=2, routed)           0.621     2.402    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/ld_algn_7_0_w[2]
    SLICE_X43Y35         LUT5 (Prop_lut5_I1_O)        0.124     2.526 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_bit_dest_w_2_0_/q[26]_i_1__8/O
                         net (fo=8, routed)           0.536     3.062    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[0]_15
    SLICE_X43Y36         LUT6 (Prop_lut6_I4_O)        0.124     3.186 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__7/O
                         net (fo=4, routed)           0.517     3.703    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_1[26]
    SLICE_X39Y36         LUT4 (Prop_lut4_I0_O)        0.124     3.827 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[26]_i_1__58/O
                         net (fo=2, routed)           0.512     4.339    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q_reg[31]_0[26]
    SLICE_X38Y37         LUT4 (Prop_lut4_I2_O)        0.124     4.463 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2/O
                         net (fo=1, routed)           0.665     5.128    mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_20__2_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.252 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_mpc_atomic_w/q[31]_i_11__5/O
                         net (fo=1, routed)           0.738     5.990    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[28]
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.124     6.114 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[31]_i_6__8/O
                         net (fo=2, routed)           0.591     6.705    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q_reg[31]
    SLICE_X33Y30         LUT4 (Prop_lut4_I0_O)        0.124     6.829 r  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72/O
                         net (fo=2, routed)           0.455     7.284    mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_3__72_n_0
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.119     7.403 f  mfp_sys/top/cpu/core/ejt/ejt_brk/ejt_dbrk0/_dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0/cregister/cregister/q[0]_i_2__109/O
                         net (fo=2, routed)           0.792     8.194    mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/ejt_dbrk_m
    SLICE_X35Y24         LUT6 (Prop_lut6_I4_O)        0.332     8.526 f  mfp_sys/top/cpu/core/mpc/mpc_exc/_mpc_sdbreak_m_raw_reg/q[2]_i_16/O
                         net (fo=6, routed)           0.416     8.943    mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q_reg[0]_4
    SLICE_X35Y24         LUT3 (Prop_lut3_I2_O)        0.124     9.067 f  mfp_sys/top/cpu/core/cpz/_ie_pipe_out_5_0_/cregister/cregister/q[4]_i_8/O
                         net (fo=3, routed)           0.558     9.625    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[2]_15
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.749 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_17/O
                         net (fo=6, routed)           0.467    10.216    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[0]_57
    SLICE_X37Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.340 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[16]_i_4__2/O
                         net (fo=39, routed)          0.392    10.732    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q_reg[5]_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I0_O)        0.124    10.856 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[11]_i_1__9/O
                         net (fo=3, routed)           0.458    11.314    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q_reg[15]_7[0]
    SLICE_X35Y21         LUT4 (Prop_lut4_I2_O)        0.124    11.438 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[0]_i_2__219/O
                         net (fo=202, routed)         1.299    12.737    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[9]_2
    SLICE_X59Y20         LUT6 (Prop_lut6_I0_O)        0.124    12.861 f  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/y_i_6/O
                         net (fo=50, routed)          0.522    13.384    mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q_reg[10]_3
    SLICE_X61Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.508 r  mfp_sys/top/cpu/core/mpc/mpc_dec/_int_ir_e_31_0_/cregister/cregister/q[0]_i_2__12/O
                         net (fo=2, routed)           0.445    13.952    mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q_reg[0]_7
    SLICE_X61Y19         LUT4 (Prop_lut4_I0_O)        0.124    14.076 r  mfp_sys/top/cpu/core/mpc/mpc_exc/_auexc_reg/q[31]_i_3__4/O
                         net (fo=44, routed)          0.730    14.807    mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q_reg[0]
    SLICE_X62Y18         LUT5 (Prop_lut5_I2_O)        0.124    14.931 r  mfp_sys/top/cpu/core/edp/_edp_iva_p_31_0_/q[8]_i_1/O
                         net (fo=2, routed)           0.924    15.854    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/q_reg[13][7]
    SLICE_X62Y13         LUT4 (Prop_lut4_I0_O)        0.116    15.970 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29/O
                         net (fo=1, routed)           0.469    16.440    mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_29_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I0_O)        0.328    16.768 r  mfp_sys/top/cpu/core/icc/_ival_i_19_1_/cregister/cregister/mem_reg_i_2__0/O
                         net (fo=12, routed)          0.997    17.764    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/q_reg[6][5]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.703    18.683    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    18.530    mfp_sys/top/cpu/icache/tagram/ram__tag_inst2/mem_reg
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -17.764    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.565ns  (logic 4.377ns (23.576%)  route 14.188ns (76.424%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.820    15.789    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.348    16.137 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_28__1/O
                         net (fo=1, routed)           0.639    16.776    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[4]_1
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.124    16.900 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_5__6/O
                         net (fo=8, routed)           0.934    17.834    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/ADDRARDADDR[4]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.621    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.834    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.565ns  (logic 4.377ns (23.576%)  route 14.188ns (76.424%))
  Logic Levels:           25  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT4 (Prop_lut4_I0_O)        0.152    14.969 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_3__112/O
                         net (fo=13, routed)          0.820    15.789    mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/q_reg[2]_0
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.348    16.137 r  mfp_sys/top/cpu/core/dcc/_ev_dirtyway_reg/mem_reg_i_28__1/O
                         net (fo=1, routed)           0.639    16.776    mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/q_reg[4]_1
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.124    16.900 r  mfp_sys/top/cpu/core/dcc/fb/_fb_index_19_4_/cregister/cregister/mem_reg_i_5__6/O
                         net (fo=8, routed)           0.934    17.834    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/ADDRARDADDR[4]
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X0Y11         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y11         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    18.621    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.621    
                         arrival time                         -17.834    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.605ns  (logic 4.249ns (22.838%)  route 14.356ns (77.162%))
  Logic Levels:           26  (LUT2=4 LUT3=1 LUT4=2 LUT5=5 LUT6=14)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.732ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.808    -0.732    mfp_sys/top/cpu/core/dcc/_cachewrite_m/clk_out1
    SLICE_X19Y18         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDRE (Prop_fdre_C_Q)         0.419    -0.313 f  mfp_sys/top/cpu/core/dcc/_cachewrite_m/q_reg[0]/Q
                         net (fo=33, routed)          1.207     0.895    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/cachewrite_m
    SLICE_X17Y18         LUT5 (Prop_lut5_I3_O)        0.325     1.220 f  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[3]_i_3__29/O
                         net (fo=35, routed)          0.430     1.650    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[3]_0
    SLICE_X19Y18         LUT6 (Prop_lut6_I0_O)        0.326     1.976 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_5__0/O
                         net (fo=4, routed)           0.433     2.409    mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q_reg[52]_0
    SLICE_X19Y18         LUT4 (Prop_lut4_I0_O)        0.124     2.533 r  mfp_sys/top/cpu/core/dcc/fb/_raw_fb_replinf_12_0_/cregister/cregister/q[52]_i_3__0/O
                         net (fo=6, routed)           0.456     2.989    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_47
    SLICE_X23Y19         LUT5 (Prop_lut5_I4_O)        0.124     3.113 f  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[52]_i_1__2/O
                         net (fo=48, routed)          0.634     3.746    mfp_sys/top/cpu/core/siu/_siu_coldreset/q_reg[0]_12
    SLICE_X24Y19         LUT2 (Prop_lut2_I1_O)        0.119     3.865 r  mfp_sys/top/cpu/core/siu/_siu_coldreset/q[0]_i_1__451/O
                         net (fo=3, routed)           0.818     4.684    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_48
    SLICE_X24Y17         LUT6 (Prop_lut6_I3_O)        0.332     5.016 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_3__101/O
                         net (fo=4, routed)           0.601     5.617    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_17
    SLICE_X25Y18         LUT2 (Prop_lut2_I1_O)        0.124     5.741 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_5__1/O
                         net (fo=5, routed)           0.178     5.919    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_2
    SLICE_X25Y18         LUT6 (Prop_lut6_I5_O)        0.124     6.043 f  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[39]_i_2__3/O
                         net (fo=10, routed)          0.617     6.660    mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q_reg[0]_3
    SLICE_X29Y20         LUT2 (Prop_lut2_I1_O)        0.124     6.784 f  mfp_sys/top/cpu/core/dcc/_fb_wb_idx_match_reg/q[39]_i_1__12/O
                         net (fo=2, routed)           0.422     7.206    mfp_sys/top/cpu/core/dcc/_dccop_w/dcc_stall_m
    SLICE_X31Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.330 r  mfp_sys/top/cpu/core/dcc/_dccop_w/q[3]_i_3__7/O
                         net (fo=3, routed)           0.277     7.606    mfp_sys/top/cpu/core/siu/_siu_softreset/q_reg[0]_15
    SLICE_X31Y21         LUT2 (Prop_lut2_I1_O)        0.124     7.730 r  mfp_sys/top/cpu/core/siu/_siu_softreset/q[3]_i_2__15/O
                         net (fo=244, routed)         0.675     8.405    mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q_reg[0]_0
    SLICE_X33Y20         LUT3 (Prop_lut3_I1_O)        0.124     8.529 f  mfp_sys/top/cpu/core/mpc/mpc_ctl/_icopaccess_md/q[0]_i_1__86/O
                         net (fo=9, routed)           0.530     9.060    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/mpc_icop_m
    SLICE_X32Y20         LUT5 (Prop_lut5_I2_O)        0.124     9.184 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3/O
                         net (fo=37, routed)          0.520     9.704    mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[21]_i_3__3_n_0
    SLICE_X32Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.828 f  mfp_sys/top/cpu/core/icc/_raw_fb_repl_inf_12_0_/q[0]_i_1__150/O
                         net (fo=7, routed)           0.306    10.134    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/icc_excached
    SLICE_X31Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_2__133/O
                         net (fo=4, routed)           0.495    10.753    mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q_reg[0]_2
    SLICE_X27Y20         LUT6 (Prop_lut6_I0_O)        0.124    10.877 f  mfp_sys/top/cpu/core/biu/_ireq_st0_reg/q[0]_i_7__22/O
                         net (fo=3, routed)           0.317    11.194    mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q_reg[0]_23
    SLICE_X24Y20         LUT6 (Prop_lut6_I0_O)        0.124    11.318 f  mfp_sys/top/cpu/core/biu/_wrb_wd_cnt_1_0_/q[0]_i_10__13/O
                         net (fo=1, routed)           0.395    11.713    mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q_reg[0]_7
    SLICE_X27Y21         LUT6 (Prop_lut6_I2_O)        0.124    11.837 f  mfp_sys/top/cpu/core/biu/_daddr_w_37_0_/cregister/cregister/q[0]_i_6__27/O
                         net (fo=1, routed)           0.282    12.120    mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q_reg[0]_11
    SLICE_X25Y21         LUT6 (Prop_lut6_I2_O)        0.124    12.244 r  mfp_sys/top/cpu/core/biu/_wreq_sta2_reg/q[0]_i_2__130/O
                         net (fo=43, routed)          0.455    12.699    mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q_reg[0]_5
    SLICE_X23Y20         LUT6 (Prop_lut6_I3_O)        0.124    12.823 f  mfp_sys/top/cpu/core/biu/_dreq_st0_reg/q[0]_i_3__86/O
                         net (fo=4, routed)           0.465    13.288    mfp_sys/top/cpu/core/dcc/_dsync_m_reg/biu_dreqsdone
    SLICE_X20Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.412 r  mfp_sys/top/cpu/core/dcc/_dsync_m_reg/q[0]_i_13__14/O
                         net (fo=2, routed)           0.443    13.855    mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q_reg[0]_27
    SLICE_X17Y17         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  mfp_sys/top/cpu/core/dcc/fb/_fb_active_entry_reg/q[0]_i_3__113/O
                         net (fo=6, routed)           0.838    14.817    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q_reg[0]_12
    SLICE_X14Y17         LUT5 (Prop_lut5_I1_O)        0.124    14.941 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/q[0]_i_1__384/O
                         net (fo=22, routed)          0.646    15.587    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/cachewrite_e
    SLICE_X15Y18         LUT5 (Prop_lut5_I1_O)        0.124    15.711 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59/O
                         net (fo=1, routed)           0.422    16.133    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_59_n_0
    SLICE_X12Y18         LUT6 (Prop_lut6_I4_O)        0.124    16.257 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.666    16.923    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X9Y16          LUT4 (Prop_lut4_I3_O)        0.124    17.047 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.827    17.874    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.083    19.194    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.662    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -17.874    
  -------------------------------------------------------------------
                         slack                                  0.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_byte_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/HWDATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.241%)  route 0.327ns (63.759%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.571    -0.593    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X36Y51         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_byte_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_byte_data_reg[1]/Q
                         net (fo=3, routed)           0.199    -0.253    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/write_byte[1]
    SLICE_X33Y50         LUT2 (Prop_lut2_I1_O)        0.045    -0.208 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWDATA[25]_i_1/O
                         net (fo=2, routed)           0.128    -0.080    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/reg_address_reg[0]_5
    SLICE_X32Y49         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/HWDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.913    -0.760    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/clk_out1
    SLICE_X32Y49         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/HWDATA_reg[9]/C
                         clock pessimism              0.504    -0.256    
                         clock uncertainty            0.083    -0.173    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.070    -0.103    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/HWDATA_reg[9]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.954%)  route 0.274ns (66.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.637    -0.527    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X9Y14          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/Q
                         net (fo=7, routed)           0.274    -0.111    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A2
    SLICE_X10Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.914    -0.759    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X10Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.083    -0.405    
    SLICE_X10Y11         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.151    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.954%)  route 0.274ns (66.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.637    -0.527    mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/clk_out1
    SLICE_X9Y14          FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mfp_sys/top/cpu/core/dcc/_dcc_tagaddr_reg_13_4_/q_reg[2]/Q
                         net (fo=7, routed)           0.274    -0.111    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/A2
    SLICE_X10Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.914    -0.759    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/WCLK
    SLICE_X10Y11         RAMS64E                                      r  mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
                         clock pessimism              0.272    -0.488    
                         clock uncertainty            0.083    -0.405    
    SLICE_X10Y11         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.151    mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW
  -------------------------------------------------------------------
                         required time                          0.151    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.715%)  route 0.229ns (58.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.599    -0.565    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X78Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[3]_rep__0/Q
                         net (fo=17, routed)          0.229    -0.172    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[1]
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.275    -0.483    
                         clock uncertainty            0.083    -0.400    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.217    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debouncer/shift_pb1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debouncer/pbtn_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.571    -0.593    debouncer/clk_out1
    SLICE_X32Y55         FDRE                                         r  debouncer/shift_pb1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  debouncer/shift_pb1_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.398    debouncer/shift_pb1[3]
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.045    -0.353 r  debouncer/pbtn_db[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.353    debouncer/pbtn_db[1]_i_1_n_0
    SLICE_X33Y55         FDRE                                         r  debouncer/pbtn_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.842    -0.831    debouncer/clk_out1
    SLICE_X33Y55         FDRE                                         r  debouncer/pbtn_db_reg[1]/C
                         clock pessimism              0.251    -0.580    
                         clock uncertainty            0.083    -0.497    
    SLICE_X33Y55         FDRE (Hold_fdre_C_D)         0.091    -0.406    debouncer/pbtn_db_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.690%)  route 0.239ns (59.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.599    -0.565    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X78Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[4]_rep__1/Q
                         net (fo=17, routed)          0.239    -0.162    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[2]
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.275    -0.483    
                         clock uncertainty            0.083    -0.400    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.217    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.690%)  route 0.239ns (59.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.599    -0.565    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X78Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[6]_rep__0/Q
                         net (fo=17, routed)          0.239    -0.162    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ADDRARDADDR[4]
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/clk_out1
    RAMB36_X3Y11         RAMB36E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5/CLKARDCLK
                         clock pessimism              0.275    -0.483    
                         clock uncertainty            0.083    -0.400    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.217    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_pc_atomic_disqualify_d/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.628    -0.536    mfp_sys/top/cpu/core/cpz/cpz_pc/_pc_atomic_disqualify_d/clk_out1
    SLICE_X29Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_pc_atomic_disqualify_d/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.395 f  mfp_sys/top/cpu/core/cpz/cpz_pc/_pc_atomic_disqualify_d/q_reg[0]/Q
                         net (fo=1, routed)           0.057    -0.337    mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/pc_atomic_disqualify_d
    SLICE_X28Y21         LUT4 (Prop_lut4_I1_O)        0.045    -0.292 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_ie_pipe_out_50_0_/cregister/cregister/q[37]_i_1/O
                         net (fo=1, routed)           0.000    -0.292    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/pc_cnt1_evt[1]
    SLICE_X28Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.901    -0.772    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X28Y21         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[37]/C
                         clock pessimism              0.250    -0.523    
                         clock uncertainty            0.083    -0.440    
    SLICE_X28Y21         FDRE (Hold_fdre_C_D)         0.092    -0.348    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[37]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.659    -0.505    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/clk_out1
    SLICE_X7Y27          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_23_16_/cregister/cregister/q_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.277    mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q_reg[7]_5[1]
    SLICE_X6Y27          LUT6 (Prop_lut6_I2_O)        0.045    -0.232 r  mfp_sys/top/cpu/core/dcc/fb/_back_dirty_bits_reg_15_0_/cregister/cregister/q[17]_i_1__60/O
                         net (fo=1, routed)           0.000    -0.232    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[17]
    SLICE_X6Y27          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.933    -0.740    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X6Y27          FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]/C
                         clock pessimism              0.249    -0.492    
                         clock uncertainty            0.083    -0.409    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.120    -0.289    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.628    -0.536    mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/clk_out1
    SLICE_X71Y32         FDRE                                         r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/udi/_swp_hi_s2_31_0_/cregister/cregister/q_reg[17]/Q
                         net (fo=1, routed)           0.087    -0.308    mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q_reg[31]_2[17]
    SLICE_X70Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.263 r  mfp_sys/top/udi/_inst_s2_5_0_/cregister/cregister/q[17]_i_1__49/O
                         net (fo=1, routed)           0.000    -0.263    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/D[17]
    SLICE_X70Y32         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.902    -0.771    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/clk_out1
    SLICE_X70Y32         FDRE                                         r  mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[17]/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.083    -0.440    
    SLICE_X70Y32         FDRE (Hold_fdre_C_D)         0.120    -0.320    mfp_sys/top/udi/_hi_31_0_/cregister/cregister/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        4.084ns  (logic 0.766ns (18.756%)  route 3.318ns (81.244%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 12.426 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.632    12.426    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y59         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.518    12.944 r  rojobot_2/BOTREGIF/LocY_reg[7]/Q
                         net (fo=12, routed)          2.525    15.469    debouncer/LocY_reg[7][7]
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.124    15.593 r  debouncer/DIGITS_d[59]_i_5/O
                         net (fo=1, routed)           0.793    16.386    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/in_progress_reg_0
    SLICE_X37Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.510 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[59]_i_2/O
                         net (fo=1, routed)           0.000    16.510    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][29]
    SLICE_X37Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.518    18.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X37Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[59]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.201    18.692    
    SLICE_X37Y57         FDRE (Setup_fdre_C_D)        0.029    18.721    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[59]
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                         -16.510    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.956ns  (logic 0.704ns (17.795%)  route 3.252ns (82.205%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 18.497 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.456    12.884 r  rojobot_2/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=13, routed)          2.632    15.515    rojobot_2/BOTREGIF/Q[0]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  rojobot_2/BOTREGIF/DIGITS_d[49]_i_2/O
                         net (fo=1, routed)           0.620    16.260    debouncer/BotInfo_reg[0]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.124    16.384 r  debouncer/DIGITS_d[49]_i_1/O
                         net (fo=1, routed)           0.000    16.384    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][26]
    SLICE_X39Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.517    18.497    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X39Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/C
                         clock pessimism              0.395    18.892    
                         clock uncertainty           -0.201    18.691    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.031    18.722    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]
  -------------------------------------------------------------------
                         required time                         18.722    
                         arrival time                         -16.384    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.888ns  (logic 0.704ns (18.109%)  route 3.184ns (81.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.456    12.884 r  rojobot_2/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=13, routed)          2.389    15.272    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/BotInfo_reg[0][0]
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.396 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[42]_i_3/O
                         net (fo=1, routed)           0.795    16.191    debouncer/BotInfo_reg[0]_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.315 r  debouncer/DIGITS_d[42]_i_1/O
                         net (fo=1, routed)           0.000    16.315    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14]
    SLICE_X43Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X43Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.201    18.689    
    SLICE_X43Y55         FDRE (Setup_fdre_C_D)        0.029    18.718    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]
  -------------------------------------------------------------------
                         required time                         18.718    
                         arrival time                         -16.315    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.244%)  route 3.155ns (81.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 18.494 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.456    12.884 r  rojobot_2/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=9, routed)           2.179    15.063    debouncer/BotInfo_reg[7][2]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.124    15.187 r  debouncer/DIGITS_d[2]_i_2/O
                         net (fo=1, routed)           0.976    16.162    debouncer/DIGITS_d[2]_i_2_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124    16.286 r  debouncer/DIGITS_d[2]_i_1/O
                         net (fo=1, routed)           0.000    16.286    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][2]
    SLICE_X42Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.514    18.494    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X42Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[2]/C
                         clock pessimism              0.395    18.889    
                         clock uncertainty           -0.201    18.688    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.081    18.769    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[2]
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                         -16.286    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.689ns  (logic 0.842ns (22.822%)  route 2.847ns (77.178%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.419    12.847 r  rojobot_2/BOTREGIF/LocX_reg[5]/Q
                         net (fo=10, routed)          2.211    15.057    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/LocX_reg[5][0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.299    15.356 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[41]_i_2/O
                         net (fo=1, routed)           0.637    15.993    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWDATA_reg[21]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    16.117 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[41]_i_1/O
                         net (fo=1, routed)           0.000    16.117    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][23]
    SLICE_X40Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.518    18.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X40Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.201    18.692    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)        0.031    18.723    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                         -16.117    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.721ns  (logic 0.766ns (20.585%)  route 2.955ns (79.415%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 12.426 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.632    12.426    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y59         FDCE                                         r  rojobot_2/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.518    12.944 r  rojobot_2/BOTREGIF/LocX_reg[7]/Q
                         net (fo=12, routed)          2.142    15.086    debouncer/Q[7]
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.124    15.210 r  debouncer/DIGITS_d[43]_i_2/O
                         net (fo=1, routed)           0.813    16.023    debouncer/DIGITS_d[43]_i_2_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.124    16.147 r  debouncer/DIGITS_d[43]_i_1/O
                         net (fo=1, routed)           0.000    16.147    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][24]
    SLICE_X38Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.518    18.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X38Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[43]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.201    18.692    
    SLICE_X38Y56         FDRE (Setup_fdre_C_D)        0.077    18.769    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[43]
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                         -16.147    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.701ns  (logic 0.766ns (20.695%)  route 2.935ns (79.305%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 12.427 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.633    12.427    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.518    12.945 r  rojobot_2/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=12, routed)          2.084    15.029    rojobot_2/BOTREGIF/Q[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.153 f  rojobot_2/BOTREGIF/DIGITS_d[50]_i_3/O
                         net (fo=1, routed)           0.851    16.004    debouncer/BotInfo_reg[1]_1
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.128 r  debouncer/DIGITS_d[50]_i_1/O
                         net (fo=1, routed)           0.000    16.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[12]_0
    SLICE_X38Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.518    18.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X38Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.201    18.692    
    SLICE_X38Y55         FDRE (Setup_fdre_C_D)        0.081    18.773    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]
  -------------------------------------------------------------------
                         required time                         18.773    
                         arrival time                         -16.128    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.601ns  (logic 0.715ns (19.858%)  route 2.886ns (80.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 18.497 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X44Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.419    12.847 r  rojobot_2/BOTREGIF/LocY_reg[3]/Q
                         net (fo=15, routed)          2.886    15.732    debouncer/LocY_reg[7][3]
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.296    16.028 r  debouncer/DIGITS_d[3]_i_1/O
                         net (fo=1, routed)           0.000    16.028    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][3]
    SLICE_X41Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.517    18.497    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X41Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/C
                         clock pessimism              0.395    18.892    
                         clock uncertainty           -0.201    18.691    
    SLICE_X41Y57         FDRE (Setup_fdre_C_D)        0.032    18.723    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                         -16.028    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.594ns  (logic 0.766ns (21.316%)  route 2.828ns (78.684%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 18.497 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 12.427 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.633    12.427    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.518    12.945 r  rojobot_2/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=6, routed)           2.009    14.953    rojobot_2/BOTREGIF/Q[6]
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.124    15.077 r  rojobot_2/BOTREGIF/DIGITS_d[35]_i_3/O
                         net (fo=1, routed)           0.819    15.896    debouncer/swtch_db_reg[13]_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.020 r  debouncer/DIGITS_d[35]_i_1/O
                         net (fo=1, routed)           0.000    16.020    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][20]
    SLICE_X40Y58         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.517    18.497    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X40Y58         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/C
                         clock pessimism              0.395    18.892    
                         clock uncertainty           -0.201    18.691    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)        0.029    18.720    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                         -16.020    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        3.513ns  (logic 0.704ns (20.040%)  route 2.809ns (79.960%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.456    12.884 r  rojobot_2/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=13, routed)          2.025    14.909    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/BotInfo_reg[0][0]
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.033 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[40]_i_2/O
                         net (fo=1, routed)           0.784    15.817    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.941 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[40]_i_1/O
                         net (fo=1, routed)           0.000    15.941    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][22]
    SLICE_X40Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.518    18.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X40Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[40]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.201    18.692    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)        0.029    18.721    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[40]
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                         -15.941    
  -------------------------------------------------------------------
                         slack                                  2.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.231ns (32.468%)  route 0.480ns (67.532%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.566    -0.598    rojobot_1/BOTREGIF/clk_out2
    SLICE_X45Y60         FDCE                                         r  rojobot_1/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  rojobot_1/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.194    -0.263    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[15]
    SLICE_X46Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.218 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_2/O
                         net (fo=1, routed)           0.286     0.068    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_2_n_0
    SLICE_X48Y55         LUT4 (Prop_lut4_I3_O)        0.045     0.113 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.113    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/D[15]
    SLICE_X48Y55         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.837    -0.836    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X48Y55         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.201    -0.078    
    SLICE_X48Y55         FDCE (Hold_fdce_C_D)         0.092     0.014    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.291ns (39.863%)  route 0.439ns (60.137%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.565    -0.599    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y58         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.148    -0.451 r  rojobot_2/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=2, routed)           0.157    -0.294    debouncer/Sensors_reg[7][0]
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.098    -0.196 r  debouncer/DIGITS_d[16]_i_2/O
                         net (fo=1, routed)           0.282     0.086    debouncer/DIGITS_d[16]_i_2_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.045     0.131 r  debouncer/DIGITS_d[16]_i_1/O
                         net (fo=1, routed)           0.000     0.131    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][9]
    SLICE_X40Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.839    -0.834    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X40Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[16]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.201    -0.076    
    SLICE_X40Y57         FDRE (Hold_fdre_C_D)         0.092     0.016    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.443%)  route 0.575ns (75.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.565    -0.599    rojobot_2/BOTREGIF/clk_out2
    SLICE_X47Y59         FDCE                                         r  rojobot_2/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  rojobot_2/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           0.575     0.117    rojobot_2/BOTREGIF/upd_sysregs
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.045     0.162 r  rojobot_2/BOTREGIF/IO_BotUpdt_Sync_2_i_1/O
                         net (fo=1, routed)           0.000     0.162    rojobot_2_n_0
    SLICE_X44Y59         FDRE                                         r  IO_BotUpdt_Sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.837    -0.836    clk_out
    SLICE_X44Y59         FDRE                                         r  IO_BotUpdt_Sync_2_reg/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.201    -0.078    
    SLICE_X44Y59         FDRE (Hold_fdre_C_D)         0.091     0.013    IO_BotUpdt_Sync_2_reg
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.209ns (27.061%)  route 0.563ns (72.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.564    -0.600    rojobot_1/BOTREGIF/clk_out2
    SLICE_X38Y65         FDCE                                         r  rojobot_1/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  rojobot_1/BOTREGIF/LocY_reg[3]/Q
                         net (fo=13, routed)          0.563     0.127    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[27]
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.172 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000     0.172    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/D[27]
    SLICE_X40Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.835    -0.838    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X40Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.201    -0.080    
    SLICE_X40Y64         FDCE (Hold_fdce_C_D)         0.092     0.012    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.226ns (29.483%)  route 0.541ns (70.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.567    -0.597    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  rojobot_2/BOTREGIF/LocY_reg[5]/Q
                         net (fo=11, routed)          0.541     0.071    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7][5]
    SLICE_X45Y64         LUT6 (Prop_lut6_I1_O)        0.098     0.169 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000     0.169    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/D[29]
    SLICE_X45Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.833    -0.840    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.201    -0.082    
    SLICE_X45Y64         FDCE (Hold_fdce_C_D)         0.091     0.009    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.169%)  route 0.590ns (73.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.565    -0.599    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y59         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  rojobot_2/BOTREGIF/LocY_reg[7]/Q
                         net (fo=12, routed)          0.590     0.154    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7][7]
    SLICE_X42Y63         LUT6 (Prop_lut6_I1_O)        0.045     0.199 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.199    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/D[31]
    SLICE_X42Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.833    -0.840    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X42Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.201    -0.082    
    SLICE_X42Y63         FDCE (Hold_fdce_C_D)         0.121     0.039    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.005%)  route 0.589ns (75.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.567    -0.597    rojobot_2/BOTREGIF/clk_out2
    SLICE_X44Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  rojobot_2/BOTREGIF/LocY_reg[1]/Q
                         net (fo=17, routed)          0.589     0.133    debouncer/LocY_reg[7][1]
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.045     0.178 r  debouncer/DIGITS_d[49]_i_1/O
                         net (fo=1, routed)           0.000     0.178    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][26]
    SLICE_X39Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.839    -0.834    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X39Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.201    -0.076    
    SLICE_X39Y57         FDRE (Hold_fdre_C_D)         0.092     0.016    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.226ns (28.116%)  route 0.578ns (71.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.567    -0.597    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  rojobot_2/BOTREGIF/LocX_reg[6]/Q
                         net (fo=12, routed)          0.578     0.109    debouncer/Q[6]
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.098     0.207 r  debouncer/DIGITS_d[26]_i_1/O
                         net (fo=1, routed)           0.000     0.207    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][15]
    SLICE_X42Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.838    -0.835    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X42Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[26]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.201    -0.077    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.121     0.044    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.894%)  route 0.592ns (76.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.568    -0.596    rojobot_1/BOTREGIF/clk_out2
    SLICE_X37Y61         FDCE                                         r  rojobot_1/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  rojobot_1/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           0.592     0.137    rojobot_1/BOTREGIF/IO_BotUpdt_Sync_reg
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.045     0.182 r  rojobot_1/BOTREGIF/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000     0.182    rojobot_1_n_76
    SLICE_X40Y61         FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.838    -0.835    clk_out
    SLICE_X40Y61         FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.201    -0.077    
    SLICE_X40Y61         FDRE (Hold_fdre_C_D)         0.091     0.014    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.667%)  route 0.575ns (73.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.565    -0.599    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  rojobot_2/BOTREGIF/LocX_reg[3]/Q
                         net (fo=16, routed)          0.575     0.139    debouncer/Q[3]
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.184 r  debouncer/DIGITS_d[35]_i_1/O
                         net (fo=1, routed)           0.000     0.184    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][20]
    SLICE_X40Y58         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.839    -0.834    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X40Y58         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.201    -0.076    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.091     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        4.084ns  (logic 0.766ns (18.756%)  route 3.318ns (81.244%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 12.426 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.632    12.426    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y59         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.518    12.944 r  rojobot_2/BOTREGIF/LocY_reg[7]/Q
                         net (fo=12, routed)          2.525    15.469    debouncer/LocY_reg[7][7]
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.124    15.593 r  debouncer/DIGITS_d[59]_i_5/O
                         net (fo=1, routed)           0.793    16.386    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/in_progress_reg_0
    SLICE_X37Y57         LUT5 (Prop_lut5_I4_O)        0.124    16.510 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[59]_i_2/O
                         net (fo=1, routed)           0.000    16.510    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][29]
    SLICE_X37Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.518    18.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X37Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[59]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.201    18.692    
    SLICE_X37Y57         FDRE (Setup_fdre_C_D)        0.029    18.721    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[59]
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                         -16.510    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.956ns  (logic 0.704ns (17.795%)  route 3.252ns (82.205%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 18.497 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.456    12.884 r  rojobot_2/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=13, routed)          2.632    15.515    rojobot_2/BOTREGIF/Q[0]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.124    15.639 r  rojobot_2/BOTREGIF/DIGITS_d[49]_i_2/O
                         net (fo=1, routed)           0.620    16.260    debouncer/BotInfo_reg[0]
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.124    16.384 r  debouncer/DIGITS_d[49]_i_1/O
                         net (fo=1, routed)           0.000    16.384    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][26]
    SLICE_X39Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.517    18.497    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X39Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/C
                         clock pessimism              0.395    18.892    
                         clock uncertainty           -0.201    18.691    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.031    18.722    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]
  -------------------------------------------------------------------
                         required time                         18.722    
                         arrival time                         -16.384    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.402ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.888ns  (logic 0.704ns (18.109%)  route 3.184ns (81.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 18.495 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.456    12.884 r  rojobot_2/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=13, routed)          2.389    15.272    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/BotInfo_reg[0][0]
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.396 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[42]_i_3/O
                         net (fo=1, routed)           0.795    16.191    debouncer/BotInfo_reg[0]_0
    SLICE_X43Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.315 r  debouncer/DIGITS_d[42]_i_1/O
                         net (fo=1, routed)           0.000    16.315    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[14]
    SLICE_X43Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.515    18.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X43Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]/C
                         clock pessimism              0.395    18.890    
                         clock uncertainty           -0.201    18.689    
    SLICE_X43Y55         FDRE (Setup_fdre_C_D)        0.029    18.718    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[42]
  -------------------------------------------------------------------
                         required time                         18.718    
                         arrival time                         -16.315    
  -------------------------------------------------------------------
                         slack                                  2.402    

Slack (MET) :             2.482ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.859ns  (logic 0.704ns (18.244%)  route 3.155ns (81.756%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 18.494 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.456    12.884 r  rojobot_2/BOTREGIF/BotInfo_reg[2]/Q
                         net (fo=9, routed)           2.179    15.063    debouncer/BotInfo_reg[7][2]
    SLICE_X43Y57         LUT6 (Prop_lut6_I3_O)        0.124    15.187 r  debouncer/DIGITS_d[2]_i_2/O
                         net (fo=1, routed)           0.976    16.162    debouncer/DIGITS_d[2]_i_2_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124    16.286 r  debouncer/DIGITS_d[2]_i_1/O
                         net (fo=1, routed)           0.000    16.286    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][2]
    SLICE_X42Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.514    18.494    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X42Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[2]/C
                         clock pessimism              0.395    18.889    
                         clock uncertainty           -0.201    18.688    
    SLICE_X42Y57         FDRE (Setup_fdre_C_D)        0.081    18.769    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[2]
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                         -16.286    
  -------------------------------------------------------------------
                         slack                                  2.482    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocX_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.689ns  (logic 0.842ns (22.822%)  route 2.847ns (77.178%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.419    12.847 r  rojobot_2/BOTREGIF/LocX_reg[5]/Q
                         net (fo=10, routed)          2.211    15.057    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/LocX_reg[5][0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.299    15.356 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[41]_i_2/O
                         net (fo=1, routed)           0.637    15.993    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HWDATA_reg[21]
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    16.117 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[41]_i_1/O
                         net (fo=1, routed)           0.000    16.117    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][23]
    SLICE_X40Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.518    18.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X40Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.201    18.692    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)        0.031    18.723    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[41]
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                         -16.117    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.721ns  (logic 0.766ns (20.585%)  route 2.955ns (79.415%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns = ( 12.426 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.632    12.426    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y59         FDCE                                         r  rojobot_2/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.518    12.944 r  rojobot_2/BOTREGIF/LocX_reg[7]/Q
                         net (fo=12, routed)          2.142    15.086    debouncer/Q[7]
    SLICE_X39Y58         LUT6 (Prop_lut6_I2_O)        0.124    15.210 r  debouncer/DIGITS_d[43]_i_2/O
                         net (fo=1, routed)           0.813    16.023    debouncer/DIGITS_d[43]_i_2_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I5_O)        0.124    16.147 r  debouncer/DIGITS_d[43]_i_1/O
                         net (fo=1, routed)           0.000    16.147    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][24]
    SLICE_X38Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.518    18.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X38Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[43]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.201    18.692    
    SLICE_X38Y56         FDRE (Setup_fdre_C_D)        0.077    18.769    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[43]
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                         -16.147    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.701ns  (logic 0.766ns (20.695%)  route 2.935ns (79.305%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 12.427 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.633    12.427    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.518    12.945 r  rojobot_2/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=12, routed)          2.084    15.029    rojobot_2/BOTREGIF/Q[1]
    SLICE_X38Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.153 f  rojobot_2/BOTREGIF/DIGITS_d[50]_i_3/O
                         net (fo=1, routed)           0.851    16.004    debouncer/BotInfo_reg[1]_1
    SLICE_X38Y55         LUT6 (Prop_lut6_I5_O)        0.124    16.128 r  debouncer/DIGITS_d[50]_i_1/O
                         net (fo=1, routed)           0.000    16.128    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/swtch_db_reg[12]_0
    SLICE_X38Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.518    18.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X38Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.201    18.692    
    SLICE_X38Y55         FDRE (Setup_fdre_C_D)        0.081    18.773    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[50]
  -------------------------------------------------------------------
                         required time                         18.773    
                         arrival time                         -16.128    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.601ns  (logic 0.715ns (19.858%)  route 2.886ns (80.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 18.497 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X44Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.419    12.847 r  rojobot_2/BOTREGIF/LocY_reg[3]/Q
                         net (fo=15, routed)          2.886    15.732    debouncer/LocY_reg[7][3]
    SLICE_X41Y57         LUT6 (Prop_lut6_I4_O)        0.296    16.028 r  debouncer/DIGITS_d[3]_i_1/O
                         net (fo=1, routed)           0.000    16.028    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][3]
    SLICE_X41Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.517    18.497    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X41Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]/C
                         clock pessimism              0.395    18.892    
                         clock uncertainty           -0.201    18.691    
    SLICE_X41Y57         FDRE (Setup_fdre_C_D)        0.032    18.723    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[3]
  -------------------------------------------------------------------
                         required time                         18.723    
                         arrival time                         -16.028    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.700ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.594ns  (logic 0.766ns (21.316%)  route 2.828ns (78.684%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 18.497 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 12.427 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.633    12.427    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.518    12.945 r  rojobot_2/BOTREGIF/BotInfo_reg[6]/Q
                         net (fo=6, routed)           2.009    14.953    rojobot_2/BOTREGIF/Q[6]
    SLICE_X44Y58         LUT6 (Prop_lut6_I3_O)        0.124    15.077 r  rojobot_2/BOTREGIF/DIGITS_d[35]_i_3/O
                         net (fo=1, routed)           0.819    15.896    debouncer/swtch_db_reg[13]_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.124    16.020 r  debouncer/DIGITS_d[35]_i_1/O
                         net (fo=1, routed)           0.000    16.020    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][20]
    SLICE_X40Y58         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.517    18.497    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X40Y58         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/C
                         clock pessimism              0.395    18.892    
                         clock uncertainty           -0.201    18.691    
    SLICE_X40Y58         FDRE (Setup_fdre_C_D)        0.029    18.720    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]
  -------------------------------------------------------------------
                         required time                         18.720    
                         arrival time                         -16.020    
  -------------------------------------------------------------------
                         slack                                  2.700    

Slack (MET) :             2.780ns  (required time - arrival time)
  Source:                 rojobot_2/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        3.513ns  (logic 0.704ns (20.040%)  route 2.809ns (79.960%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 18.498 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 12.428 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.634    12.428    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.456    12.884 r  rojobot_2/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=13, routed)          2.025    14.909    mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/BotInfo_reg[0][0]
    SLICE_X36Y55         LUT6 (Prop_lut6_I0_O)        0.124    15.033 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser_to_ahb_lite_bridge/DIGITS_d[40]_i_2/O
                         net (fo=1, routed)           0.784    15.817    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X40Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.941 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/DIGITS_d[40]_i_1/O
                         net (fo=1, routed)           0.000    15.941    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][22]
    SLICE_X40Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.518    18.498    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X40Y56         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[40]/C
                         clock pessimism              0.395    18.893    
                         clock uncertainty           -0.201    18.692    
    SLICE_X40Y56         FDRE (Setup_fdre_C_D)        0.029    18.721    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[40]
  -------------------------------------------------------------------
                         required time                         18.721    
                         arrival time                         -15.941    
  -------------------------------------------------------------------
                         slack                                  2.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.231ns (32.468%)  route 0.480ns (67.532%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.566    -0.598    rojobot_1/BOTREGIF/clk_out2
    SLICE_X45Y60         FDCE                                         r  rojobot_1/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  rojobot_1/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.194    -0.263    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[15]
    SLICE_X46Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.218 f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_2/O
                         net (fo=1, routed)           0.286     0.068    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_2_n_0
    SLICE_X48Y55         LUT4 (Prop_lut4_I3_O)        0.045     0.113 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.113    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/D[15]
    SLICE_X48Y55         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.837    -0.836    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X48Y55         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.201    -0.078    
    SLICE_X48Y55         FDCE (Hold_fdce_C_D)         0.092     0.014    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.291ns (39.863%)  route 0.439ns (60.137%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.565    -0.599    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y58         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.148    -0.451 r  rojobot_2/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=2, routed)           0.157    -0.294    debouncer/Sensors_reg[7][0]
    SLICE_X46Y58         LUT6 (Prop_lut6_I3_O)        0.098    -0.196 r  debouncer/DIGITS_d[16]_i_2/O
                         net (fo=1, routed)           0.282     0.086    debouncer/DIGITS_d[16]_i_2_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.045     0.131 r  debouncer/DIGITS_d[16]_i_1/O
                         net (fo=1, routed)           0.000     0.131    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][9]
    SLICE_X40Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.839    -0.834    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X40Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[16]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.201    -0.076    
    SLICE_X40Y57         FDRE (Hold_fdre_C_D)         0.092     0.016    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.443%)  route 0.575ns (75.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.565    -0.599    rojobot_2/BOTREGIF/clk_out2
    SLICE_X47Y59         FDCE                                         r  rojobot_2/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  rojobot_2/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           0.575     0.117    rojobot_2/BOTREGIF/upd_sysregs
    SLICE_X44Y59         LUT3 (Prop_lut3_I1_O)        0.045     0.162 r  rojobot_2/BOTREGIF/IO_BotUpdt_Sync_2_i_1/O
                         net (fo=1, routed)           0.000     0.162    rojobot_2_n_0
    SLICE_X44Y59         FDRE                                         r  IO_BotUpdt_Sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.837    -0.836    clk_out
    SLICE_X44Y59         FDRE                                         r  IO_BotUpdt_Sync_2_reg/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.201    -0.078    
    SLICE_X44Y59         FDRE (Hold_fdre_C_D)         0.091     0.013    IO_BotUpdt_Sync_2_reg
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.209ns (27.061%)  route 0.563ns (72.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.564    -0.600    rojobot_1/BOTREGIF/clk_out2
    SLICE_X38Y65         FDCE                                         r  rojobot_1/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.164    -0.436 r  rojobot_1/BOTREGIF/LocY_reg[3]/Q
                         net (fo=13, routed)          0.563     0.127    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/IO_BotInfo[27]
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.172 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000     0.172    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/D[27]
    SLICE_X40Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.835    -0.838    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X40Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.201    -0.080    
    SLICE_X40Y64         FDCE (Hold_fdce_C_D)         0.092     0.012    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.172    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.226ns (29.483%)  route 0.541ns (70.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.567    -0.597    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  rojobot_2/BOTREGIF/LocY_reg[5]/Q
                         net (fo=11, routed)          0.541     0.071    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7][5]
    SLICE_X45Y64         LUT6 (Prop_lut6_I1_O)        0.098     0.169 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[29]_i_1/O
                         net (fo=1, routed)           0.000     0.169    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/D[29]
    SLICE_X45Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.833    -0.840    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X45Y64         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.201    -0.082    
    SLICE_X45Y64         FDCE (Hold_fdce_C_D)         0.091     0.009    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.169    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.209ns (26.169%)  route 0.590ns (73.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.565    -0.599    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y59         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  rojobot_2/BOTREGIF/LocY_reg[7]/Q
                         net (fo=12, routed)          0.590     0.154    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[7][7]
    SLICE_X42Y63         LUT6 (Prop_lut6_I1_O)        0.045     0.199 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.199    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/D[31]
    SLICE_X42Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.833    -0.840    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X42Y63         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.557    -0.284    
                         clock uncertainty            0.201    -0.082    
    SLICE_X42Y63         FDCE (Hold_fdce_C_D)         0.121     0.039    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (24.005%)  route 0.589ns (75.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.567    -0.597    rojobot_2/BOTREGIF/clk_out2
    SLICE_X44Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  rojobot_2/BOTREGIF/LocY_reg[1]/Q
                         net (fo=17, routed)          0.589     0.133    debouncer/LocY_reg[7][1]
    SLICE_X39Y57         LUT6 (Prop_lut6_I3_O)        0.045     0.178 r  debouncer/DIGITS_d[49]_i_1/O
                         net (fo=1, routed)           0.000     0.178    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][26]
    SLICE_X39Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.839    -0.834    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X39Y57         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.201    -0.076    
    SLICE_X39Y57         FDRE (Hold_fdre_C_D)         0.092     0.016    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/LocX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.226ns (28.116%)  route 0.578ns (71.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.567    -0.597    rojobot_2/BOTREGIF/clk_out2
    SLICE_X45Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDCE (Prop_fdce_C_Q)         0.128    -0.469 r  rojobot_2/BOTREGIF/LocX_reg[6]/Q
                         net (fo=12, routed)          0.578     0.109    debouncer/Q[6]
    SLICE_X42Y55         LUT6 (Prop_lut6_I1_O)        0.098     0.207 r  debouncer/DIGITS_d[26]_i_1/O
                         net (fo=1, routed)           0.000     0.207    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][15]
    SLICE_X42Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.838    -0.835    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X42Y55         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[26]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.201    -0.077    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.121     0.044    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.207    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 rojobot_1/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.894%)  route 0.592ns (76.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.568    -0.596    rojobot_1/BOTREGIF/clk_out2
    SLICE_X37Y61         FDCE                                         r  rojobot_1/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  rojobot_1/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           0.592     0.137    rojobot_1/BOTREGIF/IO_BotUpdt_Sync_reg
    SLICE_X40Y61         LUT3 (Prop_lut3_I1_O)        0.045     0.182 r  rojobot_1/BOTREGIF/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000     0.182    rojobot_1_n_76
    SLICE_X40Y61         FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.838    -0.835    clk_out
    SLICE_X40Y61         FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.201    -0.077    
    SLICE_X40Y61         FDRE (Hold_fdre_C_D)         0.091     0.014    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 rojobot_2/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.667%)  route 0.575ns (73.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.565    -0.599    rojobot_2/BOTREGIF/clk_out2
    SLICE_X46Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  rojobot_2/BOTREGIF/LocX_reg[3]/Q
                         net (fo=16, routed)          0.575     0.139    debouncer/Q[3]
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.184 r  debouncer/DIGITS_d[35]_i_1/O
                         net (fo=1, routed)           0.000     0.184    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/HWDATA_reg[31][20]
    SLICE_X40Y58         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.839    -0.834    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/clk_out1
    SLICE_X40Y58         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]/C
                         clock pessimism              0.557    -0.278    
                         clock uncertainty            0.201    -0.076    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.091     0.015    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_7seg_disp/DIGITS_d_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.458ns  (logic 0.704ns (20.357%)  route 2.754ns (79.643%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 25.157 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.634    19.094    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.456    19.550 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/Q
                         net (fo=2, routed)           2.033    21.583    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][0]
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.124    21.707 r  rojobot_2/BOTREGIF/DataOut[0]_i_2/O
                         net (fo=1, routed)           0.721    22.429    rojobot_2/BOTCPU/BotInfo_int_reg[0]
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124    22.553 r  rojobot_2/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000    22.553    rojobot_2/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    25.157    rojobot_2/BOTREGIF/clk_out2
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.395    25.553    
                         clock uncertainty           -0.203    25.350    
    SLICE_X48Y59         FDRE (Setup_fdre_C_D)        0.029    25.379    rojobot_2/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         25.379    
                         arrival time                         -22.553    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.206ns  (logic 0.766ns (23.892%)  route 2.440ns (76.108%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 25.161 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.637    19.097    debouncer/clk_out1
    SLICE_X34Y61         FDRE                                         r  debouncer/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.518    19.615 r  debouncer/swtch_db_reg[7]/Q
                         net (fo=4, routed)           1.700    21.316    rojobot_1/BOTCPU/sw_debounced[5]
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124    21.440 r  rojobot_1/BOTCPU/DataOut[7]_i_3__0/O
                         net (fo=1, routed)           0.740    22.179    rojobot_1/BOTCPU/DataOut[7]_i_3__0_n_0
    SLICE_X39Y61         LUT4 (Prop_lut4_I3_O)        0.124    22.303 r  rojobot_1/BOTCPU/DataOut[7]_i_1__0/O
                         net (fo=1, routed)           0.000    22.303    rojobot_1/BOTREGIF/kcpsm6_rom_1[7]
    SLICE_X39Y61         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.515    25.161    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y61         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.395    25.557    
                         clock uncertainty           -0.203    25.354    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)        0.029    25.383    rojobot_1/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         25.383    
                         arrival time                         -22.303    
  -------------------------------------------------------------------
                         slack                                  3.079    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.992ns  (logic 0.704ns (23.533%)  route 2.288ns (76.467%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 25.158 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.634    19.094    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.456    19.550 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[4]/Q
                         net (fo=2, routed)           1.453    21.003    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][4]
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    21.127 r  rojobot_2/BOTREGIF/DataOut[4]_i_3__0/O
                         net (fo=1, routed)           0.835    21.962    rojobot_2/BOTCPU/BotInfo_int_reg[4]
    SLICE_X49Y57         LUT4 (Prop_lut4_I3_O)        0.124    22.086 r  rojobot_2/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000    22.086    rojobot_2/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X49Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.512    25.158    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.395    25.554    
                         clock uncertainty           -0.203    25.351    
    SLICE_X49Y57         FDRE (Setup_fdre_C_D)        0.031    25.382    rojobot_2/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                         -22.086    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.901ns  (logic 0.704ns (24.267%)  route 2.197ns (75.733%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 25.159 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 19.099 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.639    19.099    debouncer/clk_out1
    SLICE_X32Y59         FDRE                                         r  debouncer/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.456    19.555 r  debouncer/swtch_db_reg[6]/Q
                         net (fo=4, routed)           1.624    21.179    rojobot_1/BOTCPU/sw_debounced[4]
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.124    21.303 r  rojobot_1/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.573    21.876    rojobot_1/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X39Y63         LUT4 (Prop_lut4_I3_O)        0.124    22.000 r  rojobot_1/BOTCPU/DataOut[6]_i_1__0/O
                         net (fo=1, routed)           0.000    22.000    rojobot_1/BOTREGIF/kcpsm6_rom_1[6]
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.513    25.159    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.395    25.555    
                         clock uncertainty           -0.203    25.352    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)        0.031    25.383    rojobot_1/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         25.383    
                         arrival time                         -22.000    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.831ns  (logic 0.766ns (27.059%)  route 2.065ns (72.941%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 25.157 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.637    19.097    debouncer/clk_out1
    SLICE_X34Y61         FDRE                                         r  debouncer/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.518    19.615 r  debouncer/swtch_db_reg[7]/Q
                         net (fo=4, routed)           1.906    21.521    rojobot_2/BOTCPU/sw_debounced[5]
    SLICE_X48Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.645 r  rojobot_2/BOTCPU/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.159    21.804    rojobot_2/BOTCPU/DataOut[7]_i_3_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I3_O)        0.124    21.928 r  rojobot_2/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000    21.928    rojobot_2/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    25.157    rojobot_2/BOTREGIF/clk_out2
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.395    25.553    
                         clock uncertainty           -0.203    25.350    
    SLICE_X48Y59         FDRE (Setup_fdre_C_D)        0.031    25.381    rojobot_2/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         25.381    
                         arrival time                         -21.928    
  -------------------------------------------------------------------
                         slack                                  3.452    

Slack (MET) :             3.636ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.650ns  (logic 0.704ns (26.571%)  route 1.946ns (73.429%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 25.158 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.634    19.094    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.456    19.550 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[6]/Q
                         net (fo=2, routed)           1.395    20.945    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][6]
    SLICE_X47Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.069 r  rojobot_2/BOTREGIF/DataOut[6]_i_3__0/O
                         net (fo=1, routed)           0.551    21.620    rojobot_2/BOTCPU/BotInfo_int_reg[6]
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.124    21.744 r  rojobot_2/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000    21.744    rojobot_2/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X48Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.512    25.158    rojobot_2/BOTREGIF/clk_out2
    SLICE_X48Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.395    25.554    
                         clock uncertainty           -0.203    25.351    
    SLICE_X48Y57         FDRE (Setup_fdre_C_D)        0.029    25.380    rojobot_2/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         25.380    
                         arrival time                         -21.744    
  -------------------------------------------------------------------
                         slack                                  3.636    

Slack (MET) :             3.669ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.617ns  (logic 0.766ns (29.269%)  route 1.851ns (70.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 25.160 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 19.095 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.635    19.095    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518    19.613 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=1, routed)           1.095    20.709    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][2]
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.124    20.833 r  rojobot_1/BOTREGIF/DataOut[2]_i_2__0/O
                         net (fo=1, routed)           0.756    21.588    rojobot_1/BOTCPU/BotInfo_int_reg[2]
    SLICE_X39Y62         LUT4 (Prop_lut4_I2_O)        0.124    21.712 r  rojobot_1/BOTCPU/DataOut[2]_i_1__0/O
                         net (fo=1, routed)           0.000    21.712    rojobot_1/BOTREGIF/kcpsm6_rom_1[2]
    SLICE_X39Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.514    25.160    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.395    25.556    
                         clock uncertainty           -0.203    25.353    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.029    25.382    rojobot_1/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                         -21.712    
  -------------------------------------------------------------------
                         slack                                  3.669    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.545ns  (logic 0.766ns (30.093%)  route 1.779ns (69.907%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 25.161 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 19.095 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.635    19.095    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518    19.613 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.986    20.600    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][3]
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124    20.724 r  rojobot_1/BOTREGIF/DataOut[3]_i_2__0/O
                         net (fo=1, routed)           0.793    21.517    rojobot_1/BOTCPU/BotInfo_int_reg[3]
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.124    21.641 r  rojobot_1/BOTCPU/DataOut[3]_i_1__0/O
                         net (fo=1, routed)           0.000    21.641    rojobot_1/BOTREGIF/kcpsm6_rom_1[3]
    SLICE_X37Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.515    25.161    rojobot_1/BOTREGIF/clk_out2
    SLICE_X37Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.395    25.557    
                         clock uncertainty           -0.203    25.354    
    SLICE_X37Y62         FDRE (Setup_fdre_C_D)        0.029    25.383    rojobot_1/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         25.383    
                         arrival time                         -21.641    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.748ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.537ns  (logic 0.903ns (35.597%)  route 1.634ns (64.403%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 25.159 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 19.095 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.635    19.095    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.478    19.573 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.956    20.529    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][5]
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.301    20.830 r  rojobot_1/BOTREGIF/DataOut[5]_i_3__0/O
                         net (fo=1, routed)           0.678    21.508    rojobot_1/BOTCPU/BotInfo_int_reg[5]
    SLICE_X39Y63         LUT6 (Prop_lut6_I1_O)        0.124    21.632 r  rojobot_1/BOTCPU/DataOut[5]_i_1__0/O
                         net (fo=1, routed)           0.000    21.632    rojobot_1/BOTREGIF/kcpsm6_rom_1[5]
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.513    25.159    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.395    25.555    
                         clock uncertainty           -0.203    25.352    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)        0.029    25.381    rojobot_1/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         25.381    
                         arrival time                         -21.632    
  -------------------------------------------------------------------
                         slack                                  3.748    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        2.532ns  (logic 0.704ns (27.808%)  route 1.828ns (72.192%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 25.157 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.634    19.094    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X43Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.456    19.550 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[2]/Q
                         net (fo=2, routed)           1.096    20.646    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][2]
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.124    20.770 r  rojobot_2/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.732    21.502    rojobot_2/BOTCPU/BotInfo_int_reg[2]
    SLICE_X49Y60         LUT4 (Prop_lut4_I2_O)        0.124    21.626 r  rojobot_2/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000    21.626    rojobot_2/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X49Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    25.157    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.395    25.553    
                         clock uncertainty           -0.203    25.350    
    SLICE_X49Y60         FDRE (Setup_fdre_C_D)        0.029    25.379    rojobot_2/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         25.379    
                         arrival time                         -21.626    
  -------------------------------------------------------------------
                         slack                                  3.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.231ns (32.153%)  route 0.487ns (67.847%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.570    -0.594    debouncer/clk_out1
    SLICE_X32Y58         FDRE                                         r  debouncer/swtch_db_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  debouncer/swtch_db_reg[4]/Q
                         net (fo=4, routed)           0.341    -0.112    rojobot_1/BOTCPU/sw_debounced[2]
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.045    -0.067 r  rojobot_1/BOTCPU/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.146     0.079    rojobot_1/BOTCPU/DataOut[4]_i_3_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I3_O)        0.045     0.124 r  rojobot_1/BOTCPU/DataOut[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.124    rojobot_1/BOTREGIF/kcpsm6_rom_1[4]
    SLICE_X36Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTREGIF/clk_out2
    SLICE_X36Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.203    -0.076    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.091     0.015    rojobot_1/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.231ns (31.928%)  route 0.492ns (68.072%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.570    -0.594    debouncer/clk_out1
    SLICE_X32Y59         FDRE                                         r  debouncer/swtch_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  debouncer/swtch_db_reg[5]/Q
                         net (fo=4, routed)           0.352    -0.101    rojobot_2/BOTCPU/sw_debounced[3]
    SLICE_X49Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.056 r  rojobot_2/BOTCPU/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.140     0.084    rojobot_2/BOTCPU/DataOut[5]_i_3_n_0
    SLICE_X49Y60         LUT4 (Prop_lut4_I3_O)        0.045     0.129 r  rojobot_2/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.129    rojobot_2/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X49Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.835    -0.838    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.203    -0.078    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.092     0.014    rojobot_2/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.231ns (29.028%)  route 0.565ns (70.972%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.567    -0.597    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X43Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[1]/Q
                         net (fo=2, routed)           0.393    -0.063    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][1]
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.018 r  rojobot_2/BOTREGIF/DataOut[1]_i_2/O
                         net (fo=1, routed)           0.171     0.154    rojobot_2/BOTCPU/BotInfo_int_reg[1]
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.199 r  rojobot_2/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.199    rojobot_2/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X49Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.836    -0.837    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.203    -0.077    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.091     0.014    rojobot_2/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.254ns (31.250%)  route 0.559ns (68.750%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.565    -0.599    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=1, routed)           0.213    -0.222    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][1]
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.045    -0.177 r  rojobot_1/BOTREGIF/DataOut[1]_i_2__0/O
                         net (fo=1, routed)           0.346     0.169    rojobot_1/BOTCPU/BotInfo_int_reg[1]
    SLICE_X35Y62         LUT4 (Prop_lut4_I2_O)        0.045     0.214 r  rojobot_1/BOTCPU/DataOut[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.214    rojobot_1/BOTREGIF/kcpsm6_rom_1[1]
    SLICE_X35Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTREGIF/clk_out2
    SLICE_X35Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.203    -0.076    
    SLICE_X35Y62         FDRE (Hold_fdre_C_D)         0.091     0.015    rojobot_1/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.254ns (30.623%)  route 0.575ns (69.377%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.565    -0.599    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=1, routed)           0.345    -0.091    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][0]
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.046 r  rojobot_1/BOTREGIF/DataOut[0]_i_2__0/O
                         net (fo=1, routed)           0.231     0.185    rojobot_1/BOTCPU/BotInfo_int_reg[0]
    SLICE_X36Y64         LUT4 (Prop_lut4_I2_O)        0.045     0.230 r  rojobot_1/BOTCPU/DataOut[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.230    rojobot_1/BOTREGIF/kcpsm6_rom_1[0]
    SLICE_X36Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.836    -0.837    rojobot_1/BOTREGIF/clk_out2
    SLICE_X36Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.203    -0.077    
    SLICE_X36Y64         FDRE (Hold_fdre_C_D)         0.091     0.014    rojobot_1/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.231ns (27.754%)  route 0.601ns (72.246%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.570    -0.594    debouncer/clk_out1
    SLICE_X37Y56         FDRE                                         r  debouncer/swtch_db_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  debouncer/swtch_db_reg[3]/Q
                         net (fo=4, routed)           0.436    -0.018    rojobot_2/BOTCPU/sw_debounced[1]
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.027 r  rojobot_2/BOTCPU/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.166     0.193    rojobot_2/BOTCPU/DataOut[3]_i_3_n_0
    SLICE_X47Y60         LUT4 (Prop_lut4_I3_O)        0.045     0.238 r  rojobot_2/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.238    rojobot_2/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X47Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.835    -0.838    rojobot_2/BOTREGIF/clk_out2
    SLICE_X47Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.203    -0.078    
    SLICE_X47Y60         FDRE (Hold_fdre_C_D)         0.091     0.013    rojobot_2/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.231ns (27.560%)  route 0.607ns (72.440%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.567    -0.597    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X43Y59         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[7]/Q
                         net (fo=2, routed)           0.326    -0.131    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][7]
    SLICE_X47Y59         LUT6 (Prop_lut6_I5_O)        0.045    -0.086 r  rojobot_2/BOTREGIF/DataOut[7]_i_2/O
                         net (fo=1, routed)           0.282     0.196    rojobot_2/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I2_O)        0.045     0.241 r  rojobot_2/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.241    rojobot_2/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.836    -0.837    rojobot_2/BOTREGIF/clk_out2
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.203    -0.077    
    SLICE_X48Y59         FDRE (Hold_fdre_C_D)         0.092     0.015    rojobot_2/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.231ns (27.255%)  route 0.617ns (72.745%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.565    -0.599    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X40Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=1, routed)           0.349    -0.109    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][7]
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.045    -0.064 r  rojobot_1/BOTREGIF/DataOut[7]_i_2__0/O
                         net (fo=1, routed)           0.268     0.203    rojobot_1/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X39Y61         LUT4 (Prop_lut4_I2_O)        0.045     0.248 r  rojobot_1/BOTCPU/DataOut[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.248    rojobot_1/BOTREGIF/kcpsm6_rom_1[7]
    SLICE_X39Y61         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.838    -0.835    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y61         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.203    -0.075    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.091     0.016    rojobot_1/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.231ns (27.169%)  route 0.619ns (72.831%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.565    -0.599    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X40Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.328    -0.131    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][6]
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.086 r  rojobot_1/BOTREGIF/DataOut[6]_i_2__0/O
                         net (fo=1, routed)           0.292     0.206    rojobot_1/BOTCPU/BotInfo_int_reg[6]
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.045     0.251 r  rojobot_1/BOTCPU/DataOut[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.251    rojobot_1/BOTREGIF/kcpsm6_rom_1[6]
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.835    -0.838    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.203    -0.078    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.092     0.014    rojobot_1/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.254ns (29.046%)  route 0.620ns (70.954%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.565    -0.599    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.349    -0.086    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][3]
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.045    -0.041 r  rojobot_1/BOTREGIF/DataOut[3]_i_2__0/O
                         net (fo=1, routed)           0.271     0.230    rojobot_1/BOTCPU/BotInfo_int_reg[3]
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.045     0.275 r  rojobot_1/BOTCPU/DataOut[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.275    rojobot_1/BOTREGIF/kcpsm6_rom_1[3]
    SLICE_X37Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTREGIF/clk_out2
    SLICE_X37Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.203    -0.076    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.091     0.015    rojobot_1/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.261    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[1]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[1]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[2]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[2]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[5]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[5]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[6]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[6]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/Sensors_int_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 3.323ns (39.648%)  route 5.058ns (60.352%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 r  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 r  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I4_O)        0.355     7.022 r  rojobot_2/BOTCPU/Sensors_int[7]_i_1__0/O
                         net (fo=8, routed)           0.494     7.515    rojobot_2/BOTREGIF/write_strobe_flop_2[0]
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y59         FDCE                                         r  rojobot_2/BOTREGIF/Sensors_int_reg[7]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X49Y59         FDCE (Setup_fdce_C_CE)      -0.407    11.827    rojobot_2/BOTREGIF/Sensors_int_reg[7]
  -------------------------------------------------------------------
                         required time                         11.827    
                         arrival time                          -7.515    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.813ns  (logic 3.416ns (38.760%)  route 5.397ns (61.240%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 11.824 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.603     3.191    rojobot_2/BOTCPU/lower_reg_banks/ADDRA0
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.341 r  rojobot_2/BOTCPU/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.481     4.821    rojobot_2/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.356     5.177 r  rojobot_2/BOTCPU/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.376     6.553    rojobot_2/BOTREGIF/kcpsm6_rom[0]
    SLICE_X47Y58         LUT6 (Prop_lut6_I4_O)        0.332     6.885 r  rojobot_2/BOTREGIF/DataOut[3]_i_2/O
                         net (fo=1, routed)           0.938     7.823    rojobot_2/BOTCPU/BotInfo_int_reg[3]
    SLICE_X47Y60         LUT4 (Prop_lut4_I2_O)        0.124     7.947 r  rojobot_2/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     7.947    rojobot_2/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X47Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    11.824    rojobot_2/BOTREGIF/clk_out2
    SLICE_X47Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.487    12.312    
                         clock uncertainty           -0.078    12.234    
    SLICE_X47Y60         FDRE (Setup_fdre_C_D)        0.029    12.263    rojobot_2/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                          -7.947    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/LocX_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 3.295ns (38.847%)  route 5.187ns (61.153%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 11.825 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 f  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 f  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.327     6.994 r  rojobot_2/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.622     7.616    rojobot_2/BOTREGIF/write_strobe_flop_3[0]
    SLICE_X49Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.512    11.825    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_int_reg[0]/C
                         clock pessimism              0.487    12.313    
                         clock uncertainty           -0.078    12.235    
    SLICE_X49Y58         FDCE (Setup_fdce_C_CE)      -0.205    12.030    rojobot_2/BOTREGIF/LocX_int_reg[0]
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTREGIF/LocX_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 3.295ns (38.847%)  route 5.187ns (61.153%))
  Logic Levels:           3  (LUT5=2 RAMD32=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 11.825 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.674    -0.866    rojobot_2/BOTSIMPGM_2/clk_out2
    RAMB18_X1Y23         RAMB18E1                                     r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.588 r  rojobot_2/BOTSIMPGM_2/kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.723     3.311    rojobot_2/BOTCPU/lower_reg_banks/ADDRC1
    SLICE_X60Y59         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     3.464 f  rojobot_2/BOTCPU/lower_reg_banks/RAMC/O
                         net (fo=3, routed)           0.968     4.432    rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/I0
    SLICE_X59Y57         LUT5 (Prop_lut5_I0_O)        0.361     4.793 f  rojobot_2/BOTCPU/data_path_loop[2].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=38, routed)          1.874     6.667    rojobot_2/BOTCPU/port_id[2]
    SLICE_X49Y58         LUT5 (Prop_lut5_I0_O)        0.327     6.994 r  rojobot_2/BOTCPU/LocX_int[7]_i_1/O
                         net (fo=8, routed)           0.622     7.616    rojobot_2/BOTREGIF/write_strobe_flop_3[0]
    SLICE_X49Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.512    11.825    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y58         FDCE                                         r  rojobot_2/BOTREGIF/LocX_int_reg[1]/C
                         clock pessimism              0.487    12.313    
                         clock uncertainty           -0.078    12.235    
    SLICE_X49Y58         FDCE (Setup_fdce_C_CE)      -0.205    12.030    rojobot_2/BOTREGIF/LocX_int_reg[1]
  -------------------------------------------------------------------
                         required time                         12.030    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  4.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.927%)  route 0.131ns (48.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.567    -0.597    rojobot_1/BOTCPU/clk_out2
    SLICE_X31Y63         FDRE                                         r  rojobot_1/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  rojobot_1/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.131    -0.326    rojobot_1/BOTCPU/stack_ram_high/DIC0
    SLICE_X30Y62         RAMD32                                       r  rojobot_1/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.838    -0.835    rojobot_1/BOTCPU/stack_ram_high/WCLK
    SLICE_X30Y62         RAMD32                                       r  rojobot_1/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.078    -0.504    
    SLICE_X30Y62         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.360    rojobot_1/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMA/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.078    -0.484    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.284    rojobot_1/BOTCPU/lower_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.078    -0.484    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.284    rojobot_1/BOTCPU/lower_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMB/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.078    -0.484    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.284    rojobot_1/BOTCPU/lower_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.078    -0.484    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.284    rojobot_1/BOTCPU/lower_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMC/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.078    -0.484    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.284    rojobot_1/BOTCPU/lower_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMD32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMC_D1/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.078    -0.484    
    SLICE_X30Y63         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200    -0.284    rojobot_1/BOTCPU/lower_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMS32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMS32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMD/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.078    -0.484    
    SLICE_X30Y63         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.284    rojobot_1/BOTCPU/lower_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rojobot_1/BOTCPU/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_1/BOTCPU/lower_reg_banks/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.962%)  route 0.212ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.569    -0.595    rojobot_1/BOTCPU/clk_out2
    SLICE_X28Y62         FDRE                                         r  rojobot_1/BOTCPU/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rojobot_1/BOTCPU/sx_addr4_flop/Q
                         net (fo=20, routed)          0.212    -0.242    rojobot_1/BOTCPU/lower_reg_banks/ADDRD4
    SLICE_X30Y63         RAMS32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTCPU/lower_reg_banks/WCLK
    SLICE_X30Y63         RAMS32                                       r  rojobot_1/BOTCPU/lower_reg_banks/RAMD_D1/CLK
                         clock pessimism              0.275    -0.561    
                         clock uncertainty            0.078    -0.484    
    SLICE_X30Y63         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.284    rojobot_1/BOTCPU/lower_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 rojobot_2/BOTCPU/address_loop[8].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot_2/BOTCPU/stack_ram_high/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.565    -0.599    rojobot_2/BOTCPU/clk_out2
    SLICE_X61Y59         FDRE                                         r  rojobot_2/BOTCPU/address_loop[8].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rojobot_2/BOTCPU/address_loop[8].pc_flop/Q
                         net (fo=3, routed)           0.139    -0.319    rojobot_2/BOTCPU/stack_ram_high/DIC0
    SLICE_X60Y58         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_high/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.836    -0.837    rojobot_2/BOTCPU/stack_ram_high/WCLK
    SLICE_X60Y58         RAMD32                                       r  rojobot_2/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.254    -0.583    
                         clock uncertainty            0.078    -0.506    
    SLICE_X60Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.362    rojobot_2/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.828ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.458ns  (logic 0.704ns (20.357%)  route 2.754ns (79.643%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 25.157 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.634    19.094    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.456    19.550 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[0]/Q
                         net (fo=2, routed)           2.033    21.583    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][0]
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.124    21.707 r  rojobot_2/BOTREGIF/DataOut[0]_i_2/O
                         net (fo=1, routed)           0.721    22.429    rojobot_2/BOTCPU/BotInfo_int_reg[0]
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124    22.553 r  rojobot_2/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000    22.553    rojobot_2/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    25.157    rojobot_2/BOTREGIF/clk_out2
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.395    25.553    
                         clock uncertainty           -0.201    25.351    
    SLICE_X48Y59         FDRE (Setup_fdre_C_D)        0.029    25.380    rojobot_2/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         25.380    
                         arrival time                         -22.553    
  -------------------------------------------------------------------
                         slack                                  2.828    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.206ns  (logic 0.766ns (23.892%)  route 2.440ns (76.108%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 25.161 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.637    19.097    debouncer/clk_out1
    SLICE_X34Y61         FDRE                                         r  debouncer/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.518    19.615 r  debouncer/swtch_db_reg[7]/Q
                         net (fo=4, routed)           1.700    21.316    rojobot_1/BOTCPU/sw_debounced[5]
    SLICE_X39Y61         LUT6 (Prop_lut6_I0_O)        0.124    21.440 r  rojobot_1/BOTCPU/DataOut[7]_i_3__0/O
                         net (fo=1, routed)           0.740    22.179    rojobot_1/BOTCPU/DataOut[7]_i_3__0_n_0
    SLICE_X39Y61         LUT4 (Prop_lut4_I3_O)        0.124    22.303 r  rojobot_1/BOTCPU/DataOut[7]_i_1__0/O
                         net (fo=1, routed)           0.000    22.303    rojobot_1/BOTREGIF/kcpsm6_rom_1[7]
    SLICE_X39Y61         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.515    25.161    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y61         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.395    25.557    
                         clock uncertainty           -0.201    25.355    
    SLICE_X39Y61         FDRE (Setup_fdre_C_D)        0.029    25.384    rojobot_1/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         25.384    
                         arrival time                         -22.303    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.992ns  (logic 0.704ns (23.533%)  route 2.288ns (76.467%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 25.158 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.634    19.094    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.456    19.550 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[4]/Q
                         net (fo=2, routed)           1.453    21.003    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][4]
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.124    21.127 r  rojobot_2/BOTREGIF/DataOut[4]_i_3__0/O
                         net (fo=1, routed)           0.835    21.962    rojobot_2/BOTCPU/BotInfo_int_reg[4]
    SLICE_X49Y57         LUT4 (Prop_lut4_I3_O)        0.124    22.086 r  rojobot_2/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000    22.086    rojobot_2/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X49Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.512    25.158    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.395    25.554    
                         clock uncertainty           -0.201    25.352    
    SLICE_X49Y57         FDRE (Setup_fdre_C_D)        0.031    25.383    rojobot_2/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         25.383    
                         arrival time                         -22.086    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.901ns  (logic 0.704ns (24.267%)  route 2.197ns (75.733%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 25.159 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 19.099 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.639    19.099    debouncer/clk_out1
    SLICE_X32Y59         FDRE                                         r  debouncer/swtch_db_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.456    19.555 r  debouncer/swtch_db_reg[6]/Q
                         net (fo=4, routed)           1.624    21.179    rojobot_1/BOTCPU/sw_debounced[4]
    SLICE_X39Y62         LUT6 (Prop_lut6_I0_O)        0.124    21.303 r  rojobot_1/BOTCPU/DataOut[6]_i_3/O
                         net (fo=1, routed)           0.573    21.876    rojobot_1/BOTCPU/DataOut[6]_i_3_n_0
    SLICE_X39Y63         LUT4 (Prop_lut4_I3_O)        0.124    22.000 r  rojobot_1/BOTCPU/DataOut[6]_i_1__0/O
                         net (fo=1, routed)           0.000    22.000    rojobot_1/BOTREGIF/kcpsm6_rom_1[6]
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.513    25.159    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.395    25.555    
                         clock uncertainty           -0.201    25.353    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)        0.031    25.384    rojobot_1/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         25.384    
                         arrival time                         -22.000    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 debouncer/swtch_db_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.831ns  (logic 0.766ns (27.059%)  route 2.065ns (72.941%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 25.157 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 19.097 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.637    19.097    debouncer/clk_out1
    SLICE_X34Y61         FDRE                                         r  debouncer/swtch_db_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.518    19.615 r  debouncer/swtch_db_reg[7]/Q
                         net (fo=4, routed)           1.906    21.521    rojobot_2/BOTCPU/sw_debounced[5]
    SLICE_X48Y59         LUT6 (Prop_lut6_I3_O)        0.124    21.645 r  rojobot_2/BOTCPU/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.159    21.804    rojobot_2/BOTCPU/DataOut[7]_i_3_n_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I3_O)        0.124    21.928 r  rojobot_2/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000    21.928    rojobot_2/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    25.157    rojobot_2/BOTREGIF/clk_out2
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.395    25.553    
                         clock uncertainty           -0.201    25.351    
    SLICE_X48Y59         FDRE (Setup_fdre_C_D)        0.031    25.382    rojobot_2/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                         -21.928    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.638ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.650ns  (logic 0.704ns (26.571%)  route 1.946ns (73.429%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 25.158 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.634    19.094    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X44Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.456    19.550 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[6]/Q
                         net (fo=2, routed)           1.395    20.945    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][6]
    SLICE_X47Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.069 r  rojobot_2/BOTREGIF/DataOut[6]_i_3__0/O
                         net (fo=1, routed)           0.551    21.620    rojobot_2/BOTCPU/BotInfo_int_reg[6]
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.124    21.744 r  rojobot_2/BOTCPU/DataOut[6]_i_1/O
                         net (fo=1, routed)           0.000    21.744    rojobot_2/BOTREGIF/kcpsm6_rom_0[6]
    SLICE_X48Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.512    25.158    rojobot_2/BOTREGIF/clk_out2
    SLICE_X48Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.395    25.554    
                         clock uncertainty           -0.201    25.352    
    SLICE_X48Y57         FDRE (Setup_fdre_C_D)        0.029    25.381    rojobot_2/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         25.381    
                         arrival time                         -21.744    
  -------------------------------------------------------------------
                         slack                                  3.638    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.617ns  (logic 0.766ns (29.269%)  route 1.851ns (70.731%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 25.160 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 19.095 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.635    19.095    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518    19.613 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=1, routed)           1.095    20.709    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][2]
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.124    20.833 r  rojobot_1/BOTREGIF/DataOut[2]_i_2__0/O
                         net (fo=1, routed)           0.756    21.588    rojobot_1/BOTCPU/BotInfo_int_reg[2]
    SLICE_X39Y62         LUT4 (Prop_lut4_I2_O)        0.124    21.712 r  rojobot_1/BOTCPU/DataOut[2]_i_1__0/O
                         net (fo=1, routed)           0.000    21.712    rojobot_1/BOTREGIF/kcpsm6_rom_1[2]
    SLICE_X39Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.514    25.160    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.395    25.556    
                         clock uncertainty           -0.201    25.354    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)        0.029    25.383    rojobot_1/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         25.383    
                         arrival time                         -21.712    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.545ns  (logic 0.766ns (30.093%)  route 1.779ns (69.907%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 25.161 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 19.095 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.635    19.095    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.518    19.613 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.986    20.600    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][3]
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.124    20.724 r  rojobot_1/BOTREGIF/DataOut[3]_i_2__0/O
                         net (fo=1, routed)           0.793    21.517    rojobot_1/BOTCPU/BotInfo_int_reg[3]
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.124    21.641 r  rojobot_1/BOTCPU/DataOut[3]_i_1__0/O
                         net (fo=1, routed)           0.000    21.641    rojobot_1/BOTREGIF/kcpsm6_rom_1[3]
    SLICE_X37Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.515    25.161    rojobot_1/BOTREGIF/clk_out2
    SLICE_X37Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.395    25.557    
                         clock uncertainty           -0.201    25.355    
    SLICE_X37Y62         FDRE (Setup_fdre_C_D)        0.029    25.384    rojobot_1/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         25.384    
                         arrival time                         -21.641    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.537ns  (logic 0.903ns (35.597%)  route 1.634ns (64.403%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 25.159 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.905ns = ( 19.095 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.635    19.095    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.478    19.573 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[5]/Q
                         net (fo=1, routed)           0.956    20.529    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][5]
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.301    20.830 r  rojobot_1/BOTREGIF/DataOut[5]_i_3__0/O
                         net (fo=1, routed)           0.678    21.508    rojobot_1/BOTCPU/BotInfo_int_reg[5]
    SLICE_X39Y63         LUT6 (Prop_lut6_I1_O)        0.124    21.632 r  rojobot_1/BOTCPU/DataOut[5]_i_1__0/O
                         net (fo=1, routed)           0.000    21.632    rojobot_1/BOTREGIF/kcpsm6_rom_1[5]
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.513    25.159    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.395    25.555    
                         clock uncertainty           -0.201    25.353    
    SLICE_X39Y63         FDRE (Setup_fdre_C_D)        0.029    25.382    rojobot_1/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                         -21.632    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        2.532ns  (logic 0.704ns (27.808%)  route 1.828ns (72.192%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 25.157 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 19.094 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        1.634    19.094    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X43Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.456    19.550 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[2]/Q
                         net (fo=2, routed)           1.096    20.646    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][2]
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.124    20.770 r  rojobot_2/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.732    21.502    rojobot_2/BOTCPU/BotInfo_int_reg[2]
    SLICE_X49Y60         LUT4 (Prop_lut4_I2_O)        0.124    21.626 r  rojobot_2/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000    21.626    rojobot_2/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X49Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         1.511    25.157    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.395    25.553    
                         clock uncertainty           -0.201    25.351    
    SLICE_X49Y60         FDRE (Setup_fdre_C_D)        0.029    25.380    rojobot_2/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         25.380    
                         arrival time                         -21.626    
  -------------------------------------------------------------------
                         slack                                  3.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.231ns (32.153%)  route 0.487ns (67.847%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.570    -0.594    debouncer/clk_out1
    SLICE_X32Y58         FDRE                                         r  debouncer/swtch_db_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  debouncer/swtch_db_reg[4]/Q
                         net (fo=4, routed)           0.341    -0.112    rojobot_1/BOTCPU/sw_debounced[2]
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.045    -0.067 r  rojobot_1/BOTCPU/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.146     0.079    rojobot_1/BOTCPU/DataOut[4]_i_3_n_0
    SLICE_X36Y62         LUT4 (Prop_lut4_I3_O)        0.045     0.124 r  rojobot_1/BOTCPU/DataOut[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.124    rojobot_1/BOTREGIF/kcpsm6_rom_1[4]
    SLICE_X36Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTREGIF/clk_out2
    SLICE_X36Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.201    -0.078    
    SLICE_X36Y62         FDRE (Hold_fdre_C_D)         0.091     0.013    rojobot_1/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.231ns (31.928%)  route 0.492ns (68.072%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.570    -0.594    debouncer/clk_out1
    SLICE_X32Y59         FDRE                                         r  debouncer/swtch_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  debouncer/swtch_db_reg[5]/Q
                         net (fo=4, routed)           0.352    -0.101    rojobot_2/BOTCPU/sw_debounced[3]
    SLICE_X49Y59         LUT6 (Prop_lut6_I4_O)        0.045    -0.056 r  rojobot_2/BOTCPU/DataOut[5]_i_3/O
                         net (fo=1, routed)           0.140     0.084    rojobot_2/BOTCPU/DataOut[5]_i_3_n_0
    SLICE_X49Y60         LUT4 (Prop_lut4_I3_O)        0.045     0.129 r  rojobot_2/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.129    rojobot_2/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X49Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.835    -0.838    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.201    -0.080    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.092     0.012    rojobot_2/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.129    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.231ns (29.028%)  route 0.565ns (70.972%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.567    -0.597    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X43Y57         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[1]/Q
                         net (fo=2, routed)           0.393    -0.063    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][1]
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.018 r  rojobot_2/BOTREGIF/DataOut[1]_i_2/O
                         net (fo=1, routed)           0.171     0.154    rojobot_2/BOTCPU/BotInfo_int_reg[1]
    SLICE_X49Y57         LUT6 (Prop_lut6_I0_O)        0.045     0.199 r  rojobot_2/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.199    rojobot_2/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X49Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.836    -0.837    rojobot_2/BOTREGIF/clk_out2
    SLICE_X49Y57         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.201    -0.079    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.091     0.012    rojobot_2/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.199    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.254ns (31.250%)  route 0.559ns (68.750%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.565    -0.599    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=1, routed)           0.213    -0.222    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][1]
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.045    -0.177 r  rojobot_1/BOTREGIF/DataOut[1]_i_2__0/O
                         net (fo=1, routed)           0.346     0.169    rojobot_1/BOTCPU/BotInfo_int_reg[1]
    SLICE_X35Y62         LUT4 (Prop_lut4_I2_O)        0.045     0.214 r  rojobot_1/BOTCPU/DataOut[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.214    rojobot_1/BOTREGIF/kcpsm6_rom_1[1]
    SLICE_X35Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTREGIF/clk_out2
    SLICE_X35Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.201    -0.078    
    SLICE_X35Y62         FDRE (Hold_fdre_C_D)         0.091     0.013    rojobot_1/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.254ns (30.623%)  route 0.575ns (69.377%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.565    -0.599    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[0]/Q
                         net (fo=1, routed)           0.345    -0.091    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][0]
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.046 r  rojobot_1/BOTREGIF/DataOut[0]_i_2__0/O
                         net (fo=1, routed)           0.231     0.185    rojobot_1/BOTCPU/BotInfo_int_reg[0]
    SLICE_X36Y64         LUT4 (Prop_lut4_I2_O)        0.045     0.230 r  rojobot_1/BOTCPU/DataOut[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.230    rojobot_1/BOTREGIF/kcpsm6_rom_1[0]
    SLICE_X36Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.836    -0.837    rojobot_1/BOTREGIF/clk_out2
    SLICE_X36Y64         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.201    -0.079    
    SLICE_X36Y64         FDRE (Hold_fdre_C_D)         0.091     0.012    rojobot_1/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 debouncer/swtch_db_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.231ns (27.754%)  route 0.601ns (72.246%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.570    -0.594    debouncer/clk_out1
    SLICE_X37Y56         FDRE                                         r  debouncer/swtch_db_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  debouncer/swtch_db_reg[3]/Q
                         net (fo=4, routed)           0.436    -0.018    rojobot_2/BOTCPU/sw_debounced[1]
    SLICE_X47Y59         LUT6 (Prop_lut6_I3_O)        0.045     0.027 r  rojobot_2/BOTCPU/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.166     0.193    rojobot_2/BOTCPU/DataOut[3]_i_3_n_0
    SLICE_X47Y60         LUT4 (Prop_lut4_I3_O)        0.045     0.238 r  rojobot_2/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.238    rojobot_2/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X47Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.835    -0.838    rojobot_2/BOTREGIF/clk_out2
    SLICE_X47Y60         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.201    -0.080    
    SLICE_X47Y60         FDRE (Hold_fdre_C_D)         0.091     0.011    rojobot_2/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_2/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.231ns (27.560%)  route 0.607ns (72.440%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.567    -0.597    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X43Y59         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_2_reg[7]/Q
                         net (fo=2, routed)           0.326    -0.131    rojobot_2/BOTREGIF/IO_BotCtrl_2_reg[7][7]
    SLICE_X47Y59         LUT6 (Prop_lut6_I5_O)        0.045    -0.086 r  rojobot_2/BOTREGIF/DataOut[7]_i_2/O
                         net (fo=1, routed)           0.282     0.196    rojobot_2/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X48Y59         LUT4 (Prop_lut4_I2_O)        0.045     0.241 r  rojobot_2/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.241    rojobot_2/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.836    -0.837    rojobot_2/BOTREGIF/clk_out2
    SLICE_X48Y59         FDRE                                         r  rojobot_2/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.201    -0.079    
    SLICE_X48Y59         FDRE (Hold_fdre_C_D)         0.092     0.013    rojobot_2/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.231ns (27.255%)  route 0.617ns (72.745%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.565    -0.599    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X40Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=1, routed)           0.349    -0.109    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][7]
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.045    -0.064 r  rojobot_1/BOTREGIF/DataOut[7]_i_2__0/O
                         net (fo=1, routed)           0.268     0.203    rojobot_1/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X39Y61         LUT4 (Prop_lut4_I2_O)        0.045     0.248 r  rojobot_1/BOTCPU/DataOut[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.248    rojobot_1/BOTREGIF/kcpsm6_rom_1[7]
    SLICE_X39Y61         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.838    -0.835    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y61         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.279    
                         clock uncertainty            0.201    -0.077    
    SLICE_X39Y61         FDRE (Hold_fdre_C_D)         0.091     0.014    rojobot_1/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.231ns (27.169%)  route 0.619ns (72.831%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.565    -0.599    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X40Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[6]/Q
                         net (fo=1, routed)           0.328    -0.131    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][6]
    SLICE_X39Y63         LUT6 (Prop_lut6_I5_O)        0.045    -0.086 r  rojobot_1/BOTREGIF/DataOut[6]_i_2__0/O
                         net (fo=1, routed)           0.292     0.206    rojobot_1/BOTCPU/BotInfo_int_reg[6]
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.045     0.251 r  rojobot_1/BOTCPU/DataOut[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.251    rojobot_1/BOTREGIF/kcpsm6_rom_1[6]
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.835    -0.838    rojobot_1/BOTREGIF/clk_out2
    SLICE_X39Y63         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[6]/C
                         clock pessimism              0.557    -0.282    
                         clock uncertainty            0.201    -0.080    
    SLICE_X39Y63         FDRE (Hold_fdre_C_D)         0.092     0.012    rojobot_1/BOTREGIF/DataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot_1/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.254ns (29.046%)  route 0.620ns (70.954%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8453, routed)        0.565    -0.599    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X38Y62         FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDCE (Prop_fdce_C_Q)         0.164    -0.435 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.349    -0.086    rojobot_1/BOTREGIF/IO_BotCtrl_reg[7][3]
    SLICE_X38Y62         LUT6 (Prop_lut6_I5_O)        0.045    -0.041 r  rojobot_1/BOTREGIF/DataOut[3]_i_2__0/O
                         net (fo=1, routed)           0.271     0.230    rojobot_1/BOTCPU/BotInfo_int_reg[3]
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.045     0.275 r  rojobot_1/BOTCPU/DataOut[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.275    rojobot_1/BOTREGIF/kcpsm6_rom_1[3]
    SLICE_X37Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=431, routed)         0.837    -0.836    rojobot_1/BOTREGIF/clk_out2
    SLICE_X37Y62         FDRE                                         r  rojobot_1/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.280    
                         clock uncertainty            0.201    -0.078    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.091     0.013    rojobot_1/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.262    





