// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module AXI4Adapter(	// ventus/src/axi/AXI4Adapter.scala:44:7
  input           clock,	// ventus/src/axi/AXI4Adapter.scala:44:7
                  reset,	// ventus/src/axi/AXI4Adapter.scala:44:7
                  io_AXI_master_bundle_aw_ready,	// ventus/src/axi/AXI4Adapter.scala:45:13
  output          io_AXI_master_bundle_aw_valid,	// ventus/src/axi/AXI4Adapter.scala:45:13
  output [15:0]   io_AXI_master_bundle_aw_bits_id,	// ventus/src/axi/AXI4Adapter.scala:45:13
  output [31:0]   io_AXI_master_bundle_aw_bits_addr,	// ventus/src/axi/AXI4Adapter.scala:45:13
  input           io_AXI_master_bundle_w_ready,	// ventus/src/axi/AXI4Adapter.scala:45:13
  output          io_AXI_master_bundle_w_valid,	// ventus/src/axi/AXI4Adapter.scala:45:13
  output [63:0]   io_AXI_master_bundle_w_bits_data,	// ventus/src/axi/AXI4Adapter.scala:45:13
  output [7:0]    io_AXI_master_bundle_w_bits_strb,	// ventus/src/axi/AXI4Adapter.scala:45:13
  output          io_AXI_master_bundle_w_bits_last,	// ventus/src/axi/AXI4Adapter.scala:45:13
  input           io_AXI_master_bundle_b_valid,	// ventus/src/axi/AXI4Adapter.scala:45:13
  input  [15:0]   io_AXI_master_bundle_b_bits_id,	// ventus/src/axi/AXI4Adapter.scala:45:13
  input           io_AXI_master_bundle_ar_ready,	// ventus/src/axi/AXI4Adapter.scala:45:13
  output          io_AXI_master_bundle_ar_valid,	// ventus/src/axi/AXI4Adapter.scala:45:13
  output [15:0]   io_AXI_master_bundle_ar_bits_id,	// ventus/src/axi/AXI4Adapter.scala:45:13
  output [31:0]   io_AXI_master_bundle_ar_bits_addr,	// ventus/src/axi/AXI4Adapter.scala:45:13
  input           io_AXI_master_bundle_r_valid,	// ventus/src/axi/AXI4Adapter.scala:45:13
  input  [15:0]   io_AXI_master_bundle_r_bits_id,	// ventus/src/axi/AXI4Adapter.scala:45:13
  input  [63:0]   io_AXI_master_bundle_r_bits_data,	// ventus/src/axi/AXI4Adapter.scala:45:13
  input           io_AXI_master_bundle_r_bits_last,	// ventus/src/axi/AXI4Adapter.scala:45:13
  output          io_l2cache_outa_ready,	// ventus/src/axi/AXI4Adapter.scala:45:13
  input           io_l2cache_outa_valid,	// ventus/src/axi/AXI4Adapter.scala:45:13
  input  [2:0]    io_l2cache_outa_bits_opcode,	// ventus/src/axi/AXI4Adapter.scala:45:13
  input  [15:0]   io_l2cache_outa_bits_source,	// ventus/src/axi/AXI4Adapter.scala:45:13
  input  [31:0]   io_l2cache_outa_bits_address,	// ventus/src/axi/AXI4Adapter.scala:45:13
  input  [127:0]  io_l2cache_outa_bits_mask,	// ventus/src/axi/AXI4Adapter.scala:45:13
  input  [1023:0] io_l2cache_outa_bits_data,	// ventus/src/axi/AXI4Adapter.scala:45:13
  output          io_l2cache_outd_valid,	// ventus/src/axi/AXI4Adapter.scala:45:13
  output [2:0]    io_l2cache_outd_bits_opcode,	// ventus/src/axi/AXI4Adapter.scala:45:13
  output [15:0]   io_l2cache_outd_bits_source,	// ventus/src/axi/AXI4Adapter.scala:45:13
  output [1023:0] io_l2cache_outd_bits_data	// ventus/src/axi/AXI4Adapter.scala:45:13
);

  reg  [3:0]        counter_read;	// ventus/src/axi/AXI4Adapter.scala:52:27
  reg  [3:0]        counter_write;	// ventus/src/axi/AXI4Adapter.scala:53:28
  reg  [15:0]       buffer_read_0_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [63:0]       buffer_read_0_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [15:0]       buffer_read_1_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [63:0]       buffer_read_1_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [15:0]       buffer_read_2_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [63:0]       buffer_read_2_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [15:0]       buffer_read_3_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [63:0]       buffer_read_3_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [15:0]       buffer_read_4_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [63:0]       buffer_read_4_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [15:0]       buffer_read_5_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [63:0]       buffer_read_5_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [15:0]       buffer_read_6_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [63:0]       buffer_read_6_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [15:0]       buffer_read_7_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [63:0]       buffer_read_7_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [15:0]       buffer_read_8_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [63:0]       buffer_read_8_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [15:0]       buffer_read_9_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [63:0]       buffer_read_9_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [15:0]       buffer_read_10_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [63:0]       buffer_read_10_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [15:0]       buffer_read_11_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [63:0]       buffer_read_11_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [15:0]       buffer_read_12_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [63:0]       buffer_read_12_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [15:0]       buffer_read_13_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [63:0]       buffer_read_13_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [15:0]       buffer_read_14_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [63:0]       buffer_read_14_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [15:0]       buffer_read_15_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg  [63:0]       buffer_read_15_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
  reg               buffer_read_valid;	// ventus/src/axi/AXI4Adapter.scala:56:32
  reg  [7:0]        buffer_write_0_mask;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [63:0]       buffer_write_0_data;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [7:0]        buffer_write_1_mask;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [63:0]       buffer_write_1_data;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [7:0]        buffer_write_2_mask;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [63:0]       buffer_write_2_data;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [7:0]        buffer_write_3_mask;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [63:0]       buffer_write_3_data;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [7:0]        buffer_write_4_mask;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [63:0]       buffer_write_4_data;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [7:0]        buffer_write_5_mask;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [63:0]       buffer_write_5_data;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [7:0]        buffer_write_6_mask;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [63:0]       buffer_write_6_data;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [7:0]        buffer_write_7_mask;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [63:0]       buffer_write_7_data;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [7:0]        buffer_write_8_mask;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [63:0]       buffer_write_8_data;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [7:0]        buffer_write_9_mask;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [63:0]       buffer_write_9_data;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [7:0]        buffer_write_10_mask;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [63:0]       buffer_write_10_data;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [7:0]        buffer_write_11_mask;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [63:0]       buffer_write_11_data;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [7:0]        buffer_write_12_mask;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [63:0]       buffer_write_12_data;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [7:0]        buffer_write_13_mask;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [63:0]       buffer_write_13_data;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [7:0]        buffer_write_14_mask;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [63:0]       buffer_write_14_data;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [7:0]        buffer_write_15_mask;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg  [63:0]       buffer_write_15_data;	// ventus/src/axi/AXI4Adapter.scala:59:46
  reg               buffer_write_valid;	// ventus/src/axi/AXI4Adapter.scala:60:33
  wire              _io_AXI_master_bundle_aw_valid_T =
    io_l2cache_outa_bits_opcode == 3'h0;	// ventus/src/axi/AXI4Adapter.scala:65:65
  wire              io_AXI_master_bundle_aw_valid_0 =
    _io_AXI_master_bundle_aw_valid_T & io_l2cache_outa_valid;	// ventus/src/axi/AXI4Adapter.scala:65:{65,82}
  reg               write_busy_reg;	// ventus/src/axi/AXI4Adapter.scala:128:29
  wire [15:0][63:0] _GEN =
    {{buffer_write_15_data},
     {buffer_write_14_data},
     {buffer_write_13_data},
     {buffer_write_12_data},
     {buffer_write_11_data},
     {buffer_write_10_data},
     {buffer_write_9_data},
     {buffer_write_8_data},
     {buffer_write_7_data},
     {buffer_write_6_data},
     {buffer_write_5_data},
     {buffer_write_4_data},
     {buffer_write_3_data},
     {buffer_write_2_data},
     {buffer_write_1_data},
     {buffer_write_0_data}};	// dependencies/rocket-chip/src/main/scala/util/package.scala:39:{76,86}, ventus/src/axi/AXI4Adapter.scala:59:46
  wire [15:0][7:0]  _GEN_0 =
    {{buffer_write_15_mask},
     {buffer_write_14_mask},
     {buffer_write_13_mask},
     {buffer_write_12_mask},
     {buffer_write_11_mask},
     {buffer_write_10_mask},
     {buffer_write_9_mask},
     {buffer_write_8_mask},
     {buffer_write_7_mask},
     {buffer_write_6_mask},
     {buffer_write_5_mask},
     {buffer_write_4_mask},
     {buffer_write_3_mask},
     {buffer_write_2_mask},
     {buffer_write_1_mask},
     {buffer_write_0_mask}};	// dependencies/rocket-chip/src/main/scala/util/package.scala:39:{76,86}, ventus/src/axi/AXI4Adapter.scala:59:46
  wire              io_l2cache_outa_ready_0 =
    ~(write_busy_reg | (|counter_write) & ~(&counter_write))
    & io_AXI_master_bundle_aw_ready & counter_read == 4'h0
    & io_AXI_master_bundle_ar_ready;	// ventus/src/axi/AXI4Adapter.scala:52:27, :53:28, :104:34, :125:27, :128:29, :137:{37,54,61,77}, :173:{27,100}
  always @(posedge clock) begin	// ventus/src/axi/AXI4Adapter.scala:44:7
    if (reset) begin	// ventus/src/axi/AXI4Adapter.scala:44:7
      counter_read <= 4'h0;	// ventus/src/axi/AXI4Adapter.scala:52:27
      counter_write <= 4'h0;	// ventus/src/axi/AXI4Adapter.scala:52:27, :53:28
      buffer_read_valid <= 1'h0;	// ventus/src/axi/AXI4Adapter.scala:56:32
      buffer_write_valid <= 1'h0;	// ventus/src/axi/AXI4Adapter.scala:56:32, :60:33
      write_busy_reg <= 1'h0;	// ventus/src/axi/AXI4Adapter.scala:56:32, :128:29
    end
    else begin	// ventus/src/axi/AXI4Adapter.scala:44:7
      automatic logic _GEN_1 =
        io_AXI_master_bundle_aw_ready & io_AXI_master_bundle_aw_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/axi/AXI4Adapter.scala:65:82
      automatic logic _GEN_2;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      _GEN_2 = io_AXI_master_bundle_w_ready & buffer_write_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/axi/AXI4Adapter.scala:60:33
      if (io_AXI_master_bundle_r_valid) begin	// ventus/src/axi/AXI4Adapter.scala:45:13
        if (io_AXI_master_bundle_r_bits_last)	// ventus/src/axi/AXI4Adapter.scala:45:13
          counter_read <= 4'h0;	// ventus/src/axi/AXI4Adapter.scala:52:27
        else	// ventus/src/axi/AXI4Adapter.scala:45:13
          counter_read <= counter_read + 4'h1;	// ventus/src/axi/AXI4Adapter.scala:52:27, :110:36, :114:53
      end
      if (_GEN_2) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        if (&counter_write)	// dependencies/rocket-chip/src/main/scala/util/package.scala:39:86, ventus/src/axi/AXI4Adapter.scala:53:28
          counter_write <= 4'h0;	// ventus/src/axi/AXI4Adapter.scala:52:27, :53:28
        else	// dependencies/rocket-chip/src/main/scala/util/package.scala:39:86
          counter_write <= counter_write + 4'h1;	// ventus/src/axi/AXI4Adapter.scala:53:28, :114:53, :142:38
      end
      buffer_read_valid <=
        io_AXI_master_bundle_r_bits_last & io_AXI_master_bundle_r_valid;	// ventus/src/axi/AXI4Adapter.scala:56:32, :99:42
      buffer_write_valid <= _GEN_1 | ~((&counter_write) & _GEN_2) & buffer_write_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/axi/AXI4Adapter.scala:53:28, :60:33, :123:38, :124:24, :125:{27,52,82}, :126:23
      write_busy_reg <= _GEN_1 | ~_GEN_2 & write_busy_reg;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/axi/AXI4Adapter.scala:128:29, :130:37, :131:19, :132:42, :133:19
    end
    if (io_AXI_master_bundle_r_valid & counter_read == 4'h0) begin	// ventus/src/axi/AXI4Adapter.scala:52:27, :55:46, :106:36, :114:{53,70}, :115:31
      buffer_read_0_id <= io_AXI_master_bundle_r_bits_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
      buffer_read_0_data <= io_AXI_master_bundle_r_bits_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
    end
    if (io_AXI_master_bundle_r_valid & counter_read == 4'h1) begin	// ventus/src/axi/AXI4Adapter.scala:52:27, :55:46, :106:36, :114:{53,70}, :115:31
      buffer_read_1_id <= io_AXI_master_bundle_r_bits_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
      buffer_read_1_data <= io_AXI_master_bundle_r_bits_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
    end
    if (io_AXI_master_bundle_r_valid & counter_read == 4'h2) begin	// ventus/src/axi/AXI4Adapter.scala:52:27, :55:46, :106:36, :114:{53,70}, :115:31
      buffer_read_2_id <= io_AXI_master_bundle_r_bits_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
      buffer_read_2_data <= io_AXI_master_bundle_r_bits_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
    end
    if (io_AXI_master_bundle_r_valid & counter_read == 4'h3) begin	// ventus/src/axi/AXI4Adapter.scala:52:27, :55:46, :106:36, :114:{53,70}, :115:31
      buffer_read_3_id <= io_AXI_master_bundle_r_bits_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
      buffer_read_3_data <= io_AXI_master_bundle_r_bits_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
    end
    if (io_AXI_master_bundle_r_valid & counter_read == 4'h4) begin	// ventus/src/axi/AXI4Adapter.scala:52:27, :55:46, :106:36, :114:{53,70}, :115:31
      buffer_read_4_id <= io_AXI_master_bundle_r_bits_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
      buffer_read_4_data <= io_AXI_master_bundle_r_bits_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
    end
    if (io_AXI_master_bundle_r_valid & counter_read == 4'h5) begin	// ventus/src/axi/AXI4Adapter.scala:52:27, :55:46, :106:36, :114:{53,70}, :115:31
      buffer_read_5_id <= io_AXI_master_bundle_r_bits_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
      buffer_read_5_data <= io_AXI_master_bundle_r_bits_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
    end
    if (io_AXI_master_bundle_r_valid & counter_read == 4'h6) begin	// ventus/src/axi/AXI4Adapter.scala:52:27, :55:46, :106:36, :114:{53,70}, :115:31
      buffer_read_6_id <= io_AXI_master_bundle_r_bits_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
      buffer_read_6_data <= io_AXI_master_bundle_r_bits_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
    end
    if (io_AXI_master_bundle_r_valid & counter_read == 4'h7) begin	// ventus/src/axi/AXI4Adapter.scala:52:27, :55:46, :106:36, :114:{53,70}, :115:31
      buffer_read_7_id <= io_AXI_master_bundle_r_bits_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
      buffer_read_7_data <= io_AXI_master_bundle_r_bits_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
    end
    if (io_AXI_master_bundle_r_valid & counter_read == 4'h8) begin	// ventus/src/axi/AXI4Adapter.scala:52:27, :55:46, :106:36, :114:{53,70}, :115:31
      buffer_read_8_id <= io_AXI_master_bundle_r_bits_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
      buffer_read_8_data <= io_AXI_master_bundle_r_bits_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
    end
    if (io_AXI_master_bundle_r_valid & counter_read == 4'h9) begin	// ventus/src/axi/AXI4Adapter.scala:52:27, :55:46, :106:36, :114:{53,70}, :115:31
      buffer_read_9_id <= io_AXI_master_bundle_r_bits_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
      buffer_read_9_data <= io_AXI_master_bundle_r_bits_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
    end
    if (io_AXI_master_bundle_r_valid & counter_read == 4'hA) begin	// ventus/src/axi/AXI4Adapter.scala:52:27, :55:46, :106:36, :114:{53,70}, :115:31
      buffer_read_10_id <= io_AXI_master_bundle_r_bits_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
      buffer_read_10_data <= io_AXI_master_bundle_r_bits_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
    end
    if (io_AXI_master_bundle_r_valid & counter_read == 4'hB) begin	// ventus/src/axi/AXI4Adapter.scala:52:27, :55:46, :106:36, :114:{53,70}, :115:31
      buffer_read_11_id <= io_AXI_master_bundle_r_bits_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
      buffer_read_11_data <= io_AXI_master_bundle_r_bits_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
    end
    if (io_AXI_master_bundle_r_valid & counter_read == 4'hC) begin	// ventus/src/axi/AXI4Adapter.scala:52:27, :55:46, :106:36, :114:{53,70}, :115:31
      buffer_read_12_id <= io_AXI_master_bundle_r_bits_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
      buffer_read_12_data <= io_AXI_master_bundle_r_bits_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
    end
    if (io_AXI_master_bundle_r_valid & counter_read == 4'hD) begin	// ventus/src/axi/AXI4Adapter.scala:52:27, :55:46, :106:36, :114:{53,70}, :115:31
      buffer_read_13_id <= io_AXI_master_bundle_r_bits_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
      buffer_read_13_data <= io_AXI_master_bundle_r_bits_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
    end
    if (io_AXI_master_bundle_r_valid & counter_read == 4'hE) begin	// ventus/src/axi/AXI4Adapter.scala:52:27, :55:46, :106:36, :114:{53,70}, :115:31
      buffer_read_14_id <= io_AXI_master_bundle_r_bits_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
      buffer_read_14_data <= io_AXI_master_bundle_r_bits_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
    end
    if (io_AXI_master_bundle_r_valid & (&counter_read)) begin	// ventus/src/axi/AXI4Adapter.scala:52:27, :55:46, :106:36, :114:{53,70}, :115:31
      buffer_read_15_id <= io_AXI_master_bundle_r_bits_id;	// ventus/src/axi/AXI4Adapter.scala:55:46
      buffer_read_15_data <= io_AXI_master_bundle_r_bits_data;	// ventus/src/axi/AXI4Adapter.scala:55:46
    end
    if (io_l2cache_outa_ready_0 & io_l2cache_outa_valid
        & (_io_AXI_master_bundle_aw_valid_T | io_l2cache_outa_bits_opcode == 3'h1)) begin	// ventus/src/axi/AXI4Adapter.scala:65:65, :145:{29,75,105}, :173:100
      buffer_write_0_mask <= io_l2cache_outa_bits_mask[7:0];	// ventus/src/axi/AXI4Adapter.scala:59:46, :152:98
      buffer_write_0_data <= io_l2cache_outa_bits_data[63:0];	// ventus/src/axi/AXI4Adapter.scala:59:46, :148:45
      buffer_write_1_mask <= io_l2cache_outa_bits_mask[15:8];	// ventus/src/axi/AXI4Adapter.scala:59:46, :152:98
      buffer_write_1_data <= io_l2cache_outa_bits_data[127:64];	// ventus/src/axi/AXI4Adapter.scala:59:46, :148:45
      buffer_write_2_mask <= io_l2cache_outa_bits_mask[23:16];	// ventus/src/axi/AXI4Adapter.scala:59:46, :152:98
      buffer_write_2_data <= io_l2cache_outa_bits_data[191:128];	// ventus/src/axi/AXI4Adapter.scala:59:46, :148:45
      buffer_write_3_mask <= io_l2cache_outa_bits_mask[31:24];	// ventus/src/axi/AXI4Adapter.scala:59:46, :152:98
      buffer_write_3_data <= io_l2cache_outa_bits_data[255:192];	// ventus/src/axi/AXI4Adapter.scala:59:46, :148:45
      buffer_write_4_mask <= io_l2cache_outa_bits_mask[39:32];	// ventus/src/axi/AXI4Adapter.scala:59:46, :152:98
      buffer_write_4_data <= io_l2cache_outa_bits_data[319:256];	// ventus/src/axi/AXI4Adapter.scala:59:46, :148:45
      buffer_write_5_mask <= io_l2cache_outa_bits_mask[47:40];	// ventus/src/axi/AXI4Adapter.scala:59:46, :152:98
      buffer_write_5_data <= io_l2cache_outa_bits_data[383:320];	// ventus/src/axi/AXI4Adapter.scala:59:46, :148:45
      buffer_write_6_mask <= io_l2cache_outa_bits_mask[55:48];	// ventus/src/axi/AXI4Adapter.scala:59:46, :152:98
      buffer_write_6_data <= io_l2cache_outa_bits_data[447:384];	// ventus/src/axi/AXI4Adapter.scala:59:46, :148:45
      buffer_write_7_mask <= io_l2cache_outa_bits_mask[63:56];	// ventus/src/axi/AXI4Adapter.scala:59:46, :152:98
      buffer_write_7_data <= io_l2cache_outa_bits_data[511:448];	// ventus/src/axi/AXI4Adapter.scala:59:46, :148:45
      buffer_write_8_mask <= io_l2cache_outa_bits_mask[71:64];	// ventus/src/axi/AXI4Adapter.scala:59:46, :152:98
      buffer_write_8_data <= io_l2cache_outa_bits_data[575:512];	// ventus/src/axi/AXI4Adapter.scala:59:46, :148:45
      buffer_write_9_mask <= io_l2cache_outa_bits_mask[79:72];	// ventus/src/axi/AXI4Adapter.scala:59:46, :152:98
      buffer_write_9_data <= io_l2cache_outa_bits_data[639:576];	// ventus/src/axi/AXI4Adapter.scala:59:46, :148:45
      buffer_write_10_mask <= io_l2cache_outa_bits_mask[87:80];	// ventus/src/axi/AXI4Adapter.scala:59:46, :152:98
      buffer_write_10_data <= io_l2cache_outa_bits_data[703:640];	// ventus/src/axi/AXI4Adapter.scala:59:46, :148:45
      buffer_write_11_mask <= io_l2cache_outa_bits_mask[95:88];	// ventus/src/axi/AXI4Adapter.scala:59:46, :152:98
      buffer_write_11_data <= io_l2cache_outa_bits_data[767:704];	// ventus/src/axi/AXI4Adapter.scala:59:46, :148:45
      buffer_write_12_mask <= io_l2cache_outa_bits_mask[103:96];	// ventus/src/axi/AXI4Adapter.scala:59:46, :152:98
      buffer_write_12_data <= io_l2cache_outa_bits_data[831:768];	// ventus/src/axi/AXI4Adapter.scala:59:46, :148:45
      buffer_write_13_mask <= io_l2cache_outa_bits_mask[111:104];	// ventus/src/axi/AXI4Adapter.scala:59:46, :152:98
      buffer_write_13_data <= io_l2cache_outa_bits_data[895:832];	// ventus/src/axi/AXI4Adapter.scala:59:46, :148:45
      buffer_write_14_mask <= io_l2cache_outa_bits_mask[119:112];	// ventus/src/axi/AXI4Adapter.scala:59:46, :152:98
      buffer_write_14_data <= io_l2cache_outa_bits_data[959:896];	// ventus/src/axi/AXI4Adapter.scala:59:46, :148:45
      buffer_write_15_mask <= io_l2cache_outa_bits_mask[127:120];	// ventus/src/axi/AXI4Adapter.scala:59:46, :152:98
      buffer_write_15_data <= io_l2cache_outa_bits_data[1023:960];	// ventus/src/axi/AXI4Adapter.scala:59:46, :148:45
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/axi/AXI4Adapter.scala:44:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/axi/AXI4Adapter.scala:44:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/axi/AXI4Adapter.scala:44:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/axi/AXI4Adapter.scala:44:7
      automatic logic [31:0] _RANDOM[0:76];	// ventus/src/axi/AXI4Adapter.scala:44:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/axi/AXI4Adapter.scala:44:7
        `INIT_RANDOM_PROLOG_	// ventus/src/axi/AXI4Adapter.scala:44:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/axi/AXI4Adapter.scala:44:7
        for (logic [6:0] i = 7'h0; i < 7'h4D; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/axi/AXI4Adapter.scala:44:7
        end	// ventus/src/axi/AXI4Adapter.scala:44:7
        counter_read = _RANDOM[7'h0][3:0];	// ventus/src/axi/AXI4Adapter.scala:44:7, :52:27
        counter_write = _RANDOM[7'h0][7:4];	// ventus/src/axi/AXI4Adapter.scala:44:7, :52:27, :53:28
        buffer_read_0_id = _RANDOM[7'h0][23:8];	// ventus/src/axi/AXI4Adapter.scala:44:7, :52:27, :55:46
        buffer_read_0_data = {_RANDOM[7'h0][31:24], _RANDOM[7'h1], _RANDOM[7'h2][23:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :52:27, :55:46
        buffer_read_1_id = {_RANDOM[7'h2][31:24], _RANDOM[7'h3][7:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_1_data = {_RANDOM[7'h3][31:8], _RANDOM[7'h4], _RANDOM[7'h5][7:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_2_id = _RANDOM[7'h5][23:8];	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_2_data = {_RANDOM[7'h5][31:24], _RANDOM[7'h6], _RANDOM[7'h7][23:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_3_id = {_RANDOM[7'h7][31:24], _RANDOM[7'h8][7:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_3_data = {_RANDOM[7'h8][31:8], _RANDOM[7'h9], _RANDOM[7'hA][7:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_4_id = _RANDOM[7'hA][23:8];	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_4_data = {_RANDOM[7'hA][31:24], _RANDOM[7'hB], _RANDOM[7'hC][23:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_5_id = {_RANDOM[7'hC][31:24], _RANDOM[7'hD][7:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_5_data = {_RANDOM[7'hD][31:8], _RANDOM[7'hE], _RANDOM[7'hF][7:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_6_id = _RANDOM[7'hF][23:8];	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_6_data = {_RANDOM[7'hF][31:24], _RANDOM[7'h10], _RANDOM[7'h11][23:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_7_id = {_RANDOM[7'h11][31:24], _RANDOM[7'h12][7:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_7_data = {_RANDOM[7'h12][31:8], _RANDOM[7'h13], _RANDOM[7'h14][7:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_8_id = _RANDOM[7'h14][23:8];	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_8_data =
          {_RANDOM[7'h14][31:24], _RANDOM[7'h15], _RANDOM[7'h16][23:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_9_id = {_RANDOM[7'h16][31:24], _RANDOM[7'h17][7:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_9_data = {_RANDOM[7'h17][31:8], _RANDOM[7'h18], _RANDOM[7'h19][7:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_10_id = _RANDOM[7'h19][23:8];	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_10_data =
          {_RANDOM[7'h19][31:24], _RANDOM[7'h1A], _RANDOM[7'h1B][23:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_11_id = {_RANDOM[7'h1B][31:24], _RANDOM[7'h1C][7:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_11_data = {_RANDOM[7'h1C][31:8], _RANDOM[7'h1D], _RANDOM[7'h1E][7:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_12_id = _RANDOM[7'h1E][23:8];	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_12_data =
          {_RANDOM[7'h1E][31:24], _RANDOM[7'h1F], _RANDOM[7'h20][23:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_13_id = {_RANDOM[7'h20][31:24], _RANDOM[7'h21][7:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_13_data = {_RANDOM[7'h21][31:8], _RANDOM[7'h22], _RANDOM[7'h23][7:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_14_id = _RANDOM[7'h23][23:8];	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_14_data =
          {_RANDOM[7'h23][31:24], _RANDOM[7'h24], _RANDOM[7'h25][23:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_15_id = {_RANDOM[7'h25][31:24], _RANDOM[7'h26][7:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_15_data = {_RANDOM[7'h26][31:8], _RANDOM[7'h27], _RANDOM[7'h28][7:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46
        buffer_read_valid = _RANDOM[7'h28][8];	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46, :56:32
        buffer_write_0_mask = _RANDOM[7'h28][17:10];	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46, :59:46
        buffer_write_0_data =
          {_RANDOM[7'h28][31:18], _RANDOM[7'h29], _RANDOM[7'h2A][17:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46, :59:46
        buffer_write_1_mask = _RANDOM[7'h2A][25:18];	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_1_data =
          {_RANDOM[7'h2A][31:26], _RANDOM[7'h2B], _RANDOM[7'h2C][25:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_2_mask = {_RANDOM[7'h2C][31:26], _RANDOM[7'h2D][1:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_2_data = {_RANDOM[7'h2D][31:2], _RANDOM[7'h2E], _RANDOM[7'h2F][1:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_3_mask = _RANDOM[7'h2F][9:2];	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_3_data =
          {_RANDOM[7'h2F][31:10], _RANDOM[7'h30], _RANDOM[7'h31][9:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_4_mask = _RANDOM[7'h31][17:10];	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_4_data =
          {_RANDOM[7'h31][31:18], _RANDOM[7'h32], _RANDOM[7'h33][17:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_5_mask = _RANDOM[7'h33][25:18];	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_5_data =
          {_RANDOM[7'h33][31:26], _RANDOM[7'h34], _RANDOM[7'h35][25:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_6_mask = {_RANDOM[7'h35][31:26], _RANDOM[7'h36][1:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_6_data = {_RANDOM[7'h36][31:2], _RANDOM[7'h37], _RANDOM[7'h38][1:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_7_mask = _RANDOM[7'h38][9:2];	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_7_data =
          {_RANDOM[7'h38][31:10], _RANDOM[7'h39], _RANDOM[7'h3A][9:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_8_mask = _RANDOM[7'h3A][17:10];	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_8_data =
          {_RANDOM[7'h3A][31:18], _RANDOM[7'h3B], _RANDOM[7'h3C][17:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_9_mask = _RANDOM[7'h3C][25:18];	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_9_data =
          {_RANDOM[7'h3C][31:26], _RANDOM[7'h3D], _RANDOM[7'h3E][25:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_10_mask = {_RANDOM[7'h3E][31:26], _RANDOM[7'h3F][1:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_10_data =
          {_RANDOM[7'h3F][31:2], _RANDOM[7'h40], _RANDOM[7'h41][1:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_11_mask = _RANDOM[7'h41][9:2];	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_11_data =
          {_RANDOM[7'h41][31:10], _RANDOM[7'h42], _RANDOM[7'h43][9:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_12_mask = _RANDOM[7'h43][17:10];	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_12_data =
          {_RANDOM[7'h43][31:18], _RANDOM[7'h44], _RANDOM[7'h45][17:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_13_mask = _RANDOM[7'h45][25:18];	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_13_data =
          {_RANDOM[7'h45][31:26], _RANDOM[7'h46], _RANDOM[7'h47][25:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_14_mask = {_RANDOM[7'h47][31:26], _RANDOM[7'h48][1:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_14_data =
          {_RANDOM[7'h48][31:2], _RANDOM[7'h49], _RANDOM[7'h4A][1:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_15_mask = _RANDOM[7'h4A][9:2];	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_15_data =
          {_RANDOM[7'h4A][31:10], _RANDOM[7'h4B], _RANDOM[7'h4C][9:0]};	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46
        buffer_write_valid = _RANDOM[7'h4C][10];	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46, :60:33
        write_busy_reg = _RANDOM[7'h4C][12];	// ventus/src/axi/AXI4Adapter.scala:44:7, :59:46, :128:29
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/axi/AXI4Adapter.scala:44:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/axi/AXI4Adapter.scala:44:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_AXI_master_bundle_aw_valid = io_AXI_master_bundle_aw_valid_0;	// ventus/src/axi/AXI4Adapter.scala:44:7, :65:82
  assign io_AXI_master_bundle_aw_bits_id = io_l2cache_outa_bits_source;	// ventus/src/axi/AXI4Adapter.scala:44:7
  assign io_AXI_master_bundle_aw_bits_addr = io_l2cache_outa_bits_address;	// ventus/src/axi/AXI4Adapter.scala:44:7
  assign io_AXI_master_bundle_w_valid = buffer_write_valid;	// ventus/src/axi/AXI4Adapter.scala:44:7, :60:33
  assign io_AXI_master_bundle_w_bits_data = _GEN[counter_write];	// dependencies/rocket-chip/src/main/scala/util/package.scala:39:{76,86}, ventus/src/axi/AXI4Adapter.scala:44:7, :53:28
  assign io_AXI_master_bundle_w_bits_strb = _GEN_0[counter_write];	// dependencies/rocket-chip/src/main/scala/util/package.scala:39:{76,86}, ventus/src/axi/AXI4Adapter.scala:44:7, :53:28
  assign io_AXI_master_bundle_w_bits_last = &counter_write;	// dependencies/rocket-chip/src/main/scala/util/package.scala:39:86, ventus/src/axi/AXI4Adapter.scala:44:7, :53:28
  assign io_AXI_master_bundle_ar_valid =
    io_l2cache_outa_bits_opcode == 3'h4 & io_l2cache_outa_valid;	// ventus/src/axi/AXI4Adapter.scala:44:7, :67:{63,72}
  assign io_AXI_master_bundle_ar_bits_id = io_l2cache_outa_bits_source;	// ventus/src/axi/AXI4Adapter.scala:44:7
  assign io_AXI_master_bundle_ar_bits_addr = io_l2cache_outa_bits_address;	// ventus/src/axi/AXI4Adapter.scala:44:7
  assign io_l2cache_outa_ready = io_l2cache_outa_ready_0;	// ventus/src/axi/AXI4Adapter.scala:44:7, :173:100
  assign io_l2cache_outd_valid = io_AXI_master_bundle_b_valid | buffer_read_valid;	// ventus/src/axi/AXI4Adapter.scala:44:7, :56:32, :167:56
  assign io_l2cache_outd_bits_opcode = {2'h0, ~io_AXI_master_bundle_b_valid};	// ventus/src/axi/AXI4Adapter.scala:44:7, :56:32, :58:32, :114:53, :169:{30,35}
  assign io_l2cache_outd_bits_source =
    io_AXI_master_bundle_b_valid ? io_AXI_master_bundle_b_bits_id : buffer_read_0_id;	// ventus/src/axi/AXI4Adapter.scala:44:7, :55:46, :168:36
  assign io_l2cache_outd_bits_data =
    io_AXI_master_bundle_b_valid
      ? 1024'h0
      : {buffer_read_15_data,
         buffer_read_14_data,
         buffer_read_13_data,
         buffer_read_12_data,
         buffer_read_11_data,
         buffer_read_10_data,
         buffer_read_9_data,
         buffer_read_8_data,
         buffer_read_7_data,
         buffer_read_6_data,
         buffer_read_5_data,
         buffer_read_4_data,
         buffer_read_3_data,
         buffer_read_2_data,
         buffer_read_1_data,
         buffer_read_0_data};	// dependencies/rocket-chip/src/main/scala/util/package.scala:45:27, ventus/src/axi/AXI4Adapter.scala:44:7, :55:46, :170:33
endmodule

