
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacchead' (Linux_x86_64 version 5.15.0-134-generic) on Fri May 02 19:49:28 CST 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project elu 
INFO: [HLS 200-10] Creating and opening project '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp' to the project
INFO: [HLS 200-1510] Running: set_top elu 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu/solution1'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 37887
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.1 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 32.41 seconds. CPU system time: 3.14 seconds. Elapsed time: 37.42 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_279_11' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:279:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_275_10' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:275:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_269_9' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:269:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_204_8' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:204:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_196_7' is marked as complete unroll implied by the pipeline pragma (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:196:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_279_11' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:279:36) in function 'exp_reduce::exp<16, 5>' completely with a factor of 15 (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_275_10' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:275:36) in function 'exp_reduce::exp<16, 5>' completely with a factor of 7 (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_269_9' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:269:31) in function 'exp_reduce::exp<16, 5>' completely with a factor of 7 (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_204_8' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:204:35) in function 'exp_reduce::exp<16, 5>' completely with a factor of 22 (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_196_7' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:196:27) in function 'exp_reduce::exp<16, 5>' completely with a factor of 8 (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:40:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> hls::exp<16, 5>(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'compute_exp(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [28][28], ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [28][28])' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:51:0)
INFO: [HLS 214-241] Aggregating bram variable 'output' with compact=bit mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'input' with compact=bit mode in 16-bits
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.44 seconds. CPU system time: 1.64 seconds. Elapsed time: 13.65 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.260 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:42) in function 'store_feature_map' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_118_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:118) in function 'set_value' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_134_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:134) in function 'select' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_27_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:27) in function 'load_feature_map' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_103_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:103) in function 'compute_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:57) in function 'compute_exp' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_88_3' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:88) in function 'compute_add' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:134:40) to (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:134:31) in function 'select'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:41:9) to (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:953:1) in function 'exp_reduce::exp<16, 5>'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<16, 5>' (/tools/Xilinx/new/Vitis_HLS/2022.2/common/technology/autopilot/hls_exp_apfixed.h:41:1)...13 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 1.308 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:40:35) in function 'store_feature_map'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:38:28) in function 'store_feature_map'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_116_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:116:36) in function 'set_value'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_114_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:114:29) in function 'set_value'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_132_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:132:36) in function 'select'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_130_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:130:29) in function 'select'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:25:35) in function 'load_feature_map'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:23:28) in function 'load_feature_map'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_101_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:101:36) in function 'compute_mul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_99_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:99:28) in function 'compute_mul'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_55_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:55:35) in function 'compute_exp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:53:28) in function 'compute_exp'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_86_2' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:86:35) in function 'compute_add'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_84_1' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:84:28) in function 'compute_add'.
INFO: [HLS 200-472] Inferring partial write operation for 'FM_buffer_3.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:120:31)
INFO: [HLS 200-472] Inferring partial write operation for 'FM_buffer_3.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:137:37)
INFO: [HLS 200-472] Inferring partial write operation for 'FM_buffer_1.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:29:39)
INFO: [HLS 200-472] Inferring partial write operation for 'FM_buffer_2.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:105:33)
INFO: [HLS 200-472] Inferring partial write operation for 'FM_buffer_2.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:59:33)
INFO: [HLS 200-472] Inferring partial write operation for 'FM_buffer_4.V' (/home/zqy/LLM4CHIP/dataset/pair_slow_fast/New/elu/elu_fast.cpp:90:33)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'elu' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<16, 5>' to 'exp_16_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'select' to 'select_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_feature_map' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1_VITIS_LOOP_25_2_VITIS_LOOP_27_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_23_1_VITIS_LOOP_25_2_VITIS_LOOP_27_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_16_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'exp<16, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'exp<16, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_1_VITIS_LOOP_55_2_VITIS_LOOP_57_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_53_1_VITIS_LOOP_55_2_VITIS_LOOP_57_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.386 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_1_VITIS_LOOP_116_2_VITIS_LOOP_118_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_114_1_VITIS_LOOP_116_2_VITIS_LOOP_118_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.387 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.387 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1270) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_99_1_VITIS_LOOP_101_2_VITIS_LOOP_103_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_99_1_VITIS_LOOP_101_2_VITIS_LOOP_103_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'select_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_130_1_VITIS_LOOP_132_2_VITIS_LOOP_134_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_130_1_VITIS_LOOP_132_2_VITIS_LOOP_134_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.388 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_feature_map' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_1_VITIS_LOOP_40_2_VITIS_LOOP_42_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_38_1_VITIS_LOOP_40_2_VITIS_LOOP_42_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'elu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_feature_map' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_feature_map' pipeline 'VITIS_LOOP_23_1_VITIS_LOOP_25_2_VITIS_LOOP_27_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_feature_map'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_16_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'exp_16_5_s' pipeline 'exp<16, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_25ns_25ns_50_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_25ns_18ns_43_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_16_5_s'.
INFO: [RTMG 210-279] Implementing memory 'elu_exp_16_5_s_f_x_lsb_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'elu_exp_16_5_s_exp_x_msb_2_m_1_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'elu_exp_16_5_s_exp_x_msb_1_table_V_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.89 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_exp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_exp' pipeline 'VITIS_LOOP_53_1_VITIS_LOOP_55_2_VITIS_LOOP_57_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_exp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.92 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_value' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_value' pipeline 'VITIS_LOOP_114_1_VITIS_LOOP_116_2_VITIS_LOOP_118_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_value'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.86 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_add' pipeline 'VITIS_LOOP_84_1_VITIS_LOOP_86_2_VITIS_LOOP_88_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_add'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_mul' pipeline 'VITIS_LOOP_99_1_VITIS_LOOP_101_2_VITIS_LOOP_103_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'select_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'select_r' pipeline 'VITIS_LOOP_130_1_VITIS_LOOP_132_2_VITIS_LOOP_134_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'select_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_feature_map' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_feature_map' pipeline 'VITIS_LOOP_38_1_VITIS_LOOP_40_2_VITIS_LOOP_42_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_feature_map'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'elu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'elu/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'elu/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'elu/alpha' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'elu' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'elu'.
INFO: [RTMG 210-278] Implementing memory 'elu_FM_buffer_1_V_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.402 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.5 seconds. CPU system time: 0.08 seconds. Elapsed time: 12.44 seconds; current allocated memory: 1.406 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.409 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for elu.
INFO: [VLOG 209-307] Generating Verilog RTL for elu.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 297.71 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 51.01 seconds. CPU system time: 5.42 seconds. Elapsed time: 95.55 seconds; current allocated memory: 215.469 MB.
INFO: [HLS 200-112] Total CPU user time: 54.53 seconds. Total CPU system time: 6.52 seconds. Total elapsed time: 111.42 seconds; peak allocated memory: 1.410 GB.
INFO: [Common 17-206] Exiting vitis_hls at Fri May  2 19:51:19 2025...
