Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 01:24:24 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/gemm_layer_submodules/FPAddSub_d/post_route_timing.rpt
| Design       : FPAddSub_d
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
NormM[0]                       P[29]                          inf           
NormM[0]                       P[30]                          inf           
NormM[0]                       Flags[4]                       inf           
NormM[0]                       P[28]                          inf           
NormM[0]                       Flags[0]                       inf           
NormM[0]                       P[26]                          inf           
NormM[0]                       P[27]                          inf           
NormM[0]                       P[23]                          inf           
NormM[0]                       P[24]                          inf           
NormM[0]                       P[25]                          inf           
NormM[0]                       P[21]                          inf           
NormM[0]                       P[20]                          inf           
NormM[0]                       P[17]                          inf           
NormM[0]                       P[16]                          inf           
NormM[0]                       P[22]                          inf           
NormM[0]                       P[13]                          inf           
NormM[0]                       P[12]                          inf           
NormM[0]                       P[18]                          inf           
NormM[0]                       P[19]                          inf           
NormM[0]                       P[8]                           inf           
NormM[0]                       P[14]                          inf           
NormM[0]                       P[15]                          inf           
NormM[0]                       P[5]                           inf           
NormM[0]                       P[10]                          inf           
NormM[0]                       P[4]                           inf           
NormM[0]                       P[11]                          inf           
NormM[0]                       P[9]                           inf           
NormM[0]                       P[6]                           inf           
NormM[0]                       P[7]                           inf           
NormM[0]                       P[1]                           inf           
NormM[0]                       P[3]                           inf           
NormM[0]                       P[2]                           inf           
InputExc[3]                    Flags[1]                       inf           
NegE                           Flags[3]                       inf           
NormM[0]                       P[0]                           inf           
Sa                             P[31]                          inf           



