DECL|BREErrorBitGen|member|uint32_t BREErrorBitGen; /*!< Set BREGEN bit @ref CEC_BREErrorBitGen : specifies whether or not an Error-Bit is generated on the
DECL|BRERxStop|member|uint32_t BRERxStop; /*!< Set BRESTP bit @ref CEC_BRERxStop : specifies whether or not a Bit Rising Error stops the reception.
DECL|BroadcastMsgNoErrorBitGen|member|uint32_t BroadcastMsgNoErrorBitGen; /*!< Set BRDNOGEN bit @ref CEC_BroadCastMsgErrorBitGen : allows to avoid an Error-Bit generation on the CEC line
DECL|CEC_0_5_BITPERIOD_SFT|macro|CEC_0_5_BITPERIOD_SFT
DECL|CEC_1_5_BITPERIOD_SFT|macro|CEC_1_5_BITPERIOD_SFT
DECL|CEC_2_5_BITPERIOD_SFT|macro|CEC_2_5_BITPERIOD_SFT
DECL|CEC_3_5_BITPERIOD_SFT|macro|CEC_3_5_BITPERIOD_SFT
DECL|CEC_4_5_BITPERIOD_SFT|macro|CEC_4_5_BITPERIOD_SFT
DECL|CEC_5_5_BITPERIOD_SFT|macro|CEC_5_5_BITPERIOD_SFT
DECL|CEC_6_5_BITPERIOD_SFT|macro|CEC_6_5_BITPERIOD_SFT
DECL|CEC_BRE_ERRORBIT_GENERATION|macro|CEC_BRE_ERRORBIT_GENERATION
DECL|CEC_BRE_ERRORBIT_NO_GENERATION|macro|CEC_BRE_ERRORBIT_NO_GENERATION
DECL|CEC_BROADCASTERROR_ERRORBIT_GENERATION|macro|CEC_BROADCASTERROR_ERRORBIT_GENERATION
DECL|CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION|macro|CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION
DECL|CEC_CFGR_OAR_LSB_POS|macro|CEC_CFGR_OAR_LSB_POS
DECL|CEC_DEFAULT_SFT|macro|CEC_DEFAULT_SFT
DECL|CEC_EXTENDED_TOLERANCE|macro|CEC_EXTENDED_TOLERANCE
DECL|CEC_FLAG_ARBLST|macro|CEC_FLAG_ARBLST
DECL|CEC_FLAG_BRE|macro|CEC_FLAG_BRE
DECL|CEC_FLAG_LBPE|macro|CEC_FLAG_LBPE
DECL|CEC_FLAG_RXACKE|macro|CEC_FLAG_RXACKE
DECL|CEC_FLAG_RXBR|macro|CEC_FLAG_RXBR
DECL|CEC_FLAG_RXEND|macro|CEC_FLAG_RXEND
DECL|CEC_FLAG_RXOVR|macro|CEC_FLAG_RXOVR
DECL|CEC_FLAG_SBPE|macro|CEC_FLAG_SBPE
DECL|CEC_FLAG_TXACKE|macro|CEC_FLAG_TXACKE
DECL|CEC_FLAG_TXBR|macro|CEC_FLAG_TXBR
DECL|CEC_FLAG_TXEND|macro|CEC_FLAG_TXEND
DECL|CEC_FLAG_TXERR|macro|CEC_FLAG_TXERR
DECL|CEC_FLAG_TXUDR|macro|CEC_FLAG_TXUDR
DECL|CEC_FULL_LISTENING_MODE|macro|CEC_FULL_LISTENING_MODE
DECL|CEC_HandleTypeDef|typedef|}CEC_HandleTypeDef;
DECL|CEC_IER_RX_ALL_ERR|macro|CEC_IER_RX_ALL_ERR
DECL|CEC_IER_TX_ALL_ERR|macro|CEC_IER_TX_ALL_ERR
DECL|CEC_INITIATOR_LSB_POS|macro|CEC_INITIATOR_LSB_POS
DECL|CEC_ISR_ALL_ERROR|macro|CEC_ISR_ALL_ERROR
DECL|CEC_IT_ARBLST|macro|CEC_IT_ARBLST
DECL|CEC_IT_BRE|macro|CEC_IT_BRE
DECL|CEC_IT_LBPE|macro|CEC_IT_LBPE
DECL|CEC_IT_RXACKE|macro|CEC_IT_RXACKE
DECL|CEC_IT_RXBR|macro|CEC_IT_RXBR
DECL|CEC_IT_RXEND|macro|CEC_IT_RXEND
DECL|CEC_IT_RXOVR|macro|CEC_IT_RXOVR
DECL|CEC_IT_SBPE|macro|CEC_IT_SBPE
DECL|CEC_IT_TXACKE|macro|CEC_IT_TXACKE
DECL|CEC_IT_TXBR|macro|CEC_IT_TXBR
DECL|CEC_IT_TXEND|macro|CEC_IT_TXEND
DECL|CEC_IT_TXERR|macro|CEC_IT_TXERR
DECL|CEC_IT_TXUDR|macro|CEC_IT_TXUDR
DECL|CEC_InitTypeDef|typedef|}CEC_InitTypeDef;
DECL|CEC_LBPE_ERRORBIT_GENERATION|macro|CEC_LBPE_ERRORBIT_GENERATION
DECL|CEC_LBPE_ERRORBIT_NO_GENERATION|macro|CEC_LBPE_ERRORBIT_NO_GENERATION
DECL|CEC_NO_RX_STOP_ON_BRE|macro|CEC_NO_RX_STOP_ON_BRE
DECL|CEC_OWN_ADDRESS_0|macro|CEC_OWN_ADDRESS_0
DECL|CEC_OWN_ADDRESS_10|macro|CEC_OWN_ADDRESS_10
DECL|CEC_OWN_ADDRESS_11|macro|CEC_OWN_ADDRESS_11
DECL|CEC_OWN_ADDRESS_12|macro|CEC_OWN_ADDRESS_12
DECL|CEC_OWN_ADDRESS_13|macro|CEC_OWN_ADDRESS_13
DECL|CEC_OWN_ADDRESS_14|macro|CEC_OWN_ADDRESS_14
DECL|CEC_OWN_ADDRESS_1|macro|CEC_OWN_ADDRESS_1
DECL|CEC_OWN_ADDRESS_2|macro|CEC_OWN_ADDRESS_2
DECL|CEC_OWN_ADDRESS_3|macro|CEC_OWN_ADDRESS_3
DECL|CEC_OWN_ADDRESS_4|macro|CEC_OWN_ADDRESS_4
DECL|CEC_OWN_ADDRESS_5|macro|CEC_OWN_ADDRESS_5
DECL|CEC_OWN_ADDRESS_6|macro|CEC_OWN_ADDRESS_6
DECL|CEC_OWN_ADDRESS_7|macro|CEC_OWN_ADDRESS_7
DECL|CEC_OWN_ADDRESS_8|macro|CEC_OWN_ADDRESS_8
DECL|CEC_OWN_ADDRESS_9|macro|CEC_OWN_ADDRESS_9
DECL|CEC_OWN_ADDRESS_NONE|macro|CEC_OWN_ADDRESS_NONE
DECL|CEC_REDUCED_LISTENING_MODE|macro|CEC_REDUCED_LISTENING_MODE
DECL|CEC_RX_STOP_ON_BRE|macro|CEC_RX_STOP_ON_BRE
DECL|CEC_SFT_START_ON_TXSOM|macro|CEC_SFT_START_ON_TXSOM
DECL|CEC_SFT_START_ON_TX_RX_END|macro|CEC_SFT_START_ON_TX_RX_END
DECL|CEC_STANDARD_TOLERANCE|macro|CEC_STANDARD_TOLERANCE
DECL|ErrorCode|member|uint32_t ErrorCode; /*!< For errors handling purposes, copy of ISR register
DECL|HAL_CEC_ERROR_ARBLST|macro|HAL_CEC_ERROR_ARBLST
DECL|HAL_CEC_ERROR_BRE|macro|HAL_CEC_ERROR_BRE
DECL|HAL_CEC_ERROR_LBPE|macro|HAL_CEC_ERROR_LBPE
DECL|HAL_CEC_ERROR_NONE|macro|HAL_CEC_ERROR_NONE
DECL|HAL_CEC_ERROR_RXACKE|macro|HAL_CEC_ERROR_RXACKE
DECL|HAL_CEC_ERROR_RXOVR|macro|HAL_CEC_ERROR_RXOVR
DECL|HAL_CEC_ERROR_SBPE|macro|HAL_CEC_ERROR_SBPE
DECL|HAL_CEC_ERROR_TXACKE|macro|HAL_CEC_ERROR_TXACKE
DECL|HAL_CEC_ERROR_TXERR|macro|HAL_CEC_ERROR_TXERR
DECL|HAL_CEC_ERROR_TXUDR|macro|HAL_CEC_ERROR_TXUDR
DECL|HAL_CEC_STATE_BUSY_RX_TX|enumerator|HAL_CEC_STATE_BUSY_RX_TX = 0x23U, /*!< an internal process is ongoing
DECL|HAL_CEC_STATE_BUSY_RX|enumerator|HAL_CEC_STATE_BUSY_RX = 0x22U, /*!< Data Reception process is ongoing
DECL|HAL_CEC_STATE_BUSY_TX|enumerator|HAL_CEC_STATE_BUSY_TX = 0x21U, /*!< Data Transmission process is ongoing
DECL|HAL_CEC_STATE_BUSY|enumerator|HAL_CEC_STATE_BUSY = 0x24U, /*!< an internal process is ongoing
DECL|HAL_CEC_STATE_ERROR|enumerator|HAL_CEC_STATE_ERROR = 0x60U /*!< Error Value is allowed for gState only */
DECL|HAL_CEC_STATE_READY|enumerator|HAL_CEC_STATE_READY = 0x20U, /*!< Peripheral Initialized and ready for use
DECL|HAL_CEC_STATE_RESET|enumerator|HAL_CEC_STATE_RESET = 0x00U, /*!< Peripheral is not yet Initialized
DECL|HAL_CEC_StateTypeDef|typedef|}HAL_CEC_StateTypeDef;
DECL|IS_CEC_ADDRESS|macro|IS_CEC_ADDRESS
DECL|IS_CEC_BREERRORBITGEN|macro|IS_CEC_BREERRORBITGEN
DECL|IS_CEC_BRERXSTOP|macro|IS_CEC_BRERXSTOP
DECL|IS_CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION|macro|IS_CEC_BROADCASTERROR_NO_ERRORBIT_GENERATION
DECL|IS_CEC_LBPEERRORBITGEN|macro|IS_CEC_LBPEERRORBITGEN
DECL|IS_CEC_LISTENING_MODE|macro|IS_CEC_LISTENING_MODE
DECL|IS_CEC_MSGSIZE|macro|IS_CEC_MSGSIZE
DECL|IS_CEC_OWN_ADDRESS|macro|IS_CEC_OWN_ADDRESS
DECL|IS_CEC_SFTOP|macro|IS_CEC_SFTOP
DECL|IS_CEC_SIGNALFREETIME|macro|IS_CEC_SIGNALFREETIME
DECL|IS_CEC_TOLERANCE|macro|IS_CEC_TOLERANCE
DECL|Init|member|CEC_InitTypeDef Init; /*!< CEC communication parameters */
DECL|Instance|member|CEC_TypeDef *Instance; /*!< CEC registers base address */
DECL|LBPEErrorBitGen|member|uint32_t LBPEErrorBitGen; /*!< Set LBPEGEN bit @ref CEC_LBPEErrorBitGen : specifies whether or not an Error-Bit is generated on the
DECL|ListenMode|member|uint32_t ListenMode; /*!< Set LSTN bit @ref CEC_Listening_Mode : specifies device listening mode. It can take two values:
DECL|Lock|member|HAL_LockTypeDef Lock; /*!< Locking object */
DECL|OwnAddress|member|uint16_t OwnAddress; /*!< Own addresses configuration
DECL|RxBuffer|member|uint8_t *RxBuffer; /*!< CEC Rx buffer pointeur */
DECL|RxState|member|HAL_CEC_StateTypeDef RxState; /*!< CEC state information related to Rx operations.
DECL|RxXferSize|member|uint16_t RxXferSize; /*!< CEC Rx Transfer size, 0: header received only */
DECL|SignalFreeTimeOption|member|uint32_t SignalFreeTimeOption; /*!< Set SFTOP bit @ref CEC_SFT_Option : specifies when SFT timer starts.
DECL|SignalFreeTime|member|uint32_t SignalFreeTime; /*!< Set SFT field, specifies the Signal Free Time.
DECL|Tolerance|member|uint32_t Tolerance; /*!< Set RXTOL bit, specifies the tolerance accepted on the received waveforms,
DECL|TxXferCount|member|uint16_t TxXferCount; /*!< CEC Tx Transfer Counter */
DECL|__HAL_CEC_CLEAR_FLAG|macro|__HAL_CEC_CLEAR_FLAG
DECL|__HAL_CEC_CLEAR_OAR|macro|__HAL_CEC_CLEAR_OAR
DECL|__HAL_CEC_DISABLE_IT|macro|__HAL_CEC_DISABLE_IT
DECL|__HAL_CEC_DISABLE|macro|__HAL_CEC_DISABLE
DECL|__HAL_CEC_ENABLE_IT|macro|__HAL_CEC_ENABLE_IT
DECL|__HAL_CEC_ENABLE|macro|__HAL_CEC_ENABLE
DECL|__HAL_CEC_FIRST_BYTE_TX_SET|macro|__HAL_CEC_FIRST_BYTE_TX_SET
DECL|__HAL_CEC_GET_FLAG|macro|__HAL_CEC_GET_FLAG
DECL|__HAL_CEC_GET_IT_SOURCE|macro|__HAL_CEC_GET_IT_SOURCE
DECL|__HAL_CEC_GET_TRANSMISSION_END_FLAG|macro|__HAL_CEC_GET_TRANSMISSION_END_FLAG
DECL|__HAL_CEC_GET_TRANSMISSION_START_FLAG|macro|__HAL_CEC_GET_TRANSMISSION_START_FLAG
DECL|__HAL_CEC_LAST_BYTE_TX_SET|macro|__HAL_CEC_LAST_BYTE_TX_SET
DECL|__HAL_CEC_RESET_HANDLE_STATE|macro|__HAL_CEC_RESET_HANDLE_STATE
DECL|__HAL_CEC_SET_OAR|macro|__HAL_CEC_SET_OAR
DECL|__STM32F0xx_HAL_CEC_H|macro|__STM32F0xx_HAL_CEC_H
DECL|gState|member|HAL_CEC_StateTypeDef gState; /*!< CEC state information related to global Handle management
DECL|pTxBuffPtr|member|uint8_t *pTxBuffPtr; /*!< Pointer to CEC Tx transfer Buffer */
