Release 14.7 Drc P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Oct 22 05:58:39 2015

drc -z lab4part2phase2.ncd lab4part2phase2.pcf

INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp ClockUnit/dcm_sp_inst,
   consult the device Data Sheet.
DRC detected 0 errors and 0 warnings.
