{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607960881383 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607960881402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 16:48:01 2020 " "Processing started: Mon Dec 14 16:48:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607960881402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607960881402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyDE0_Nano -c MyDE0_Nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyDE0_Nano -c MyDE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607960881402 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607960882341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607960882341 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "nombreDeTick1 MyDE0_Nano.sv(216) " "Verilog HDL error at MyDE0_Nano.sv(216): module \"nombreDeTick1\" cannot be declared more than once" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/augus/OneDrive/EPL Q7/LELME2002 - Project in Mechatronics/verilog/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv" 216 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1607960894535 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "nombreDeTick1 MyDE0_Nano.sv(199) " "HDL info at MyDE0_Nano.sv(199): see declaration for object \"nombreDeTick1\"" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/augus/OneDrive/EPL Q7/LELME2002 - Project in Mechatronics/verilog/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv" 199 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607960894535 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "nombreDeTick3 MyDE0_Nano.sv(233) " "Ignored design unit \"nombreDeTick3\" at MyDE0_Nano.sv(233) due to previous errors" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/augus/OneDrive/EPL Q7/LELME2002 - Project in Mechatronics/verilog/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv" 233 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1607960894535 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "nombreDeTick4 MyDE0_Nano.sv(255) " "Ignored design unit \"nombreDeTick4\" at MyDE0_Nano.sv(255) due to previous errors" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/augus/OneDrive/EPL Q7/LELME2002 - Project in Mechatronics/verilog/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv" 255 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1607960894535 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "nombreDeTick5 MyDE0_Nano.sv(278) " "Ignored design unit \"nombreDeTick5\" at MyDE0_Nano.sv(278) due to previous errors" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/augus/OneDrive/EPL Q7/LELME2002 - Project in Mechatronics/verilog/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv" 278 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1607960894535 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "nombreDeTick6 MyDE0_Nano.sv(299) " "Ignored design unit \"nombreDeTick6\" at MyDE0_Nano.sv(299) due to previous errors" {  } { { "MyDE0_Nano.sv" "" { Text "C:/Users/augus/OneDrive/EPL Q7/LELME2002 - Project in Mechatronics/verilog/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyDE0_Nano.sv" 299 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1607960894537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myde0_nano.sv 0 0 " "Found 0 design units, including 0 entities, in source file myde0_nano.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607960894537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mytestbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file mytestbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MyTestbench " "Found entity 1: MyTestbench" {  } { { "MyTestbench.sv" "" { Text "C:/Users/augus/OneDrive/EPL Q7/LELME2002 - Project in Mechatronics/verilog/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MyTestbench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607960894537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607960894537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file myspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "MySPI.sv" "" { Text "C:/Users/augus/OneDrive/EPL Q7/LELME2002 - Project in Mechatronics/verilog/Quartus-Pipelined_2020/Quartus-Pipelined_2020/MySPI.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607960894548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607960894548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.sv" "" { Text "C:/Users/augus/OneDrive/EPL Q7/LELME2002 - Project in Mechatronics/verilog/Quartus-Pipelined_2020/Quartus-Pipelined_2020/encoder.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607960894548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607960894548 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607960894630 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 14 16:48:14 2020 " "Processing ended: Mon Dec 14 16:48:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607960894630 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607960894630 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607960894630 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607960894630 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607960895250 ""}
