| time |reset|ARegister|DRegister|RAM64[16]|RAM64[17]|RAM64[18]|
| 0    |  0  |       0 |       0 |      25 |      45 |       0 |
| 1    |  0  |      16 |       0 |      25 |      45 |       0 |
| 2    |  0  |      16 |      25 |      25 |      45 |       0 |
| 3    |  0  |      17 |      25 |      25 |      45 |       0 |
| 4    |  0  |      17 |     -20 |      25 |      45 |       0 |
| 5    |  0  |      10 |     -20 |      25 |      45 |       0 |
| 6    |  0  |      10 |     -20 |      25 |      45 |       0 |
| 7    |  0  |      17 |     -20 |      25 |      45 |       0 |
| 8    |  0  |      17 |      45 |      25 |      45 |       0 |
| 9    |  0  |      16 |      45 |      25 |      45 |       0 |
| 10   |  0  |      16 |      20 |      25 |      45 |       0 |
| 11   |  0  |      18 |      20 |      25 |      45 |       0 |
| 12   |  0  |      18 |      20 |      25 |      45 |      20 |
| 13   |  0  |       0 |      20 |      25 |      45 |      20 |
| 14   |  0  |       0 |      20 |      25 |      45 |      20 |
| 15   |  0  |       0 |      20 |      25 |      45 |      20 |
| 16   |  1  |       0 |      20 |     100 |      50 |       0 |
| 17   |  0  |      16 |      20 |     100 |      50 |       0 |
| 18   |  0  |      16 |     100 |     100 |      50 |       0 |
| 19   |  0  |      17 |     100 |     100 |      50 |       0 |
| 20   |  0  |      17 |      50 |     100 |      50 |       0 |
| 21   |  0  |      10 |      50 |     100 |      50 |       0 |
| 22   |  0  |      10 |      50 |     100 |      50 |       0 |
| 23   |  0  |      18 |      50 |     100 |      50 |       0 |
| 24   |  0  |      18 |      50 |     100 |      50 |      50 |
| 25   |  0  |       0 |      50 |     100 |      50 |      50 |
| 26   |  0  |       0 |      50 |     100 |      50 |      50 |
| 27   |  0  |       0 |      50 |     100 |      50 |      50 |
| 28   |  0  |       0 |      50 |     100 |      50 |      50 |