<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='545' type='bool llvm::PPC::isSplatShuffleMask(llvm::ShuffleVectorSDNode * N, unsigned int EltSize)'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='542'>/// isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand
    /// specifies a splat of a single element that is suitable for input to
    /// VSPLTB/VSPLTH/VSPLTW.</doc>
<def f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1778' ll='1808' type='bool llvm::PPC::isSplatShuffleMask(llvm::ShuffleVectorSDNode * N, unsigned int EltSize)'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='2078' u='c' c='_ZN4llvm3PPC17getVSPLTImmediateEPNS_6SDNodeEjRNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8770' u='c' c='_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8827' u='c' c='_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8828' u='c' c='_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8829' u='c' c='_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1775'>/// isSplatShuffleMask - Return true if the specified VECTOR_SHUFFLE operand
/// specifies a splat of a single element that is suitable for input to
/// VSPLTB/VSPLTH/VSPLTW.</doc>
