[Inputs]
gate_in
rst
wren
dco_p
dco_n
fco_p
fco_n
din_ap
din_an
din_bp
din_bn
din_cp
din_cn
din_dp
din_dn
din_ep
din_en
din_fp
din_fn
din_gp
din_gn
din_hp
din_hn
[Outputs]
clkout
load
dco_locked
fco_locked
dec_rdyA
dec_rdyB
dec_rdyC
dec_rdyD
=doutA[13:0]=
=doutB[13:0]=
=doutC[13:0]=
=doutD[13:0]=
=doutE[13:0]=
=doutF[13:0]=
=doutG[13:0]=
=doutH[13:0]=
[BiDir]
[ATTRIBUTES]
VeriModel capture

