<stg><name>subT1_pipl</name>


<trans_list>

<trans id="177" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="2" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="14" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %OutTuppipe1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %Wsigpipe1161, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i52 %IDRpipe1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %OutTuppipe1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %Wsigpipe1161, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i52 %IDRpipe1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop11:6 %lev_retpipe = alloca i64 1

]]></Node>
<StgValue><ssdm name="lev_retpipe"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
arrayctor.loop11:7 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @lev_retpipe_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i1 %lev_retpipe, i1 %lev_retpipe

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lev_retpipe, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop11:9 %lev_retpipe_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="lev_retpipe_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
arrayctor.loop11:10 %empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @lev_retpipe_OC_6_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i1 %lev_retpipe_6, i1 %lev_retpipe_6

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lev_retpipe_6, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop11:12 %lev_retpipe_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="lev_retpipe_7"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
arrayctor.loop11:13 %empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @lev_retpipe_OC_7_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i1 %lev_retpipe_7, i1 %lev_retpipe_7

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lev_retpipe_7, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop11:15 %lev_retpipe_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="lev_retpipe_8"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
arrayctor.loop11:16 %empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @lev_retpipe_OC_8_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i1 %lev_retpipe_8, i1 %lev_retpipe_8

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lev_retpipe_8, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop11:18 %lev_retpipe_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="lev_retpipe_9"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
arrayctor.loop11:19 %empty_48 = specchannel i32 @_ssdm_op_SpecChannel, void @lev_retpipe_OC_9_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i1 %lev_retpipe_9, i1 %lev_retpipe_9

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lev_retpipe_9, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="64">
<![CDATA[
arrayctor.loop11:21 %lev_retpipe_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="lev_retpipe_10"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
arrayctor.loop11:22 %empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @lev_retpipe_OC_10_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i1 %lev_retpipe_10, i1 %lev_retpipe_10

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lev_retpipe_10, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop11:24 %childindexpipe = alloca i64 1

]]></Node>
<StgValue><ssdm name="childindexpipe"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
arrayctor.loop11:25 %empty_50 = specchannel i32 @_ssdm_op_SpecChannel, void @childindexpipe_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i64 %childindexpipe, i64 %childindexpipe

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %childindexpipe, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop11:27 %childindexpipe_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="childindexpipe_6"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
arrayctor.loop11:28 %empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @childindexpipe_OC_6_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i64 %childindexpipe_6, i64 %childindexpipe_6

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %childindexpipe_6, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop11:30 %childindexpipe_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="childindexpipe_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
arrayctor.loop11:31 %empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @childindexpipe_OC_7_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i64 %childindexpipe_7, i64 %childindexpipe_7

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %childindexpipe_7, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop11:33 %childindexpipe_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="childindexpipe_8"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
arrayctor.loop11:34 %empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @childindexpipe_OC_8_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i64 %childindexpipe_8, i64 %childindexpipe_8

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %childindexpipe_8, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop11:36 %childindexpipe_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="childindexpipe_9"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
arrayctor.loop11:37 %empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @childindexpipe_OC_9_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i64 %childindexpipe_9, i64 %childindexpipe_9

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %childindexpipe_9, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop11:39 %childindexpipe_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="childindexpipe_10"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
arrayctor.loop11:40 %empty_55 = specchannel i32 @_ssdm_op_SpecChannel, void @childindexpipe_OC_10_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i64 %childindexpipe_10, i64 %childindexpipe_10

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %childindexpipe_10, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop11:42 %IDRpipes = alloca i64 1

]]></Node>
<StgValue><ssdm name="IDRpipes"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
arrayctor.loop11:43 %empty_56 = specchannel i32 @_ssdm_op_SpecChannel, void @IDRpipes_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i64 %IDRpipes, i64 %IDRpipes

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %IDRpipes, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop11:45 %IDRpipes_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="IDRpipes_6"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
arrayctor.loop11:46 %empty_57 = specchannel i32 @_ssdm_op_SpecChannel, void @IDRpipes_OC_6_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i64 %IDRpipes_6, i64 %IDRpipes_6

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %IDRpipes_6, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop11:48 %IDRpipes_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="IDRpipes_7"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
arrayctor.loop11:49 %empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @IDRpipes_OC_7_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i64 %IDRpipes_7, i64 %IDRpipes_7

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %IDRpipes_7, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop11:51 %IDRpipes_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="IDRpipes_8"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
arrayctor.loop11:52 %empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @IDRpipes_OC_8_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i64 %IDRpipes_8, i64 %IDRpipes_8

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %IDRpipes_8, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop11:54 %IDRpipes_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="IDRpipes_9"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
arrayctor.loop11:55 %empty_60 = specchannel i32 @_ssdm_op_SpecChannel, void @IDRpipes_OC_9_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i64 %IDRpipes_9, i64 %IDRpipes_9

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %IDRpipes_9, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64">
<![CDATA[
arrayctor.loop11:57 %IDRpipes_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="IDRpipes_10"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
arrayctor.loop11:58 %empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @IDRpipes_OC_10_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i64 %IDRpipes_10, i64 %IDRpipes_10

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop11:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %IDRpipes_10, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:60 %specmemcore_ln254 = specmemcore void @_ssdm_op_SpecMemCore, i1 %lev_retpipe_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln254"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:61 %specmemcore_ln254 = specmemcore void @_ssdm_op_SpecMemCore, i1 %lev_retpipe_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln254"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:62 %specmemcore_ln254 = specmemcore void @_ssdm_op_SpecMemCore, i1 %lev_retpipe_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln254"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:63 %specmemcore_ln254 = specmemcore void @_ssdm_op_SpecMemCore, i1 %lev_retpipe_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln254"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:64 %specmemcore_ln254 = specmemcore void @_ssdm_op_SpecMemCore, i1 %lev_retpipe_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln254"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:65 %specmemcore_ln254 = specmemcore void @_ssdm_op_SpecMemCore, i1 %lev_retpipe, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln254"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:66 %specmemcore_ln258 = specmemcore void @_ssdm_op_SpecMemCore, i64 %childindexpipe_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln258"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:67 %specmemcore_ln258 = specmemcore void @_ssdm_op_SpecMemCore, i64 %childindexpipe_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln258"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:68 %specmemcore_ln258 = specmemcore void @_ssdm_op_SpecMemCore, i64 %childindexpipe_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln258"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:69 %specmemcore_ln258 = specmemcore void @_ssdm_op_SpecMemCore, i64 %childindexpipe_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln258"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:70 %specmemcore_ln258 = specmemcore void @_ssdm_op_SpecMemCore, i64 %childindexpipe_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln258"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:71 %specmemcore_ln258 = specmemcore void @_ssdm_op_SpecMemCore, i64 %childindexpipe, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln258"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:72 %specmemcore_ln271 = specmemcore void @_ssdm_op_SpecMemCore, i64 %IDRpipes_10, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln271"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:73 %specmemcore_ln271 = specmemcore void @_ssdm_op_SpecMemCore, i64 %IDRpipes_9, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln271"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:74 %specmemcore_ln271 = specmemcore void @_ssdm_op_SpecMemCore, i64 %IDRpipes_8, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln271"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:75 %specmemcore_ln271 = specmemcore void @_ssdm_op_SpecMemCore, i64 %IDRpipes_7, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln271"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:76 %specmemcore_ln271 = specmemcore void @_ssdm_op_SpecMemCore, i64 %IDRpipes_6, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln271"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:77 %specmemcore_ln271 = specmemcore void @_ssdm_op_SpecMemCore, i64 %IDRpipes, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln271"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:78 %specmemcore_ln284 = specmemcore void @_ssdm_op_SpecMemCore, void @lev1_numc_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln284"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:79 %specmemcore_ln284 = specmemcore void @_ssdm_op_SpecMemCore, void @lev1_ucta_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln284"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:80 %specmemcore_ln286 = specmemcore void @_ssdm_op_SpecMemCore, void @lev2_numc_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln286"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:81 %specmemcore_ln286 = specmemcore void @_ssdm_op_SpecMemCore, void @lev2_ucta_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln286"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:82 %specmemcore_ln287 = specmemcore void @_ssdm_op_SpecMemCore, i1 %lev3_numc_V, i64 666, i64 20, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln287"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:83 %specmemcore_ln287 = specmemcore void @_ssdm_op_SpecMemCore, i20 %lev3_ucta_V, i64 666, i64 20, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln287"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:84 %specmemcore_ln288 = specmemcore void @_ssdm_op_SpecMemCore, i1 %lev4_numc_V, i64 666, i64 20, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln288"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:85 %specmemcore_ln288 = specmemcore void @_ssdm_op_SpecMemCore, i20 %lev4_ucta_V, i64 666, i64 20, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln288"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:86 %specmemcore_ln289 = specmemcore void @_ssdm_op_SpecMemCore, i1 %lev5_numc_V, i64 666, i64 20, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln289"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
arrayctor.loop11:87 %specmemcore_ln289 = specmemcore void @_ssdm_op_SpecMemCore, i20 %lev5_ucta_V, i64 666, i64 20, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln289"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop11:88 %br_ln304 = br void

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln135"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
:1 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i52P0A, i52 %IDRpipe1, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln306 = br i1 %tmp, void, void

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="52" op_2_bw="32">
<![CDATA[
:0 %tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i52P0A, i52 %IDRpipe1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln357 = br i1 %tmp_s, void, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln357"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32">
<![CDATA[
:0 %tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1P0A, i1 %Wsigpipe1161, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln357 = br i1 %tmp_1, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln357"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:0 %p_065 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %Wsigpipe1161

]]></Node>
<StgValue><ssdm name="p_065"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0">
<![CDATA[
:1 %ret_ln362 = ret

]]></Node>
<StgValue><ssdm name="ret_ln362"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="52" op_0_bw="52" op_1_bw="52" op_2_bw="0">
<![CDATA[
:0 %IDRpipe1_read = read i52 @_ssdm_op_Read.ap_fifo.volatile.i52P0A, i52 %IDRpipe1

]]></Node>
<StgValue><ssdm name="IDRpipe1_read"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="52">
<![CDATA[
:1 %IDRobject_wind = trunc i52 %IDRpipe1_read

]]></Node>
<StgValue><ssdm name="IDRobject_wind"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="52">
<![CDATA[
:2 %tmp_11_cast = zext i52 %IDRpipe1_read

]]></Node>
<StgValue><ssdm name="tmp_11_cast"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:3 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %lev_retpipe, i1 0

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %childindexpipe, i64 1

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %IDRpipes, i64 %tmp_11_cast

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="120" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="64" op_6_bw="64" op_7_bw="32" op_8_bw="1" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:6 %call_ln332 = call void @subT1_lev_stage.4, i64 %childindexpipe, i64 %childindexpipe_6, i1 %lev_retpipe, i1 %lev_retpipe_6, i64 %IDRpipes, i64 %IDRpipes_6, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5

]]></Node>
<StgValue><ssdm name="call_ln332"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="121" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="64" op_6_bw="64" op_7_bw="32" op_8_bw="1" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:6 %call_ln332 = call void @subT1_lev_stage.4, i64 %childindexpipe, i64 %childindexpipe_6, i1 %lev_retpipe, i1 %lev_retpipe_6, i64 %IDRpipes, i64 %IDRpipes_6, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5

]]></Node>
<StgValue><ssdm name="call_ln332"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="122" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="64" op_6_bw="64" op_7_bw="32" op_8_bw="1" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:7 %call_ln334 = call void @subT1_lev_stage.3, i64 %childindexpipe_6, i64 %childindexpipe_7, i1 %lev_retpipe_6, i1 %lev_retpipe_7, i64 %IDRpipes_6, i64 %IDRpipes_7, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6

]]></Node>
<StgValue><ssdm name="call_ln334"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="123" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="64" op_6_bw="64" op_7_bw="32" op_8_bw="1" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:7 %call_ln334 = call void @subT1_lev_stage.3, i64 %childindexpipe_6, i64 %childindexpipe_7, i1 %lev_retpipe_6, i1 %lev_retpipe_7, i64 %IDRpipes_6, i64 %IDRpipes_7, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6

]]></Node>
<StgValue><ssdm name="call_ln334"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="124" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="64" op_6_bw="64" op_7_bw="32" op_8_bw="1" op_9_bw="1" op_10_bw="20" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:8 %call_ln336 = call void @subT1_lev_stage.2, i64 %childindexpipe_7, i64 %childindexpipe_8, i1 %lev_retpipe_7, i1 %lev_retpipe_8, i64 %IDRpipes_7, i64 %IDRpipes_8, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i1 %lev3_numc_V, i20 %lev3_ucta_V

]]></Node>
<StgValue><ssdm name="call_ln336"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="125" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="64" op_6_bw="64" op_7_bw="32" op_8_bw="1" op_9_bw="1" op_10_bw="20" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:8 %call_ln336 = call void @subT1_lev_stage.2, i64 %childindexpipe_7, i64 %childindexpipe_8, i1 %lev_retpipe_7, i1 %lev_retpipe_8, i64 %IDRpipes_7, i64 %IDRpipes_8, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i1 %lev3_numc_V, i20 %lev3_ucta_V

]]></Node>
<StgValue><ssdm name="call_ln336"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="126" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="64" op_6_bw="64" op_7_bw="32" op_8_bw="1" op_9_bw="1" op_10_bw="20" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:9 %call_ln338 = call void @subT1_lev_stage.1, i64 %childindexpipe_8, i64 %childindexpipe_9, i1 %lev_retpipe_8, i1 %lev_retpipe_9, i64 %IDRpipes_8, i64 %IDRpipes_9, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i1 %lev4_numc_V, i20 %lev4_ucta_V

]]></Node>
<StgValue><ssdm name="call_ln338"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="127" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="64" op_6_bw="64" op_7_bw="32" op_8_bw="1" op_9_bw="1" op_10_bw="20" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:9 %call_ln338 = call void @subT1_lev_stage.1, i64 %childindexpipe_8, i64 %childindexpipe_9, i1 %lev_retpipe_8, i1 %lev_retpipe_9, i64 %IDRpipes_8, i64 %IDRpipes_9, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i1 %lev4_numc_V, i20 %lev4_ucta_V

]]></Node>
<StgValue><ssdm name="call_ln338"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="128" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="64" op_6_bw="64" op_7_bw="32" op_8_bw="1" op_9_bw="1" op_10_bw="20" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:10 %call_ln340 = call void @subT1_lev_stage, i64 %childindexpipe_9, i64 %childindexpipe_10, i1 %lev_retpipe_9, i1 %lev_retpipe_10, i64 %IDRpipes_9, i64 %IDRpipes_10, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9, i1 %lev5_numc_V, i20 %lev5_ucta_V

]]></Node>
<StgValue><ssdm name="call_ln340"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="129" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="64" op_6_bw="64" op_7_bw="32" op_8_bw="1" op_9_bw="1" op_10_bw="20" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:10 %call_ln340 = call void @subT1_lev_stage, i64 %childindexpipe_9, i64 %childindexpipe_10, i1 %lev_retpipe_9, i1 %lev_retpipe_10, i64 %IDRpipes_9, i64 %IDRpipes_10, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9, i1 %lev5_numc_V, i20 %lev5_ucta_V

]]></Node>
<StgValue><ssdm name="call_ln340"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="130" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
:11 %p_064 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %lev_retpipe_10

]]></Node>
<StgValue><ssdm name="p_064"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:12 %p_066 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %IDRpipes_10

]]></Node>
<StgValue><ssdm name="p_066"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
:13 %this_11_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %childindexpipe_10

]]></Node>
<StgValue><ssdm name="this_11_read"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="64">
<![CDATA[
:14 %resultIndDepth_depth = trunc i64 %this_11_read

]]></Node>
<StgValue><ssdm name="resultIndDepth_depth"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="32">
<![CDATA[
:15 %zext_ln351 = zext i32 %IDRobject_wind

]]></Node>
<StgValue><ssdm name="zext_ln351"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_addr = getelementptr i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_addr"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1_addr = getelementptr i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1_addr"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2_addr = getelementptr i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2_addr"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3_addr = getelementptr i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3_addr"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4_addr = getelementptr i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4_addr"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
:21 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_load = load i5 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_addr

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_load"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
:22 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1_load = load i5 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1_addr

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1_load"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
:23 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2_load = load i5 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2_addr

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2_load"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
:24 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3_load = load i5 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3_addr

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3_load"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
:25 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4_load = load i5 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4_addr

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4_load"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5_addr = getelementptr i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5_addr"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6_addr = getelementptr i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6_addr"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7_addr = getelementptr i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7_addr"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8_addr = getelementptr i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8_addr"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9_addr = getelementptr i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9_addr"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="5" op_1_bw="0">
<![CDATA[
:32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5_load = load i5 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5_addr

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5_load"/></StgValue>
</operation>

<operation id="151" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="5" op_1_bw="0">
<![CDATA[
:34 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6_load = load i5 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6_addr

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6_load"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="5" op_1_bw="0">
<![CDATA[
:36 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7_load = load i5 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7_addr

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7_load"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="5" op_1_bw="0">
<![CDATA[
:38 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8_load = load i5 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8_addr

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8_load"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="5" op_1_bw="0">
<![CDATA[
:40 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9_load = load i5 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9_addr

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="155" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
:21 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_load = load i5 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_addr

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_load"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
:22 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1_load = load i5 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1_addr

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1_load"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
:23 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2_load = load i5 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2_addr

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2_load"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
:24 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3_load = load i5 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3_addr

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3_load"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
:25 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4_load = load i5 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4_addr

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4_load"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:26 %leaf_act_par_ind = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i32, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_load, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1_load, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2_load, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3_load, i32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4_load, i32 %resultIndDepth_depth

]]></Node>
<StgValue><ssdm name="leaf_act_par_ind"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="5" op_1_bw="0">
<![CDATA[
:32 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5_load = load i5 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5_addr

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5_load"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="1">
<![CDATA[
:33 %zext_ln351_1 = zext i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5_load

]]></Node>
<StgValue><ssdm name="zext_ln351_1"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="5" op_1_bw="0">
<![CDATA[
:34 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6_load = load i5 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6_addr

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6_load"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="1">
<![CDATA[
:35 %zext_ln351_2 = zext i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6_load

]]></Node>
<StgValue><ssdm name="zext_ln351_2"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="5" op_1_bw="0">
<![CDATA[
:36 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7_load = load i5 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7_addr

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7_load"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="1">
<![CDATA[
:37 %zext_ln351_3 = zext i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7_load

]]></Node>
<StgValue><ssdm name="zext_ln351_3"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="5" op_1_bw="0">
<![CDATA[
:38 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8_load = load i5 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8_addr

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8_load"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="1">
<![CDATA[
:39 %zext_ln351_4 = zext i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8_load

]]></Node>
<StgValue><ssdm name="zext_ln351_4"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="5" op_1_bw="0">
<![CDATA[
:40 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9_load = load i5 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9_addr

]]></Node>
<StgValue><ssdm name="subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9_load"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="1">
<![CDATA[
:41 %zext_ln351_5 = zext i1 %subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9_load

]]></Node>
<StgValue><ssdm name="zext_ln351_5"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
:42 %leaf_act_child_ind = mux i32 @_ssdm_op_Mux.ap_auto.5i32.i32, i32 %zext_ln351_1, i32 %zext_ln351_2, i32 %zext_ln351_3, i32 %zext_ln351_4, i32 %zext_ln351_5, i32 %resultIndDepth_depth

]]></Node>
<StgValue><ssdm name="leaf_act_child_ind"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:43 %tmp1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %resultIndDepth_depth, i32 0, i32 %leaf_act_child_ind, i32 %leaf_act_par_ind

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:44 %or_ln173 = or i128 %tmp1, i128 18446744073709551616

]]></Node>
<StgValue><ssdm name="or_ln173"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:45 %write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %OutTuppipe1, i128 %or_ln173

]]></Node>
<StgValue><ssdm name="write_ln173"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
:46 %br_ln356 = br void

]]></Node>
<StgValue><ssdm name="br_ln356"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln304 = br void

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
