INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_5/project_5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol cin, assumed default net type wire [C:/Users/Administrator/Desktop/project_5/project_5.srcs/sources_1/new/ALU.v:10]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [C:/Users/Administrator/Desktop/project_5/project_5.srcs/sources_1/new/ALU.v:11]
INFO: [VRFC 10-311] analyzing module carrylookahead4
INFO: [VRFC 10-311] analyzing module carrylookahead32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_5/project_5.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/project_5/project_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
