#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar  6 15:55:02 2025
# Process ID: 17156
# Current directory: D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/synth_1
# Command line: vivado.exe -log eth_udp_send_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source eth_udp_send_test.tcl
# Log file: D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/synth_1/eth_udp_send_test.vds
# Journal file: D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source eth_udp_send_test.tcl -notrace
Command: synth_design -top eth_udp_send_test -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 975.730 ; gain = 234.113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'eth_udp_send_test' [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/eth_udp_send_test.v:1]
INFO: [Synth 8-6157] synthesizing module 'pll' [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/synth_1/.Xil/Vivado-17156-DESKTOP-I8GGJRG/realtime/pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll' (1#1) [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/synth_1/.Xil/Vivado-17156-DESKTOP-I8GGJRG/realtime/pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'eth_udp_send' [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/eth_udp_send.v:1]
	Parameter data_length bound to: 15'b000010100000000 
INFO: [Synth 8-6157] synthesizing module 'eth_udp_tx_gmii' [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/eth_udp_tx_gmii.v:2]
	Parameter ETH_type bound to: 16'b0000100000000000 
	Parameter IP_ver bound to: 4'b0100 
	Parameter IP_hdr_len bound to: 4'b0101 
	Parameter IP_tos bound to: 8'b00000000 
	Parameter IP_id bound to: 16'b0000000000000000 
	Parameter IP_rsv bound to: 1'b0 
	Parameter IP_df bound to: 1'b0 
	Parameter IP_mf bound to: 1'b0 
	Parameter IP_frag_offset bound to: 13'b0000000000000 
	Parameter IP_ttl bound to: 8'b01000000 
	Parameter IP_protocol bound to: 8'b00010001 
	Parameter IDLE bound to: 9'b000000001 
	Parameter TX_PREAMBLE bound to: 9'b000000010 
	Parameter TX_ETH_HEADER bound to: 9'b000000100 
	Parameter TX_IP_HEADER bound to: 9'b000001000 
	Parameter TX_UDP_HEADER bound to: 9'b000010000 
	Parameter TX_DATA bound to: 9'b000100000 
	Parameter TX_FILL_DATA bound to: 9'b001000000 
	Parameter TX_CRC bound to: 9'b010000000 
	Parameter TX_DLY bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'ip_checksum' [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/ip_checksum.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ip_checksum' (2#1) [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/ip_checksum.v:2]
INFO: [Synth 8-6157] synthesizing module 'CRC32_d8' [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/crc32_d8.v:2]
	Parameter Tp bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CRC32_d8' (3#1) [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/crc32_d8.v:2]
INFO: [Synth 8-6155] done synthesizing module 'eth_udp_tx_gmii' (4#1) [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/eth_udp_tx_gmii.v:2]
INFO: [Synth 8-6157] synthesizing module 'eth_dcfifo' [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/synth_1/.Xil/Vivado-17156-DESKTOP-I8GGJRG/realtime/eth_dcfifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth_dcfifo' (5#1) [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/synth_1/.Xil/Vivado-17156-DESKTOP-I8GGJRG/realtime/eth_dcfifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'gmii_to_rgmii' [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/gmii_to_rgmii.v:1]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (6#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
INFO: [Synth 8-6155] done synthesizing module 'gmii_to_rgmii' (7#1) [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/gmii_to_rgmii.v:1]
INFO: [Synth 8-6155] done synthesizing module 'eth_udp_send' (8#1) [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/eth_udp_send.v:1]
INFO: [Synth 8-6155] done synthesizing module 'eth_udp_send_test' (9#1) [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/src/udp_tx/eth_udp_send_test.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1050.715 ; gain = 309.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1050.715 ; gain = 309.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1050.715 ; gain = 309.098
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1050.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo/eth_dcfifo_in_context.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo/eth_dcfifo_in_context.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll/pll_in_context.xdc] for cell 'pll'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll/pll_in_context.xdc] for cell 'pll'
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new/udp.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new/udp.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/constrs_1/new/udp.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/eth_udp_send_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/eth_udp_send_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1155.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1155.949 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'eth_udp_send_inst/eth_dcfifor_inst' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1158.930 ; gain = 417.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1158.930 ; gain = 417.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll/pll_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.srcs/sources_1/ip/pll/pll/pll_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for eth_udp_send_inst/eth_dcfifor_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for pll. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1158.930 ; gain = 417.312
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'eth_udp_tx_gmii'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                        000000001 |                        000000001
             TX_PREAMBLE |                        000000010 |                        000000010
           TX_ETH_HEADER |                        000000100 |                        000000100
            TX_IP_HEADER |                        000001000 |                        000001000
           TX_UDP_HEADER |                        000010000 |                        000010000
                 TX_DATA |                        000100000 |                        000100000
            TX_FILL_DATA |                        001000000 |                        001000000
                  TX_CRC |                        010000000 |                        010000000
                  TX_DLY |                        100000000 |                        100000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'curr_state_reg' in module 'eth_udp_tx_gmii'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1158.930 ; gain = 417.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     20 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 12    
	   6 Input      1 Bit         XORs := 8     
	   7 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 4     
	  11 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module eth_udp_send_test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ip_checksum 
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     20 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module CRC32_d8 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 11    
	   6 Input      1 Bit         XORs := 8     
	   7 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 4     
	  11 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 2     
	  10 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eth_udp_tx_gmii 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   9 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module gmii_to_rgmii 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module eth_udp_send 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design eth_udp_send_test has port phy_rst_n driven by constant 1
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[0]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[1]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[2]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[3]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[4]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[5]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[6]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[7]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[8]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[9]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[10]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[11]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[12]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[13]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[14]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/data_length_reg_reg[15]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[4]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[12]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[20]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[28]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[36]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[44]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[4]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[12]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[20]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[28]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[36]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[44]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[4]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[12]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[20]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[28]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/IP_total_len_reg_reg[4]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/IP_total_len_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/IP_total_len_reg_reg[12]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[4]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[12]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[20]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[28]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[4]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[12]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_port_reg_reg[4]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_port_reg_reg[12]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[12]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[0]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[8]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[16]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[24]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[32]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[40]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[0]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[8]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[16]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[24]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[32]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[40]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[0]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[8]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[16]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[24]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/IP_total_len_reg_reg[0]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/IP_total_len_reg_reg[8]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[0]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[8]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[16]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[24]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[0]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[8]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_port_reg_reg[0]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_port_reg_reg[8]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[0]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[8]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[6]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[14]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[22]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[30]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[38]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[46]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[6]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[14]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[22]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[30]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[38]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_mac_reg_reg[46]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[6]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[14]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[22]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_ip_reg_reg[30]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/IP_total_len_reg_reg[6]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/IP_total_len_reg_reg[14]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[6]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[14]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[22]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_ip_reg_reg[30]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[6]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/dst_port_reg_reg[14]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_port_reg_reg[6]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_port_reg_reg[14]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[6]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[14]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_send_inst/eth_udp_tx_gmii_inst/src_mac_reg_reg[7]' (FDCE) to 'eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\eth_udp_send_inst/eth_udp_tx_gmii_inst/udp_length_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\eth_udp_send_inst/eth_udp_tx_gmii_inst/ip_checksum/suma_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\cnt_reg[14] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1158.930 ; gain = 417.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1158.930 ; gain = 417.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1158.930 ; gain = 417.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1158.930 ; gain = 417.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1158.930 ; gain = 417.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1158.930 ; gain = 417.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1158.930 ; gain = 417.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1158.930 ; gain = 417.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1158.930 ; gain = 417.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1158.930 ; gain = 417.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pll           |         1|
|2     |eth_dcfifo    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |eth_dcfifo |     1|
|2     |pll        |     1|
|3     |CARRY4     |    12|
|4     |LUT1       |     6|
|5     |LUT2       |    34|
|6     |LUT3       |    31|
|7     |LUT4       |    49|
|8     |LUT5       |    36|
|9     |LUT6       |    81|
|10    |ODDR       |     6|
|11    |FDCE       |   132|
|12    |FDPE       |     1|
|13    |FDSE       |    32|
|14    |IBUF       |     1|
|15    |OBUF       |     7|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------+----------------+------+
|      |Instance                 |Module          |Cells |
+------+-------------------------+----------------+------+
|1     |top                      |                |   467|
|2     |  eth_udp_send_inst      |eth_udp_send    |   402|
|3     |    eth_udp_tx_gmii_inst |eth_udp_tx_gmii |   356|
|4     |      CRC32_d8_inst      |CRC32_d8        |    77|
|5     |    gmii_to_rgmii_inst   |gmii_to_rgmii   |     6|
+------+-------------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1158.930 ; gain = 417.312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1158.930 ; gain = 309.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1158.930 ; gain = 417.312
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1158.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1166.711 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
138 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1166.711 ; gain = 694.945
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1166.711 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_Learning_Journey/Pro/ETH_udp_tx_rx___/project/project.runs/synth_1/eth_udp_send_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file eth_udp_send_test_utilization_synth.rpt -pb eth_udp_send_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  6 15:55:27 2025...
