{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 04 00:52:29 2018 " "Info: Processing started: Thu Jan 04 00:52:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-fcn " "Info: Found design unit 1: RAM-fcn" {  } { { "RAM.vhd" "" { Text "D:/EX_CPU/part1/RAM.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "D:/EX_CPU/part1/RAM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zljcq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zljcq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zljcq-fcn " "Info: Found design unit 1: zljcq-fcn" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/part1/zljcq.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zljcq " "Info: Found entity 1: zljcq" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/part1/zljcq.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zljsq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zljsq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zljsq-fcn " "Info: Found design unit 1: zljsq-fcn" {  } { { "zljsq.vhd" "" { Text "D:/EX_CPU/part1/zljsq.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zljsq " "Info: Found entity 1: zljsq" {  } { { "zljsq.vhd" "" { Text "D:/EX_CPU/part1/zljsq.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file part1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Info: Found entity 1: part1" {  } { { "part1.bdf" "" { Schematic "D:/EX_CPU/part1/part1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Info: Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "zljsq inst2 " "Warning: Block or symbol \"zljsq\" of instance \"inst2\" overlaps another block or symbol" {  } { { "part1.bdf" "" { Schematic "D:/EX_CPU/part1/part1.bdf" { { 280 376 544 408 "inst2" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "zljcq inst " "Warning: Block or symbol \"zljcq\" of instance \"inst\" overlaps another block or symbol" {  } { { "part1.bdf" "" { Schematic "D:/EX_CPU/part1/part1.bdf" { { 200 984 1144 296 "inst" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst3 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst3\"" {  } { { "part1.bdf" "inst3" { Schematic "D:/EX_CPU/part1/part1.bdf" { { 216 648 776 344 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst3 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst3\"" {  } { { "part1.bdf" "" { Schematic "D:/EX_CPU/part1/part1.bdf" { { 216 648 776 344 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst3 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./ram_reset.mif " "Info: Parameter \"LPM_FILE\" = \"./ram_reset.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "part1.bdf" "" { Schematic "D:/EX_CPU/part1/part1.bdf" { { 216 648 776 344 "inst3" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst3\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst3\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "part1.bdf" "" { Schematic "D:/EX_CPU/part1/part1.bdf" { { 216 648 776 344 "inst3" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst3\|altram:sram LPM_RAM_IO:inst3 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst3\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst3\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "part1.bdf" "" { Schematic "D:/EX_CPU/part1/part1.bdf" { { 216 648 776 344 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "f:/altera/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst3 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst3\"" {  } { { "altram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "part1.bdf" "" { Schematic "D:/EX_CPU/part1/part1.bdf" { { 216 648 776 344 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n4a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n4a1 " "Info: Found entity 1: altsyncram_n4a1" {  } { { "db/altsyncram_n4a1.tdf" "" { Text "D:/EX_CPU/part1/db/altsyncram_n4a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n4a1 LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated " "Info: Elaborating entity \"altsyncram_n4a1\" for hierarchy \"LPM_RAM_IO:inst3\|altram:sram\|altsyncram:ram_block\|altsyncram_n4a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zljsq zljsq:inst2 " "Info: Elaborating entity \"zljsq\" for hierarchy \"zljsq:inst2\"" {  } { { "part1.bdf" "inst2" { Schematic "D:/EX_CPU/part1/part1.bdf" { { 280 376 544 408 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK zljsq.vhd(14) " "Warning (10492): VHDL Process Statement warning at zljsq.vhd(14): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zljsq.vhd" "" { Text "D:/EX_CPU/part1/zljsq.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address zljsq.vhd(25) " "Warning (10492): VHDL Process Statement warning at zljsq.vhd(25): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zljsq.vhd" "" { Text "D:/EX_CPU/part1/zljsq.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zljcq zljcq:inst " "Info: Elaborating entity \"zljcq\" for hierarchy \"zljcq:inst\"" {  } { { "part1.bdf" "inst" { Schematic "D:/EX_CPU/part1/part1.bdf" { { 200 984 1144 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jcq zljcq.vhd(11) " "Warning (10631): VHDL Process Statement warning at zljcq.vhd(11): inferring latch(es) for signal or variable \"jcq\", which holds its previous value in one or more paths through the process" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/part1/zljcq.vhd" 11 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[0\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[0\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/part1/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[1\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[1\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/part1/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[2\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[2\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/part1/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[3\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[3\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/part1/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[4\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[4\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/part1/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[5\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[5\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/part1/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[6\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[6\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/part1/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jcq\[7\] zljcq.vhd(11) " "Info (10041): Inferred latch for \"jcq\[7\]\" at zljcq.vhd(11)" {  } { { "zljcq.vhd" "" { Text "D:/EX_CPU/part1/zljcq.vhd" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[7\] zljcq:inst\|jcq\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[7\]\" to the node \"zljcq:inst\|jcq\[7\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[6\] zljcq:inst\|jcq\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[6\]\" to the node \"zljcq:inst\|jcq\[6\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[5\] zljcq:inst\|jcq\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[5\]\" to the node \"zljcq:inst\|jcq\[5\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[4\] zljcq:inst\|jcq\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[4\]\" to the node \"zljcq:inst\|jcq\[4\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[3\] zljcq:inst\|jcq\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[3\]\" to the node \"zljcq:inst\|jcq\[3\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[2\] zljcq:inst\|jcq\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[2\]\" to the node \"zljcq:inst\|jcq\[2\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[1\] zljcq:inst\|jcq\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[1\]\" to the node \"zljcq:inst\|jcq\[1\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_ram_io:inst3\|datatri\[0\] zljcq:inst\|jcq\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"lpm_ram_io:inst3\|datatri\[0\]\" to the node \"zljcq:inst\|jcq\[0\]\" into an OR gate" {  } { { "LPM_RAM_IO.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Info: Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Info: Implemented 28 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 04 00:52:30 2018 " "Info: Processing ended: Thu Jan 04 00:52:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
