(footprint "TO92-INLINE" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (descr "<b>VOLTAGE REGULATOR</b>")
  (fp_text reference ">NAME" (at 3.175 -0.635) (layer "F.SilkS")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp 415b9c45-edae-4484-abe1-6e1dfac71e37)
  )
  (fp_text value ">VALUE" (at 3.175 1.27) (layer "F.Fab")
    (effects (font (size 1.143 1.143) (thickness 0.127)) (justify left bottom))
    (tstamp f5bbdbd1-b25b-4c8a-ab8c-30010f762c65)
  )
  (fp_line (start 2.254 0.254) (end 2.655 0.254) (layer "F.SilkS") (width 0.1524) (tstamp 0f5572a4-c51c-4229-b47d-6c576254d16a))
  (fp_line (start -2.655 0.254) (end -2.254 0.254) (layer "F.SilkS") (width 0.1524) (tstamp 4580dcc4-4f68-4d8a-b53f-a6bc42d541ed))
  (fp_line (start -2.095 1.651) (end 2.095 1.651) (layer "F.SilkS") (width 0.1524) (tstamp dd9a51d4-ecc4-4eb6-92b3-de0d9620a019))
  (fp_arc (start -2.0946 1.651) (mid -2.54634 -0.793276) (end -0.786301 -2.548501) (layer "F.SilkS") (width 0.1524) (tstamp 1fc443ad-503a-48c2-b02a-22ca7520663f))
  (fp_arc (start 0.7868 -2.5484) (mid 2.54677 -0.793202) (end 2.095 1.650999) (layer "F.SilkS") (width 0.1524) (tstamp 9dd807c1-29e3-4f99-8a2d-82587f74528a))
  (fp_arc (start -0.7863 -2.5485) (mid 0 -2.667043) (end 0.7863 -2.5485) (layer "F.Fab") (width 0.1524) (tstamp 298aa3b2-1ee0-46e5-8b7f-d79b6d16662c))
  (pad "1" thru_hole roundrect (at -2.159 0) (size 1.6764 1.6764) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp 592828ec-23d6-4397-b125-504fcf1bfd38))
  (pad "2" thru_hole roundrect (at 0 0) (size 1.6764 1.6764) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp bffca8eb-8078-4663-b3a7-b5a7819c1083))
  (pad "3" thru_hole roundrect (at 2.159 0) (size 1.6764 1.6764) (drill 0.8128) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.25) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.1016) (tstamp 8cad57d5-7bfc-4b6d-b663-84453053c2cb))
)
