$date
	Sat Oct 22 19:27:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#434390
b1011 &
b1011 %
1$
b1011 !
1"
#434391
0"
#434394
b100010 &
b100010 %
#434398
b10001 &
b10001 %
#434402
b110100 &
b110100 %
#434406
b11010 &
b11010 %
#434410
b1101 &
b1101 %
#434414
b101000 &
b101000 %
#434418
b10100 &
b10100 %
#434422
b1010 &
b1010 %
#434426
b101 &
b101 %
#434430
b10000 &
b10000 %
#434434
b1000 &
b1000 %
#434438
b100 &
b100 %
#434442
b10 &
b10 %
#434446
b1 &
1#
b1 %
#434450
b0 &
b0 %
0#
0$
#1440294
b101 &
b101 %
1$
b101 !
1"
#1440295
0"
#1440298
b10000 &
b10000 %
#1440302
b1000 &
b1000 %
#1440306
b100 &
b100 %
#1440310
b10 &
b10 %
#1440314
b1 &
b1 %
1#
#1440318
b0 &
0#
b0 %
0$
#2470562
b1 &
b1 %
1$
b1 !
1"
#2470563
0"
#2470566
1#
#2470570
b0 &
b0 %
0#
0$
#4500012
