V3 11
FL /home/student/github/digital_circuits_and_systems/A002_3-to-8_decoder/v2to4dec.vhd 2020/04/02.00:14:25 P.20131013
EN work/v2to4dec 1585888284 \
      FL /home/student/github/digital_circuits_and_systems/A002_3-to-8_decoder/v2to4dec.vhd \
      PB ieee/std_logic_1164 1381692176 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/v2to4dec/v2to4dec_arch 1585888285 \
      FL /home/student/github/digital_circuits_and_systems/A002_3-to-8_decoder/v2to4dec.vhd \
      EN work/v2to4dec 1585888284 CP INV CP AND3
FL /home/student/github/digital_circuits_and_systems/A002_3-to-8_decoder/v3to8dec.vhd 2020/04/03.00:30:53 P.20131013
EN work/v3to8dec 1585888286 \
      FL /home/student/github/digital_circuits_and_systems/A002_3-to-8_decoder/v3to8dec.vhd \
      PB ieee/std_logic_1164 1381692176 LB UNISIM PH unisim/VCOMPONENTS 1381692182
AR work/v3to8dec/v3to8dec_arch 1585888287 \
      FL /home/student/github/digital_circuits_and_systems/A002_3-to-8_decoder/v3to8dec.vhd \
      EN work/v3to8dec 1585888286 CP INV CP AND2 CP v2to4dec
