# ğŸš€ Direct-Mapped Cache Controller in Verilog (Self Project)  

![Verilog](https://img.shields.io/badge/HDL-Verilog-blue.svg)

## ğŸ“œ Overview

This repository contains the complete design and implementation of a direct-mapped L1 cache controller.  
The project covers the **entire VLSI flow** â€” from initial RTL design in Verilog and functional verification to the final **GDSII layout** generated using OpenLane.

---

## âœ¨ Key Features & Specifications

| Feature           | Details |
|-------------------|---------|
| **Architecture**  | Direct-Mapped Cache |
| **Policy**        | Write-Back with Write-Allocate |
| **Cache Size**    | 32 Bytes *(4 lines of 8-byte words)* |
| **Address Width** | 4 bits *(2-bit tag, 2-bit index)* |
| **Verification**  | Comprehensive testbench covering various hit/miss scenarios |

---

## ğŸ–¥ Physical Design (RTL-to-GDSII)

The Verilog RTL was synthesized and implemented using **OpenLane** with the **SkyWater 130nm PDK**.

**Key Metrics:**

| Metric                  | Value         |
|-------------------------|---------------|
| **Die Area**            | 76642 Î¼mÂ²     |
| **Total Power**         | 41.1 Î¼W       |
| **Worst Negative Slack**| 0.00 ns       |

---

## ğŸ›  Technologies Used
- **RTL Design:** Verilog HDL  
- **Verification:** Verilog Testbench, ModelSim/Vivado Simulator  
- **Physical Design:** OpenLane, SkyWater 130nm PDK  



---

## ğŸ‘¨â€ğŸ’» Author
**Arish Faiz**  
Branch: **EE6 (ICS)**  
Roll No: **23M1179**  
**Indian Institute of Technology Bombay (IIT Bombay)**



