big_bram.v,verilog,xil_defaultlib,../../../../First_Project.gen/sources_1/ip/big_bram/sim/big_bram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
