<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html><head><meta content="text/html; charset=ISO-8859-1" http-equiv="content-type">
<title>Design Guidance Report</title>
<link rel="stylesheet" href="file:///proj/xbuilds/2018.3_1207_2324/installs/lin64/SDx/2018.3/data/rulecheck/rulecheck.css">
<script type="text/javascript" src="file:///proj/xbuilds/2018.3_1207_2324/installs/lin64/SDx/2018.3/data/rulecheck/rulecheck.js"></script>
</head><body>
<center><h1>Design Guidance Report</h1></center><center><table class="header" border="0">
<tr><td><b>Copyright</b></td><td>Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.</td></tr>
<tr><td><b>Tool Version</b></td><td>xrcserver v.2018.3 (lin64) Build 0 </td></tr>
<tr><td><b>Date</b></td><td>Wed Apr 24 15:26:37 2019</td></tr>
<tr><td><b>Host</b></td><td>xhdrdevl135 running 64-bit CentOS Linux release 7.5.1804 (Core)</td></tr>
<tr><td><b>Command</b></td><td>xocc  --temp_dir ./_x.hw.xilinx_u200_xdma_201830_1/compress --report_dir reports/./_x.hw.xilinx_u200_xdma_201830_1/compress -t hw --platform /proj/xbuilds/2018.3_released/internal_platforms/xilinx_u200_xdma_201830_1/xilinx_u200_xdma_201830_1.xpfm -l --xp param:compiler.preserveHlsOutput=1 --xp param:compiler.generateExtraRunData=true -s --xp vivado_param:project.writeIntermediateCheckpoints=1 --sp xil_snappy_cu1_1.m_axi_gmem0:bank0 --sp xil_snappy_cu1_1.m_axi_gmem1:bank0 --xp param:compiler.userPostSysLinkTcl=/wrk/xhdhdnobkup1/hatchuta/git_repo/compression/lz4/array_stream_fix/snappy_update/xil_lz4/xil_snappy/scripts/single_compute_units/userPostSysLinkcomp.tcl -oxclbin/xil_snappy_compress_8b.hw.xilinx_u200_xdma_201830_1.xclbin xclbin/xil_snappy_xo_compress_8b_cu1.hw.xilinx_u200_xdma_201830_1.xo </td></tr>
</table></center><br>
<table class="toc" border="1"><tr><td><b>Table of Contents</b></td></tr>
<tr><td><a href="#REPORT SUMMARY">1 REPORT SUMMARY</a></tr></td>
<tr><td><a href="#VIOLATION DETAILS">2 VIOLATION DETAILS</a></tr></td>
<tr><td><a href="#PERFORMANCE CHECKS MET">3 PERFORMANCE CHECKS MET</a></tr></td>
</table>
<a name="REPORT SUMMARY"></a><h1>1 REPORT SUMMARY</h1>
<pre>Violations found: 1
</pre>
<pre>Rule Specs Violated: 1
</pre>
<pre>Rules Met: 1
</pre>
<pre>Rule Specs Met: 1
</pre>
<a name="VIOLATION DETAILS"></a><h1>2 VIOLATION DETAILS</h1>
<table border="1">
<caption>Items that may require attention</caption>
<tr class="ns-sort">
<th align="left">Id</th>
<th align="left">Name</th>
<th align="left">Severity</th>
<th align="left" width="170">Full Name</th>
<th align="left">Categories</th>
<th align="left" width="350">Details</th>
<th align="left" width="380">Resolution</th>
</tr>
<tr>
<td align="left">1</td>
<td align="left">AUTO-FREQ-SCALING-04</td>
<td align="left">WARNING</td>
<td align="left">Auto frequency scaling - Kernel timing failure</td>
<td align="left">Accelerator.xil_snappy_compress_8b.hw.xilinx_u200_xdma_201830_1.Performance</td>
<td align="left">One or more timing paths failed timing requirements. The kernel clock clkwiz_kernel_clk_out1 has an original frequency equal to 300.000000 MHz. The frequency has been automatically changed to 273.2 MHz to enable proper functionality. The clock Id is 0.</td>
<td align="left">The automatic frequency scaling feature allows user kernels to operate in hardware, even if at a lower frequency than intended. <a href="https://www.xilinx.com/html_docs/xilinx2018_3/sdx-guidance/AUTO-FREQ-SCALING-04.html">This page</a> describes how to examine timing path violations.</td>
</tr>
</table>
<br>
<a name="PERFORMANCE CHECKS MET"></a><h1>3 PERFORMANCE CHECKS MET</h1>
<table border="1">
<caption>Items that offer design performance insight</caption>
<tr class="ns-sort">
<th align="left">Id</th>
<th align="left">Name</th>
<th align="left" width="170">Full Name</th>
<th align="left">Categories</th>
<th align="left">Actual</th>
<th align="left">Threshold</th>
<th align="left" width="350">Details</th>
<th align="left" width="320">Rule Description</th>
</tr>
<tr>
<td align="left">2</td>
<td align="left">PLATFORM-CLOCK-DOMAINS-01</td>
<td align="left">Runtime controllable clock domains - Achieved clock frequency (MHz)</td>
<td align="left">Accelerator.System.Performance</td>
<td align="left"></td>
<td align="left"></td>
<td align="left">The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): 
Kernel: clkwiz_kernel_clk_out1 = 273.2 MHz 
Kernel: clkwiz_kernel2_clk_out1 = 500 MHz 
Scalable clock clkwiz_kernel_clk_out1 (Id = 0) is used for hls kernels. This design has 1 hls kernel(s).
Scalable clock clkwiz_kernel2_clk_out1 (Id = 1) is used for rtl kernels. This design has 0 rtl kernel(s).</td>
<td align="left"><html> Kernel clocks (and system clocks for some platforms) are scalable; they can preserve functionality at the cost of performance by running at a lower frequency than requested. To be scalable, a clock must be driven by an MMCM where the control registers for the MMCM can be set by the runtime over AXI4-Lite. This item shows the final runtime controlled frequencies for the scalable clocks.</html></td>
</tr>
</table>
<br>
</body></html>
