###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro01)
#  Generated on:      Wed May  4 16:32:57 2022
#  Design:            NextZ80
#  Command:           opt_design -pre_cts
###############################################################
Path 1: MET (0.158 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST4/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          2.442
            Slack:=          0.158
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                    (ns)    (ns)   Given     (ns)  
#                                                                                      To           
#                                                                                   Start           
#                                                                                   Point           
#-------------------------------------------------------------------------------------------------
  CLK                         -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                         -      -     -     (net)          73      -       -       -        -  
  RC_CG_HIER_INST4/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.239   2.203    5.042  
  RC_CG_HIER_INST4/enl        -      -     -     (net)           1      -       -       -        -  
  RC_CG_HIER_INST4/g12/B      -      B     F     AND2X1          1  0.100   0.000       -    5.042  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                               (ns)    (ns)  Given     (ns)  
#                                                                                To           
#                                                                             Start           
#                                                                             Point           
#-------------------------------------------------------------------------------------------
  CLK                     -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  RC_CG_HIER_INST4/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                     -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------
Path 2: MET (0.197 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST3/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          2.403
            Slack:=          0.197
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                    (ns)    (ns)   Given     (ns)  
#                                                                                      To           
#                                                                                   Start           
#                                                                                   Point           
#-------------------------------------------------------------------------------------------------
  CLK                         -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                         -      -     -     (net)          73      -       -       -        -  
  RC_CG_HIER_INST3/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.237   2.166    5.003  
  RC_CG_HIER_INST3/enl        -      -     -     (net)           1      -       -       -        -  
  RC_CG_HIER_INST3/g12/B      -      B     F     AND2X1          1  0.098   0.000       -    5.003  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                               (ns)    (ns)  Given     (ns)  
#                                                                                To           
#                                                                             Start           
#                                                                             Point           
#-------------------------------------------------------------------------------------------
  CLK                     -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  RC_CG_HIER_INST3/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                     -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------
Path 3: MET (1.226 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST2/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.374
            Slack:=          1.226
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                    (ns)    (ns)   Given     (ns)  
#                                                                                      To           
#                                                                                   Start           
#                                                                                   Point           
#-------------------------------------------------------------------------------------------------
  CLK                         -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                         -      -     -     (net)          73      -       -       -        -  
  RC_CG_HIER_INST2/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.262   1.112    3.974  
  RC_CG_HIER_INST2/enl        -      -     -     (net)           1      -       -       -        -  
  RC_CG_HIER_INST2/g12/B      -      B     F     AND2X1          1  0.125   0.001       -    3.974  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                               (ns)    (ns)  Given     (ns)  
#                                                                                To           
#                                                                             Start           
#                                                                             Point           
#-------------------------------------------------------------------------------------------
  CLK                     -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  RC_CG_HIER_INST2/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                     -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------
Path 4: MET (1.435 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST10/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST10/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.165
            Slack:=          1.435
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                To           
#                                                                                             Start           
#                                                                                             Point           
#-----------------------------------------------------------------------------------------------------------
  CLK                                   -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                   -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.246   0.919    3.765  
  CPU_REGS_RC_CG_HIER_INST10/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/g12/B      -      B     F     AND2X1          1  0.108   0.000       -    3.765  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                         (ns)    (ns)  Given     (ns)  
#                                                                                          To           
#                                                                                       Start           
#                                                                                       Point           
#-----------------------------------------------------------------------------------------------------
  CLK                               -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_RC_CG_HIER_INST10/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                               -      -    -     (net)          73      -       -      -        -  
#-----------------------------------------------------------------------------------------------------
Path 5: MET (1.483 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.117
            Slack:=          1.483
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.278   0.839    3.717  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/B      -      B     F     AND2X1          1  0.142   0.001       -    3.717  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 6: MET (1.485 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.115
            Slack:=          1.485
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.281   0.834    3.715  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/B      -      B     F     AND2X1          1  0.144   0.001       -    3.715  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 7: MET (1.488 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.112
            Slack:=          1.488
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.271   0.842    3.712  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/B      -      B     F     AND2X1          1  0.134   0.001       -    3.712  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 8: MET (1.493 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.107
            Slack:=          1.493
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.273   0.834    3.707  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/B      -      B     F     AND2X1          1  0.135   0.001       -    3.707  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 9: MET (1.500 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.100
            Slack:=          1.500
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.272   0.828    3.700  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/B      -      B     F     AND2X1          1  0.135   0.001       -    3.700  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 10: MET (1.504 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.096
            Slack:=          1.504
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.270   0.826    3.696  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/B      -      B     F     AND2X1          1  0.133   0.001       -    3.696  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 11: MET (1.508 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.092
            Slack:=          1.508
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.200   0.260   0.832    3.692  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/B      -      B     R     AND2X1          1  0.207   0.001       -    3.692  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 12: MET (1.509 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.091
            Slack:=          1.509
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.200   0.258   0.833    3.691  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/B      -      B     R     AND2X1          1  0.205   0.001       -    3.691  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 13: MET (1.510 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.090
            Slack:=          1.510
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.273   0.818    3.690  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/B      -      B     F     AND2X1          1  0.136   0.001       -    3.690  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 14: MET (1.512 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.088
            Slack:=          1.512
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.267   0.821    3.688  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/B      -      B     F     AND2X1          1  0.131   0.001       -    3.688  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 15: MET (1.521 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.079
            Slack:=          1.521
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.200   0.202   0.876    3.679  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/B      -      B     R     AND2X1          1  0.119   0.000       -    3.679  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 16: MET (1.524 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.076
            Slack:=          1.524
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.200   0.252   0.824    3.676  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/B      -      B     R     AND2X1          1  0.195   0.001       -    3.676  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 17: MET (1.528 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.072
            Slack:=          1.528
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.200   0.253   0.819    3.672  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/B      -      B     R     AND2X1          1  0.196   0.001       -    3.672  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 18: MET (1.528 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.072
            Slack:=          1.528
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.200   0.242   0.829    3.672  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/B      -      B     R     AND2X1          1  0.180   0.001       -    3.672  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 19: MET (1.530 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.069
            Slack:=          1.530
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.200   0.251   0.819    3.669  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/B      -      B     R     AND2X1          1  0.192   0.001       -    3.669  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 20: MET (1.551 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.049
            Slack:=          1.551
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.200   0.226   0.823    3.649  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/B      -      B     R     AND2X1          1  0.153   0.001       -    3.649  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 21: MET (1.557 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          1.043
            Slack:=          1.557
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.200   0.226   0.817    3.643  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/B      -      B     R     AND2X1          1  0.154   0.001       -    3.643  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 22: MET (1.626 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.974
            Slack:=          1.626
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.274   0.700    3.574  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/B      -      B     F     AND2X1          1  0.137   0.001       -    3.574  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 23: MET (1.630 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.970
            Slack:=          1.630
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.221   0.749    3.570  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/B      -      B     F     AND2X1          1  0.081   0.000       -    3.570  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 24: MET (1.668 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.932
            Slack:=          1.668
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.266   0.666    3.532  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/B      -      B     F     AND2X1          1  0.129   0.001       -    3.532  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 25: MET (1.675 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.925
            Slack:=          1.675
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.257   0.668    3.525  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/B      -      B     F     AND2X1          1  0.120   0.001       -    3.525  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 26: MET (1.714 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.886
            Slack:=          1.714
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.264   0.622    3.486  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/B      -      B     F     AND2X1          1  0.127   0.001       -    3.486  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 27: MET (1.721 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.879
            Slack:=          1.721
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.200   0.226   0.653    3.479  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/B      -      B     R     AND2X1          1  0.154   0.001       -    3.479  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 28: MET (1.722 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.878
            Slack:=          1.722
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.200   0.220   0.658    3.478  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/B      -      B     R     AND2X1          1  0.144   0.001       -    3.478  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 29: MET (1.729 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.871
            Slack:=          1.729
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.200   0.217   0.654    3.471  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/B      -      B     R     AND2X1          1  0.140   0.001       -    3.471  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 30: MET (1.798 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.802
            Slack:=          1.798
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                      (ns)    (ns)   Given     (ns)  
#                                                                                                        To           
#                                                                                                     Start           
#                                                                                                     Point           
#-------------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                           -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.200   0.190   0.612    3.402  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/B      -      B     R     AND2X1          1  0.100   0.000       -    3.402  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                 (ns)    (ns)  Given     (ns)  
#                                                                                                  To           
#                                                                                               Start           
#                                                                                               Point           
#-------------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                                       -      -    -     (net)          73      -       -      -        -  
#-------------------------------------------------------------------------------------------------------------
Path 31: MET (2.105 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST5/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST5/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.495
            Slack:=          2.105
     Timing Path:

#----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                             (ns)    (ns)   Given     (ns)  
#                                                                                               To           
#                                                                                            Start           
#                                                                                            Point           
#----------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                  -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.200   0.295   0.200    3.095  
  CPU_REGS_RC_CG_HIER_INST5/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/g12/B      -      B     F     AND2X1          1  0.157   0.001       -    3.095  
#----------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                        (ns)    (ns)  Given     (ns)  
#                                                                                         To           
#                                                                                      Start           
#                                                                                      Point           
#----------------------------------------------------------------------------------------------------
  CLK                              -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_RC_CG_HIER_INST5/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                              -      -    -     (net)          73      -       -      -        -  
#----------------------------------------------------------------------------------------------------
Path 32: MET (2.129 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST8/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST8/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.471
            Slack:=          2.129
     Timing Path:

#----------------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                             (ns)    (ns)   Given     (ns)  
#                                                                                               To           
#                                                                                            Start           
#                                                                                            Point           
#----------------------------------------------------------------------------------------------------------
  CLK                                  -      CLK   F     (arrival)      73  0.200   0.000       -    2.600  
  CLK                                  -      -     -     (net)          73      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/Q  -      D->Q  R     DLLQX1          1  0.200   0.209   0.262    3.071  
  CPU_REGS_RC_CG_HIER_INST8/enl        -      -     -     (net)           1      -       -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/g12/B      -      B     R     AND2X1          1  0.128   0.000       -    3.071  
#----------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc  Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                        (ns)    (ns)  Given     (ns)  
#                                                                                         To           
#                                                                                      Start           
#                                                                                      Point           
#----------------------------------------------------------------------------------------------------
  CLK                              -      CLK  R     (arrival)      73  0.200       -      -    5.200  
  CPU_REGS_RC_CG_HIER_INST8/g12/A  -      -    R     AND2X1         73  0.200   0.000      -    5.200  
  CLK                              -      -    -     (net)          73      -       -      -        -  
#----------------------------------------------------------------------------------------------------
Path 33: MET (2.206 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST6/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST6/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.394
            Slack:=          2.206
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)      73  0.200   0.000    2.600  
  CLK                                  -      -      -     (net)          73      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.394    2.994  
  CPU_REGS_RC_CG_HIER_INST6/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/g12/B      -      B      F     AND2X1          1  0.163   0.001    2.994  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  CLK                              -      CLK  R     (arrival)      73  0.200       -    5.200  
  CPU_REGS_RC_CG_HIER_INST6/g12/A  -      -    R     AND2X1         73  0.200   0.000    5.200  
  CLK                              -      -    -     (net)          73      -       -        -  
#---------------------------------------------------------------------------------------------
Path 34: MET (2.261 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST1/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.339
            Slack:=          2.261
     Timing Path:

#------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                         -      CLK    F     (arrival)      73  0.200   0.000    2.600  
  CLK                         -      -      -     (net)          73      -       -        -  
  RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.339    2.939  
  RC_CG_HIER_INST1/enl        -      -      -     (net)           1      -       -        -  
  RC_CG_HIER_INST1/g12/B      -      B      F     AND2X1          1  0.105   0.000    2.939  
#------------------------------------------------------------------------------------------
     Other End Path:

#------------------------------------------------------------------------------------
# Timing Point            Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  CLK                     -      CLK  R     (arrival)      73  0.200       -    5.200  
  RC_CG_HIER_INST1/g12/A  -      -    R     AND2X1         73  0.200   0.000    5.200  
  CLK                     -      -    -     (net)          73      -       -        -  
#------------------------------------------------------------------------------------
Path 35: MET (2.282 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST7/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST7/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.318
            Slack:=          2.282
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)      73  0.200   0.000    2.600  
  CLK                                  -      -      -     (net)          73      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.318    2.918  
  CPU_REGS_RC_CG_HIER_INST7/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g12/B      -      B      F     AND2X1          1  0.083   0.000    2.918  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  CLK                              -      CLK  R     (arrival)      73  0.200       -    5.200  
  CPU_REGS_RC_CG_HIER_INST7/g12/A  -      -    R     AND2X1         73  0.200   0.000    5.200  
  CLK                              -      -    -     (net)          73      -       -        -  
#---------------------------------------------------------------------------------------------
Path 36: MET (2.291 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST9/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST9/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+          5.200              2.600
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=          5.200              2.600
 
Clock Gating Setup:-         0.000
    Required Time:=          5.200
     Launch Clock:-          2.600
        Data Path:-          0.309
            Slack:=          2.291
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)      73  0.200   0.000    2.600  
  CLK                                  -      -      -     (net)          73      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.200   0.309    2.909  
  CPU_REGS_RC_CG_HIER_INST9/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g12/B      -      B      F     AND2X1          1  0.074   0.000    2.909  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  CLK                              -      CLK  R     (arrival)      73  0.200       -    5.200  
  CPU_REGS_RC_CG_HIER_INST9/g12/A  -      -    R     AND2X1         73  0.200   0.000    5.200  
  CLK                              -      -    -     (net)          73      -       -        -  
#---------------------------------------------------------------------------------------------

