// Seed: 28980623
module module_0 (
    output wire id_0,
    input wor id_1,
    input supply0 id_2,
    output tri id_3,
    input uwire id_4,
    input uwire id_5,
    output wor id_6,
    input wor id_7,
    input wand id_8,
    output supply1 id_9,
    input wand id_10,
    input supply1 id_11,
    output supply0 id_12
);
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    output tri0 id_2,
    output wand id_3,
    output tri1 id_4,
    input wor id_5,
    input wor id_6,
    output supply1 id_7,
    input tri1 id_8,
    output uwire id_9,
    input tri1 id_10,
    input supply0 id_11,
    output tri id_12,
    output wand id_13,
    output uwire id_14,
    output tri id_15,
    output wor id_16,
    input supply1 id_17,
    input tri id_18,
    input tri1 id_19,
    input supply1 id_20
);
  assign id_1 = 1 > id_17;
  module_0 modCall_1 (
      id_7,
      id_19,
      id_19,
      id_9,
      id_19,
      id_18,
      id_14,
      id_18,
      id_0,
      id_16,
      id_19,
      id_20,
      id_9
  );
  assign modCall_1.id_6 = 0;
endmodule
