<!doctype html><html lang=en><head><meta name=generator content="Hugo 0.74.3"><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><meta name=description content="Some of these bibliographies I&rsquo;ve been reading for my research and some I find it interesting to keep around my library.
Operating Systems #  Introductory #  Modern Operating Systems #  Bibtex @book{tanenbaum2014ModenOS, author = {Tanenbaum, Andrew S. and Bos, Herbert}, title = {Modern Operating Systems}, year = 2014, isbn = {013359162X}, publisher = {Prentice Hall Press}, address = {USA}, edition = {4th}, abstract = { Modern Operating Systems, Fourth Edition, is intended for introductory courses in Operating Systems in Computer Science, Computer Engineering, and Electrical Engineering programs."><meta name=theme-color content="#FFFFFF"><meta property="og:title" content="Bibliography"><meta property="og:description" content="Some of these bibliographies I&rsquo;ve been reading for my research and some I find it interesting to keep around my library.
Operating Systems #  Introductory #  Modern Operating Systems #  Bibtex @book{tanenbaum2014ModenOS, author = {Tanenbaum, Andrew S. and Bos, Herbert}, title = {Modern Operating Systems}, year = 2014, isbn = {013359162X}, publisher = {Prentice Hall Press}, address = {USA}, edition = {4th}, abstract = { Modern Operating Systems, Fourth Edition, is intended for introductory courses in Operating Systems in Computer Science, Computer Engineering, and Electrical Engineering programs."><meta property="og:type" content="article"><meta property="og:url" content="https://seds.nl/notes/bibliography/"><meta property="article:published_time" content="2020-11-21T00:04:00-03:00"><meta property="article:modified_time" content="2021-03-07T12:55:04-03:00"><title>Bibliography | Ben Mezger</title><link rel=manifest href=/manifest.json><link rel=icon href=/favicon.png type=image/x-icon><link rel=stylesheet href=/book.min.2325c70fa3cade82423268ec11adc30170a335956bffb8083f42063b3d4efbbb.css integrity="sha256-IyXHD6PK3oJCMmjsEa3DAXCjNZVr/7gIP0IGOz1O+7s="><script defer src=/en.search.min.7252076fb629046a46f049c225538d26d17ece9872f8e0dd0361afd2b96123f0.js integrity="sha256-clIHb7YpBGpG8EnCJVONJtF+zphy+ODdA2Gv0rlhI/A="></script><script defer src=/sw.min.74a8bb07f0bee86d6bb9a2750f073f14d93c7e4512f28860370cfd879e9719b4.js integrity="sha256-dKi7B/C+6G1ruaJ1Dwc/FNk8fkUS8ohgNwz9h56XGbQ="></script><script type=application/javascript>var doNotTrack=false;if(!doNotTrack){window.ga=window.ga||function(){(ga.q=ga.q||[]).push(arguments)};ga.l=+new Date;ga('create','UA-138318350-1','auto');ga('send','pageview');}</script><script async src=https://www.google-analytics.com/analytics.js></script><link type=text/css rel=stylesheet href=/assets/css/orgmode.css><link type=text/css rel=stylesheet href=/assets/css/custom.css></head><body><input type=checkbox class="hidden toggle" id=menu-control>
<input type=checkbox class="hidden toggle" id=toc-control><main class="container flex"><aside class=book-menu><nav><h2 class=book-brand><a href=/><span>Ben Mezger</span></a></h2><div class=book-search><input type=text id=book-search-input placeholder=Search aria-label=Search maxlength=64 data-hotkeys=s/><div class="book-search-spinner hidden"></div><ul id=book-search-results></ul></div><ul><li><a href=/books/>Books</a></li></ul><ul><li><a href=/posts>Blog</a></li><li><a href=/notes>Notes</a></li><li><strong>Social</strong><ul><li><a href=https://github.com/benmezger/>Github</a></li><li><a href=https://linkedin.com/in/benmezger>Linkedin</a></li><li><a href=https://twitter.com/sys%5Freboot>Twitter</a></li><li><a href=/index.xml>RSS</a></li></ul></li></ul></nav><script>(function(){var menu=document.querySelector("aside.book-menu nav");addEventListener("beforeunload",function(event){localStorage.setItem("menu.scrollTop",menu.scrollTop);});menu.scrollTop=localStorage.getItem("menu.scrollTop");})();</script></aside><div class=book-page><header class=book-header><div class="flex align-center justify-between"><label for=menu-control><img src=/svg/menu.svg class=book-icon alt=Menu></label>
<strong>Bibliography</strong>
<label for=toc-control><img src=/svg/toc.svg class=book-icon alt="Table of Contents"></label></div><aside class="hidden clearfix"><nav id=TableOfContents><ul><li><ul><li><a href=#operating-systems>Operating Systems</a><ul><li><a href=#introductory>Introductory</a></li><li><a href=#rtos>RTOS</a></li></ul></li><li><a href=#computer-architecture>Computer Architecture</a><ul><li><a href=#fault-tolerance>Fault tolerance</a></li><li><a href=#introductory>Introductory</a></li><li><a href=#risc-v>RISC-V</a></li></ul></li><li><a href=#software-engineering>Software Engineering</a><ul><li><a href=#embedded-systems>Embedded systems</a></li><li><a href=#fault-tolerant>Fault tolerant</a></li></ul></li><li><a href=#mathematics>Mathematics</a><ul><li><a href=#binary>Binary</a></li></ul></li></ul></li></ul></nav></aside></header><article class=markdown><h1><a href=/notes/bibliography/>Bibliography</a></h1><h5>November 21, 2020</h5><div><a href=/tags/research/>research</a>,
<a href=/tags/bibliography/>bibliography</a></div><p><p>Some of these bibliographies I&rsquo;ve been reading for my research and some I find it
interesting to keep around my library.</p><h2 id=operating-systems>Operating Systems
<a class=anchor href=#operating-systems>#</a></h2><h3 id=introductory>Introductory
<a class=anchor href=#introductory>#</a></h3><h4 id=modern-operating-systems>Modern Operating Systems
<a class=anchor href=#modern-operating-systems>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@book</span>{tanenbaum2014ModenOS,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{Tanenbaum, Andrew S. and Bos, Herbert}</span>,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{Modern Operating Systems}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2014</span>,
  <span style=color:#a6e22e>isbn</span>            = <span style=color:#e6db74>{013359162X}</span>,
  <span style=color:#a6e22e>publisher</span>       = <span style=color:#e6db74>{Prentice Hall Press}</span>,
  <span style=color:#a6e22e>address</span>         = <span style=color:#e6db74>{USA}</span>,
  <span style=color:#a6e22e>edition</span>         = <span style=color:#e6db74>{4th}</span>,
  <span style=color:#a6e22e>abstract</span>        = <span style=color:#e6db74>{ Modern Operating Systems, Fourth Edition, is intended for
</span><span style=color:#e6db74>                  introductory courses in Operating Systems in Computer Science,
</span><span style=color:#e6db74>                  Computer Engineering, and Electrical Engineering programs. It
</span><span style=color:#e6db74>                  also serves as a useful reference for OS professionals The
</span><span style=color:#e6db74>                  widely anticipated revision of this worldwide best-seller
</span><span style=color:#e6db74>                  incorporates the latest developments in operating systems (OS)
</span><span style=color:#e6db74>                  technologies. The Fourth Edition includes up-to-date materials
</span><span style=color:#e6db74>                  on relevantOS. Tanenbaum also provides information on current
</span><span style=color:#e6db74>                  research based on his experience as an operating systems
</span><span style=color:#e6db74>                  researcher. Modern Operating Systems, Third Editionwas the
</span><span style=color:#e6db74>                  recipient of the 2010 McGuffey Longevity Award. The McGuffey
</span><span style=color:#e6db74>                  Longevity Award recognizes textbooks whose excellence has been
</span><span style=color:#e6db74>                  demonstrated over time.http://taaonline.net/index.html
</span><span style=color:#e6db74>                  Teaching and Learning Experience This program will provide a
</span><span style=color:#e6db74>                  better teaching and learning experiencefor you and your
</span><span style=color:#e6db74>                  students. It will help: Provide Practical Detail on the Big
</span><span style=color:#e6db74>                  Picture Concepts: A clear and entertaining writing style
</span><span style=color:#e6db74>                  outlines the concepts every OS designer needs to master. Keep
</span><span style=color:#e6db74>                  Your Course Current: This edition includes information on the
</span><span style=color:#e6db74>                  latest OS technologies and developments Enhance Learning with
</span><span style=color:#e6db74>                  Student and Instructor Resources: Students will gain hands-on
</span><span style=color:#e6db74>                  experience using the simulation exercises and lab experiments.
</span><span style=color:#e6db74>                  }</span>
}
</code></pre></div></div></details><h4 id=operating-systems-internals-and-design-principle>Operating Systems: Internals and Design Principle
<a class=anchor href=#operating-systems-internals-and-design-principle>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@book</span>{stallings2018OperatingSysInternalAndDesign,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{Stallings, William}</span>,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{Operating Systems: Internals and Design Principles, 9/e}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2018</span>,
  <span style=color:#a6e22e>isbn</span>            = <span style=color:#ae81ff>9352866711</span>,
  <span style=color:#a6e22e>publisher</span>       = <span style=color:#e6db74>{Pearson IT Certification}</span>,
  <span style=color:#a6e22e>address</span>         = <span style=color:#e6db74>{Indianapolis, Indiana, USA}</span>,
  <span style=color:#a6e22e>edition</span>         = <span style=color:#e6db74>{9th}</span>,
  <span style=color:#a6e22e>abstract</span>        = <span style=color:#e6db74>{Please Read Notes: Brand New, International Softcover
</span><span style=color:#e6db74>                  Edition, Printed in black and white pages, minor self wear on
</span><span style=color:#e6db74>                  the cover or pages, Sale restriction may be printed on the
</span><span style=color:#e6db74>                  book, but Book name, contents, and author are exactly same as
</span><span style=color:#e6db74>                  Hardcover Edition. Fast delivery through DHL/FedEx express.}</span>
}
</code></pre></div></div></details><h4 id=operating-systems-design-and-implementation--3rd-edition>Operating Systems Design and Implementation (3rd Edition)
<a class=anchor href=#operating-systems-design-and-implementation--3rd-edition>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@book</span>{tanenbaum2005OperatingSysImplementation,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{Tanenbaum, Andrew S and Woodhull, Albert S}</span>,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{Operating Systems Design and Implementation (3rd Edition)}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2005</span>,
  <span style=color:#a6e22e>isbn</span>            = <span style=color:#ae81ff>0131429388</span>,
  <span style=color:#a6e22e>publisher</span>       = <span style=color:#e6db74>{Prentice-Hall, Inc.}</span>,
  <span style=color:#a6e22e>address</span>         = <span style=color:#e6db74>{USA}</span>
}
</code></pre></div></div></details><h3 id=rtos>RTOS
<a class=anchor href=#rtos>#</a></h3><h4 id=operating-systems-for-low-end-devices-in-the-internet-of-things-a-survey>Operating Systems for Low-End Devices in the Internet of Things: A Survey
<a class=anchor href=#operating-systems-for-low-end-devices-in-the-internet-of-things-a-survey>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@article</span>{Hahm2015OSForLowEndDevice,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{O. {Hahm} and E. {Baccelli} and H. {Petersen} and N.
</span><span style=color:#e6db74>                  {Tsiftes}}</span>,
  <span style=color:#a6e22e>journal</span>         = <span style=color:#e6db74>{IEEE Internet of Things Journal}</span>,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{Operating Systems for Low-End Devices in the Internet of
</span><span style=color:#e6db74>                  Things: A Survey}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2016</span>,
  <span style=color:#a6e22e>volume</span>          = <span style=color:#ae81ff>3</span>,
  <span style=color:#a6e22e>number</span>          = <span style=color:#ae81ff>5</span>,
  <span style=color:#a6e22e>pages</span>           = <span style=color:#e6db74>{720-734}</span>,
  <span style=color:#a6e22e>abstract</span>        = <span style=color:#e6db74>{The Internet of Things (IoT) is projected to soon
</span><span style=color:#e6db74>                  interconnect tens of billions of new devices, in large part
</span><span style=color:#e6db74>                  also connected to the Internet. IoT devices include both
</span><span style=color:#e6db74>                  high-end devices which can use traditional go-to operating
</span><span style=color:#e6db74>                  systems (OSs) such as Linux, and low-end devices which cannot,
</span><span style=color:#e6db74>                  due to stringent resource constraints, e.g., very limited
</span><span style=color:#e6db74>                  memory, computational power, and power supply. However,
</span><span style=color:#e6db74>                  large-scale IoT software development, deployment, and
</span><span style=color:#e6db74>                  maintenance requires an appropriate OS to build upon. In this
</span><span style=color:#e6db74>                  paper, we thus analyze in detail the specific requirements
</span><span style=color:#e6db74>                  that an OS should satisfy to run on low-end IoT devices, and
</span><span style=color:#e6db74>                  we survey applicable OSs, focusing on candidates that could
</span><span style=color:#e6db74>                  become an equivalent of Linux for such devices, i.e., a
</span><span style=color:#e6db74>                  one-size-fits-most, open source OS for low-end IoT devices.}</span>,
  <span style=color:#a6e22e>keywords</span>        = <span style=color:#e6db74>{Internet of Things;mobile computing;operating systems
</span><span style=color:#e6db74>                  (computers);software maintenance;software maintenance;software
</span><span style=color:#e6db74>                  deployment;software development;IoT;Internet of Things;low-end
</span><span style=color:#e6db74>                  device;OS;operating system;Random access
</span><span style=color:#e6db74>                  memory;Hardware;Internet of things;Operating
</span><span style=color:#e6db74>                  systems;Standards;Embedded software;Internet of Things
</span><span style=color:#e6db74>                  (IoT);low-power electronics;operating system (OS)}</span>,
  <span style=color:#a6e22e>doi</span>             = <span style=color:#e6db74>{10.1109/JIOT.2015.2505901}</span>,
  <span style=color:#a6e22e>ISSN</span>            = <span style=color:#e6db74>{2327-4662}</span>,
  <span style=color:#a6e22e>month</span>           = <span style=color:#e6db74>{Oct}</span>,
}
</code></pre></div></div></details><h2 id=computer-architecture>Computer Architecture
<a class=anchor href=#computer-architecture>#</a></h2><h3 id=fault-tolerance>Fault tolerance
<a class=anchor href=#fault-tolerance>#</a></h3><h4 id=fault-tolerant-computer-architecture--synthesis-lectures-on-computer-architecture>Fault Tolerant Computer Architecture (Synthesis Lectures on Computer Architecture)
<a class=anchor href=#fault-tolerant-computer-architecture--synthesis-lectures-on-computer-architecture>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@book</span>{Sorin2009FaultTolerantComputerArchitecture,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{Sorin, Daniel J.}</span>,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{Fault Tolerant Computer Architecture}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2009</span>,
  <span style=color:#a6e22e>isbn</span>            = <span style=color:#ae81ff>1598299530</span>,
  <span style=color:#a6e22e>publisher</span>       = <span style=color:#e6db74>{Morgan and Claypool Publishers}</span>,
  <span style=color:#a6e22e>abstract</span>        = <span style=color:#e6db74>{For many years, most computer architects have pursued one
</span><span style=color:#e6db74>                  primary goal: performance. Architects have translated the
</span><span style=color:#e6db74>                  ever-increasing abundance of ever-faster transistors provided
</span><span style=color:#e6db74>                  by Moore&#39;s law into remarkable increases in performance.
</span><span style=color:#e6db74>                  Recently, however, the bounty provided by Moore&#39;s law has been
</span><span style=color:#e6db74>                  accompanied by several challenges that have arisen as devices
</span><span style=color:#e6db74>                  have become smaller, including a decrease in dependability due
</span><span style=color:#e6db74>                  to physical faults. In this book, we focus on the
</span><span style=color:#e6db74>                  dependability challenge and the fault tolerance solutions that
</span><span style=color:#e6db74>                  architects are developing to overcome it. The two main
</span><span style=color:#e6db74>                  purposes of this book are to explore the key ideas in
</span><span style=color:#e6db74>                  fault-tolerant computer architecture and to present the
</span><span style=color:#e6db74>                  current state-of-the-art - over approximately the past 10
</span><span style=color:#e6db74>                  years - in academia and industry. Table of Contents:
</span><span style=color:#e6db74>                  Introduction / Error Detection / Error Recovery / Diagnosis /
</span><span style=color:#e6db74>                  Self-Repair / The Future}</span>
}
</code></pre></div></div></details><h4 id=single-event-effects-in-aerospace>Single event effects in aerospace
<a class=anchor href=#single-event-effects-in-aerospace>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@book</span>{Petersen2011SingleEventEfefctsInAerospace,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{Petersen, Edward}</span>,
  <span style=color:#a6e22e>address</span>         = <span style=color:#e6db74>{Piscataway, N.J.?}</span>,
  <span style=color:#a6e22e>booktitle</span>       = <span style=color:#e6db74>{Single event effects in aerospace}</span>,
  <span style=color:#a6e22e>isbn</span>            = <span style=color:#ae81ff>9780470767498</span>,
  <span style=color:#a6e22e>publisher</span>       = <span style=color:#e6db74>{IEEE Press}</span>,
  <span style=color:#a6e22e>keywords</span>        = <span style=color:#e6db74>{Astrionics -- Protection}</span>,
  <span style=color:#a6e22e>language</span>        = <span style=color:#e6db74>{eng}</span>,
  <span style=color:#a6e22e>lccn</span>            = <span style=color:#ae81ff>2011002191</span>,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{Single event effects in aerospace / Edward Petersen.}</span>,
}
</code></pre></div></div></details><h4 id=overview-of-single-event-effects>Overview of single event effects
<a class=anchor href=#overview-of-single-event-effects>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@book</span>{buchner2015overview,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{Overview of single event effects}</span>,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{Buchner, S}</span>,
  <span style=color:#a6e22e>booktitle</span>       = <span style=color:#e6db74>{Proc. 11th Int. School Effects Radiation Embedded Syst.
</span><span style=color:#e6db74>                  Space Appl.(SERESSA)}</span>,
  <span style=color:#a6e22e>pages</span>           = <span style=color:#e6db74>{62--69}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2015</span>
}
</code></pre></div></div></details><h4 id=draft-single-event-effects-specification>Draft - Single Event Effects Specification
<a class=anchor href=#draft-single-event-effects-specification>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@online</span>{NASARadEff,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{Draft - Single Event Effects Specification}</span>,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{{The Radiation Effects and Analysis Group (REAG)}}</span>,
  <span style=color:#a6e22e>shortauthor</span>     = <span style=color:#e6db74>{REAG}</span>,
  <span style=color:#a6e22e>organization</span>    = <span style=color:#e6db74>{{National Aeronautics and Space Administration (NASA)}}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2017</span>,
  <span style=color:#a6e22e>url</span>             = <span style=color:#e6db74>&#34;https://radhome.gsfc.nasa.gov/radhome/papers/seespec.htm&#34;</span>,
  <span style=color:#a6e22e>note</span>            = <span style=color:#e6db74>{last accessed on 24/01/2021}</span>,
}
</code></pre></div></div></details><h4 id=single-event-effects-mitigation-techniques-report>Single event effects mitigation techniques report
<a class=anchor href=#single-event-effects-mitigation-techniques-report>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@article</span>{mutuel2016single,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{Single event effects mitigation techniques report}</span>,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{Mutuel, LH}</span>,
  <span style=color:#a6e22e>journal</span>         = <span style=color:#e6db74>{Federal Aviation Administration, William J. Hughes
</span><span style=color:#e6db74>                  Technical Center, Aviation Research Division, Atlantic City
</span><span style=color:#e6db74>                  International Airport, Final report DOT/FAA/TC-15/62}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2016</span>
}
</code></pre></div></div></details><h4 id=circuit-level-design-methods-to-mitigate-soft-errors>Circuit Level Design Methods to Mitigate Soft Errors
<a class=anchor href=#circuit-level-design-methods-to-mitigate-soft-errors>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@inproceedings</span>{reis2020CircutLevelDesignmethods,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{R. {Reis} and C. {Meinhardt} and A. L. {Zimpeck} and L. H.
</span><span style=color:#e6db74>                  {Brendler} and L. {Moraes}}</span>,
  <span style=color:#a6e22e>booktitle</span>       = <span style=color:#e6db74>{2020 IEEE Latin-American Test Symposium (LATS)}</span>,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{Circuit Level Design Methods to Mitigate Soft Errors}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2020</span>,
  <span style=color:#a6e22e>pages</span>           = <span style=color:#e6db74>{1-3}</span>,
  <span style=color:#a6e22e>doi</span>             = <span style=color:#e6db74>{10.1109/LATS49555.2020.9093683}</span>
}
</code></pre></div></div></details><h4 id=swift-software-implemented-fault-tolerance>SWIFT: software implemented fault tolerance
<a class=anchor href=#swift-software-implemented-fault-tolerance>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@INPROCEEDINGS</span>{reis2005SwitfSoftware,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{G. A. {Reis} and J. {Chang} and N. {Vachharajani} and R.
</span><span style=color:#e6db74>                  {Rangan} and D. I. {August}}</span>,
  <span style=color:#a6e22e>booktitle</span>       = <span style=color:#e6db74>{International Symposium on Code Generation and
</span><span style=color:#e6db74>                  Optimization}</span>,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{SWIFT: software implemented fault tolerance}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2005</span>,
  <span style=color:#a6e22e>pages</span>           = <span style=color:#e6db74>{243-254}</span>,
  <span style=color:#a6e22e>doi</span>             = <span style=color:#e6db74>{10.1109/CGO.2005.34}</span>
}
</code></pre></div></div></details><h4 id=applying-compiler-automated-software-fault-tolerance-to-multiple-processor-platforms>Applying Compiler-Automated Software Fault Tolerance to Multiple Processor Platforms
<a class=anchor href=#applying-compiler-automated-software-fault-tolerance-to-multiple-processor-platforms>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@article</span>{james2019applying,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{Applying Compiler-Automated Software Fault Tolerance to
</span><span style=color:#e6db74>                  Multiple Processor Platforms}</span>,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{James, Benjamin and Quinn, Heather and Wirthlin, Michael
</span><span style=color:#e6db74>                  and Goeders, Jeffrey}</span>,
  <span style=color:#a6e22e>journal</span>         = <span style=color:#e6db74>{IEEE Transactions on Nuclear Science}</span>,
  <span style=color:#a6e22e>volume</span>          = <span style=color:#ae81ff>67</span>,
  <span style=color:#a6e22e>number</span>          = <span style=color:#ae81ff>1</span>,
  <span style=color:#a6e22e>pages</span>           = <span style=color:#e6db74>{321--327}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2019</span>,
  <span style=color:#a6e22e>publisher</span>       = <span style=color:#e6db74>{IEEE}</span>
}
</code></pre></div></div></details><h4 id=cdfedt-comparison-of-data-flow-error-detection-techniques-in-embedded-systems-an-empirical-study>CDFEDT: Comparison of Data Flow Error Detection Techniques in Embedded Systems: An Empirical Study
<a class=anchor href=#cdfedt-comparison-of-data-flow-error-detection-techniques-in-embedded-systems-an-empirical-study>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@inproceedings</span>{thati2018ComparisonOfDataFlowError,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{Thati, Venu Babu and Vankeirsbilck, Jens and Penneman,
</span><span style=color:#e6db74>                  Niels and Pissoort, Davy and Boydens, Jeroen}</span>,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{CDFEDT: Comparison of Data Flow Error Detection Techniques
</span><span style=color:#e6db74>                  in Embedded Systems: An Empirical Study}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2018</span>,
  <span style=color:#a6e22e>isbn</span>            = <span style=color:#ae81ff>9781450364485</span>,
  <span style=color:#a6e22e>publisher</span>       = <span style=color:#e6db74>{Association for Computing Machinery}</span>,
  <span style=color:#a6e22e>address</span>         = <span style=color:#e6db74>{New York, NY, USA}</span>,
  <span style=color:#a6e22e>url</span>             = <span style=color:#e6db74>{https://doi.org/10.1145/3230833.3230854}</span>,
  <span style=color:#a6e22e>doi</span>             = <span style=color:#e6db74>{10.1145/3230833.3230854}</span>,
  <span style=color:#a6e22e>abstract</span>        = <span style=color:#e6db74>{Embedded systems used in harsh environments are susceptible
</span><span style=color:#e6db74>                  to bit-flips, which can cause data flow errors. In order to
</span><span style=color:#e6db74>                  increase the reliability of embedded systems, numerous data
</span><span style=color:#e6db74>                  flow error detection techniques have already been developed.
</span><span style=color:#e6db74>                  It is, however, difficult to identify the best technique to
</span><span style=color:#e6db74>                  apply, due to differences in the way they are evaluated in
</span><span style=color:#e6db74>                  current literature.This paper presents an empirical
</span><span style=color:#e6db74>                  comparative study of seven existing techniques. We measured
</span><span style=color:#e6db74>                  fault coverage, execution time overhead, and code size
</span><span style=color:#e6db74>                  overhead. We conclude that soft error detection using software
</span><span style=color:#e6db74>                  redundancy (SEDSR) and error detection by duplicated
</span><span style=color:#e6db74>                  instructions (EDDI) have a better trade-off between fault
</span><span style=color:#e6db74>                  coverage and overheads than software-implemented fault
</span><span style=color:#e6db74>                  tolerance (SWIFT), critical block duplication (CBD), and
</span><span style=color:#e6db74>                  overhead reduction (VAR3+). Error detection by diverse data
</span><span style=color:#e6db74>                  and duplicated instructions (ED4I or EDDDDI) and software
</span><span style=color:#e6db74>                  approach (SA) had better fault coverage at the expense of
</span><span style=color:#e6db74>                  execution time and code size usage.}</span>,
  <span style=color:#a6e22e>booktitle</span>       = <span style=color:#e6db74>{Proceedings of the 13th International Conference on
</span><span style=color:#e6db74>                  Availability, Reliability and Security}</span>,
  <span style=color:#a6e22e>articleno</span>       = <span style=color:#ae81ff>23</span>,
  <span style=color:#a6e22e>numpages</span>        = <span style=color:#ae81ff>9</span>,
  <span style=color:#a6e22e>keywords</span>        = <span style=color:#e6db74>{Fault tolerance, Fault coverage, Bit-flips, Data flow error
</span><span style=color:#e6db74>                  detection, Comparison}</span>,
  <span style=color:#a6e22e>location</span>        = <span style=color:#e6db74>{Hamburg, Germany}</span>,
  <span style=color:#a6e22e>series</span>          = <span style=color:#e6db74>{ARES 2018}</span>
}
</code></pre></div></div></details><h3 id=introductory>Introductory
<a class=anchor href=#introductory>#</a></h3><h4 id=structured-computer-organization--5th-edition>Structured Computer Organization (5th Edition)
<a class=anchor href=#structured-computer-organization--5th-edition>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@book</span>{tanenbaum2005structuredorg,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{Tanenbaum, Andrew S.}</span>,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{Structured Computer Organization (5th Edition)}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2005</span>,
  <span style=color:#a6e22e>isbn</span>            = <span style=color:#ae81ff>0131485210</span>,
  <span style=color:#a6e22e>publisher</span>       = <span style=color:#e6db74>{Prentice-Hall, Inc.}</span>,
  <span style=color:#a6e22e>address</span>         = <span style=color:#e6db74>{USA}</span>
}
</code></pre></div></div></details><h4 id=computer-organization-and-design-fifth-edition-the-hardware-software-interface>Computer Organization and Design, Fifth Edition: The Hardware/Software Interface
<a class=anchor href=#computer-organization-and-design-fifth-edition-the-hardware-software-interface>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@book</span>{patterson2013ComputerOrg,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{Patterson, David A. and Hennessy, John L.}</span>,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{Computer Organization and Design, Fifth Edition: The
</span><span style=color:#e6db74>                  Hardware/Software Interface}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2013</span>,
  <span style=color:#a6e22e>isbn</span>            = <span style=color:#ae81ff>0124077269</span>,
  <span style=color:#a6e22e>publisher</span>       = <span style=color:#e6db74>{Morgan Kaufmann Publishers Inc.}</span>,
  <span style=color:#a6e22e>address</span>         = <span style=color:#e6db74>{San Francisco, CA, USA}</span>,
  <span style=color:#a6e22e>edition</span>         = <span style=color:#e6db74>{5th}</span>,
  <span style=color:#a6e22e>abstract</span>        = <span style=color:#e6db74>{The 5th edition of Computer Organization and Design moves
</span><span style=color:#e6db74>                  forward into the post-PC era with new examples, exercises, and
</span><span style=color:#e6db74>                  material highlighting the emergence of mobile computing and
</span><span style=color:#e6db74>                  the cloud. This generational change is emphasized and explored
</span><span style=color:#e6db74>                  with updated content featuring tablet computers, cloud
</span><span style=color:#e6db74>                  infrastructure, and the ARM (mobile computing devices) and x86
</span><span style=color:#e6db74>                  (cloud computing) architectures. Because an understanding of
</span><span style=color:#e6db74>                  modern hardware is essential to achieving good performance and
</span><span style=color:#e6db74>                  energy efficiency, this edition adds a new concrete example,
</span><span style=color:#e6db74>                  &#34;Going Faster,&#34; used throughout the text to demonstrate
</span><span style=color:#e6db74>                  extremely effective optimization techniques. Also new to this
</span><span style=color:#e6db74>                  edition is discussion of the &#34;Eight Great Ideas&#34; of computer
</span><span style=color:#e6db74>                  architecture. As with previous editions, a MIPS processor is
</span><span style=color:#e6db74>                  the core used to present the fundamentals of hardware
</span><span style=color:#e6db74>                  technologies, assembly language, computer arithmetic,
</span><span style=color:#e6db74>                  pipelining, memory hierarchies and I/O. Instructors looking
</span><span style=color:#e6db74>                  for4th Edition teaching materials should e-mail
</span><span style=color:#e6db74>                  textbook@elsevier.com. Includes new examples, exercises, and
</span><span style=color:#e6db74>                  material highlighting the emergence of mobile computing and
</span><span style=color:#e6db74>                  the Cloud. Covers parallelism in depth with examples and
</span><span style=color:#e6db74>                  content highlighting parallel hardware and software topics
</span><span style=color:#e6db74>                  Features the Intel Core i7, ARM Cortex-A8 and NVIDIA Fermi GPU
</span><span style=color:#e6db74>                  as real-world examples throughout the book Adds a new concrete
</span><span style=color:#e6db74>                  example, &#34;Going Faster,&#34; to demonstrate how understanding
</span><span style=color:#e6db74>                  hardware can inspire software optimizations that improve
</span><span style=color:#e6db74>                  performance by 200 times. Discusses and highlights the &#34;Eight
</span><span style=color:#e6db74>                  Great Ideas&#34; of computer architecture: Performance via
</span><span style=color:#e6db74>                  Parallelism; Performance via Pipelining; Performance via
</span><span style=color:#e6db74>                  Prediction; Design for Moore&#39;s Law; Hierarchy of Memories;
</span><span style=color:#e6db74>                  Abstraction to Simplify Design; Make the Common Case Fast; and
</span><span style=color:#e6db74>                  Dependability via Redundancy. Includes a full set of updated
</span><span style=color:#e6db74>                  and improved exercises.}</span>
}
</code></pre></div></div></details><h4 id=computer-organization-and-architecture-designing-for-performance>Computer Organization and Architecture: Designing for Performance
<a class=anchor href=#computer-organization-and-architecture-designing-for-performance>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@book</span>{stallings2009ComputerOrgPerf,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{Stallings, William}</span>,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{Computer Organization and Architecture: Designing for
</span><span style=color:#e6db74>                  Performance}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2009</span>,
  <span style=color:#a6e22e>isbn</span>            = <span style=color:#ae81ff>9780136073734</span>,
  <span style=color:#a6e22e>publisher</span>       = <span style=color:#e6db74>{Prentice Hall Press}</span>,
  <span style=color:#a6e22e>address</span>         = <span style=color:#e6db74>{USA}</span>,
  <span style=color:#a6e22e>edition</span>         = <span style=color:#e6db74>{8th}</span>,
  <span style=color:#a6e22e>abstract</span>        = <span style=color:#e6db74>{KEY BENEFIT: Learn the fundamentals of processor and
</span><span style=color:#e6db74>                  computer design from the newest edition of this award winning
</span><span style=color:#e6db74>                  text. KEY TOPICS: Introduction; Computer Evolution and
</span><span style=color:#e6db74>                  Performance; A Top-Level View of Computer Function and
</span><span style=color:#e6db74>                  Interconnection; Cache Memory; Internal Memory Technology;
</span><span style=color:#e6db74>                  External Memory; I/O; Operating System Support; Computer
</span><span style=color:#e6db74>                  Arithmetic; Instruction Sets: Characteristics and Functions;
</span><span style=color:#e6db74>                  Instruction Sets: Addressing Modes and Formats; CPU Structure
</span><span style=color:#e6db74>                  and Function; RISCs; Instruction-Level Parallelism and
</span><span style=color:#e6db74>                  Superscalar Processors; Control Unit Operation;
</span><span style=color:#e6db74>                  Microprogrammed Control; Parallel Processing; Multicore
</span><span style=color:#e6db74>                  Architecture. Online Chapters: Number Systems; Digital Logic;
</span><span style=color:#e6db74>                  Assembly Language, Assemblers, and Compilers; The IA-64
</span><span style=color:#e6db74>                  Architecture. MARKET: Ideal for professionals in computer
</span><span style=color:#e6db74>                  science, computer engineering, and electrical engineering.}</span>
}
</code></pre></div></div></details><h3 id=risc-v>RISC-V
<a class=anchor href=#risc-v>#</a></h3><h4 id=the-risc-v-instruction-set-manual-volume-ii-privileged-architecture-version-v-dot-20190608>The RISC-V Instruction Set Manual Volume II: Privileged Architecture Version v.20190608
<a class=anchor href=#the-risc-v-instruction-set-manual-volume-ii-privileged-architecture-version-v-dot-20190608>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@techreport</span>{riscv2019PrivilegeArchitecture,
    <span style=color:#a6e22e>Author</span> = <span style=color:#e6db74>{Waterman, Andrew and Lee, Yunsup and Avizienis, Rimas and Patterson, David A. and Asanović, Krste}</span>,
    <span style=color:#a6e22e>Title</span> = <span style=color:#e6db74>{The RISC-V Instruction Set Manual Volume II: Privileged Architecture Ratified Version 1.11}</span>,
    <span style=color:#a6e22e>Institution</span> = <span style=color:#e6db74>{EECS Department, University of California, Berkeley}</span>,
    <span style=color:#a6e22e>Year</span> = <span style=color:#e6db74>{2019}</span>,
    <span style=color:#a6e22e>Month</span> = <span style=color:#e6db74>{Jun}</span>,
    <span style=color:#a6e22e>URL</span> = <span style=color:#e6db74>{https://github.com/riscv/riscv-isa-manual/releases/download/Ratified-IMFDQC-and-Priv-v1.11/riscv-privileged-20190608.pdf}</span>,
    <span style=color:#a6e22e>Number</span> = <span style=color:#e6db74>{v.20190608}</span>
}
</code></pre></div></div></details><h4 id=the-case-for-risc-v-in-space>The Case for RISC-V in Space
<a class=anchor href=#the-case-for-risc-v-in-space>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@inproceedings</span>{ottavi2019TheCaseForRiscvInSpace,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>&#34;Di Mascio, Stefano and Menicucci, Alessandra and Furano,
</span><span style=color:#e6db74>                  Gianluca and Monteleone, Claudio and Ottavi, Marco&#34;</span>,
  <span style=color:#a6e22e>editor</span>          = <span style=color:#e6db74>&#34;Saponara, Sergio and De Gloria, Alessandro&#34;</span>,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>&#34;The Case for RISC-V in Space&#34;</span>,
  <span style=color:#a6e22e>booktitle</span>       = <span style=color:#e6db74>&#34;Applications in Electronics Pervading Industry, Environment
</span><span style=color:#e6db74>                  and Society&#34;</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2019</span>,
  <span style=color:#a6e22e>publisher</span>       = <span style=color:#e6db74>&#34;Springer International Publishing&#34;</span>,
  <span style=color:#a6e22e>address</span>         = <span style=color:#e6db74>&#34;Cham&#34;</span>,
  <span style=color:#a6e22e>pages</span>           = <span style=color:#e6db74>&#34;319--325&#34;</span>,
  <span style=color:#a6e22e>abstract</span>        = <span style=color:#e6db74>&#34;This paper presentsDi Mascio, Stefano preliminary position
</span><span style=color:#e6db74>                  on theMenicucci, Alessandra use of the novel, free and open
</span><span style=color:#e6db74>                  RISC-V Instruction Set Architecture (ISA) for on-boardFurano,
</span><span style=color:#e6db74>                  Gianluca electronics in space. The modular nature of this ISA,
</span><span style=color:#e6db74>                  the availability of a rich software ecosystem, a rapidly
</span><span style=color:#e6db74>                  growing communityMonteleone, Claudio and a pool of open-source
</span><span style=color:#e6db74>                  IP cores will allow Space Industry to spin-in developments
</span><span style=color:#e6db74>                  from terrestrial fields (in terms of security, artificial
</span><span style=color:#e6db74>                  intelligence, support forOttavi, Marco operating systems,
</span><span style=color:#e6db74>                  hardware acceleration etc.) while focusing its efforts mainly
</span><span style=color:#e6db74>                  on aspects related to the specific needs of on-board
</span><span style=color:#e6db74>                  electronics for space applications (e.g. fault tolerance,
</span><span style=color:#e6db74>                  observability, error signaling, etc.). This will improve reuse
</span><span style=color:#e6db74>                  and avoid the necessity of developments from scratch when not
</span><span style=color:#e6db74>                  strategically needed, eventually increasing productivity and
</span><span style=color:#e6db74>                  reducing costs. The use of an open, non proprietary ISA will
</span><span style=color:#e6db74>                  allow ad-hoc design of microarchitecture-level soft error
</span><span style=color:#e6db74>                  countermeasures that can greatly increase the robustness of
</span><span style=color:#e6db74>                  Application Specific Standard Products (ASSP) and FPGA
</span><span style=color:#e6db74>                  implementations.&#34;</span>,
  <span style=color:#a6e22e>isbn</span>            = <span style=color:#e6db74>&#34;978-3-030-11973-7&#34;</span>
}
</code></pre></div></div></details><h4 id=the-risc-v-reader-an-open-architecture-atlas>The RISC-V Reader: An Open Architecture Atlas
<a class=anchor href=#the-risc-v-reader-an-open-architecture-atlas>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@book</span>{patterson2017RiscvAtlas,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{Patterson, David and Waterman, Andrew}</span>,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{The RISC-V Reader: An Open Architecture Atlas}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2017</span>,
  <span style=color:#a6e22e>isbn</span>            = <span style=color:#ae81ff>0999249118</span>,
  <span style=color:#a6e22e>publisher</span>       = <span style=color:#e6db74>{Strawberry Canyon}</span>,
  <span style=color:#a6e22e>edition</span>         = <span style=color:#e6db74>{1st}</span>,
  <span style=color:#a6e22e>abstract</span>        = <span style=color:#e6db74>{The RISC-V Reader is a concise introduction and reference
</span><span style=color:#e6db74>                  for embedded systems programmers, students, and the curious to
</span><span style=color:#e6db74>                  a modern, popular, open architecture. RISC-V spans from the
</span><span style=color:#e6db74>                  cheapest 32-bit embedded microcontroller to the fastest 64-bit
</span><span style=color:#e6db74>                  cloud computer. The text shows how RISC-V followed the good
</span><span style=color:#e6db74>                  ideas of past architectures while avoiding their mistake.
</span><span style=color:#e6db74>                  Highlights include: Introduces the RISC-V instruction set in
</span><span style=color:#e6db74>                  only 100 pages, including 75 figures An Instruction Translator
</span><span style=color:#e6db74>                  Guide to help translate assembly language programs from ARM-32
</span><span style=color:#e6db74>                  and x86-32 instruction sets to RISC-V 2-page RISC-V Reference
</span><span style=color:#e6db74>                  Card that summarizes all instructions 50-page Instruction
</span><span style=color:#e6db74>                  Glossary that defines every instruction in detail 75
</span><span style=color:#e6db74>                  spotlights of good architecture design using margin icons 50
</span><span style=color:#e6db74>                  sidebars with interesting commentary and RISC-V history 25
</span><span style=color:#e6db74>                  quotes to pass along wisdom of noted scientists and engineers
</span><span style=color:#e6db74>                  Ten chapters introduce each component of the modular RISC-V
</span><span style=color:#e6db74>                  instruction set--often contrasting code compiled from C to
</span><span style=color:#e6db74>                  RISC-V versus the older ARM, Intel, and MIPS
</span><span style=color:#e6db74>                  architectures--but readers can start programming after Chapter
</span><span style=color:#e6db74>                  2. Praise for The RISC-V Reader: This timely book concisely
</span><span style=color:#e6db74>                  describes the simple, free and open RISC-V ISA that is
</span><span style=color:#e6db74>                  experiencing rapid uptake in many different computing sectors.
</span><span style=color:#e6db74>                  Krste Asanovic, University of California, Berkeley, one of the
</span><span style=color:#e6db74>                  four architects of RISC-V I like RISC-V and this book as they
</span><span style=color:#e6db74>                  are elegantbrief, to the point, and complete. C. Gordon Bell,
</span><span style=color:#e6db74>                  a computer architecture pioneer This handy little book
</span><span style=color:#e6db74>                  effortlessly summarizes all the essential elements of the
</span><span style=color:#e6db74>                  RISC-V Instruction Set Architecture, a perfect reference guide
</span><span style=color:#e6db74>                  for students and practitioners alike. Professor Randy Katz,
</span><span style=color:#e6db74>                  University of California, Berkeley, one of the inventors of
</span><span style=color:#e6db74>                  RAID storage systems This clearly-written book offers a good
</span><span style=color:#e6db74>                  introduction to RISC-V, augmented with insightful comments on
</span><span style=color:#e6db74>                  its evolutionary history and comparisons with other familiar
</span><span style=color:#e6db74>                  architectures. John Mashey, one of the designers of the MIPS
</span><span style=color:#e6db74>                  architecture This book tells what RISC-V can do and why its
</span><span style=color:#e6db74>                  designers chose to endow it with those abilities. Ivan
</span><span style=color:#e6db74>                  Sutherland, the father of computer graphics RISC-V will change
</span><span style=color:#e6db74>                  the world, and this book will help you become part of that
</span><span style=color:#e6db74>                  change. Professor Michael B. Taylor, University of Washington
</span><span style=color:#e6db74>                  This book will be an invaluable reference for anyone working
</span><span style=color:#e6db74>                  with the RISC-V ISA. Megan Wachs, PhD, SiFive Engineer}</span>
}
</code></pre></div></div></details><h4 id=the-risc-v-instruction-set-manual--2014>The RISC-V Instruction Set Manual (2014)
<a class=anchor href=#the-risc-v-instruction-set-manual--2014>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@misc</span>{Waterman14therisc-v,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{Andrew Waterman and Yunsup Lee and David A. Patterson and
</span><span style=color:#e6db74>                  Krste Asanovic and Volume I User-level Isa and Andrew Waterman
</span><span style=color:#e6db74>                  and Yunsup Lee and David Patterson}</span>,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{The RISC-V Instruction Set Manual}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2014</span>
}
</code></pre></div></div></details><h4 id=computer-organization-and-design-risc-v-edition-the-hardware-software-interface>Computer Organization and Design RISC-V Edition: The Hardware Software Interface
<a class=anchor href=#computer-organization-and-design-risc-v-edition-the-hardware-software-interface>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@book</span>{patterson2017ComputerOrgRiscvEdition,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{Patterson, David A. and Hennessy, John L.}</span>,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{Computer Organization and Design RISC-V Edition: The
</span><span style=color:#e6db74>                  Hardware Software Interface}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2017</span>,
  <span style=color:#a6e22e>isbn</span>            = <span style=color:#ae81ff>0128122757</span>,
  <span style=color:#a6e22e>publisher</span>       = <span style=color:#e6db74>{Morgan Kaufmann Publishers Inc.}</span>,
  <span style=color:#a6e22e>address</span>         = <span style=color:#e6db74>{San Francisco, CA, USA}</span>,
  <span style=color:#a6e22e>edition</span>         = <span style=color:#e6db74>{1st}</span>,
  <span style=color:#a6e22e>abstract</span>        = <span style=color:#e6db74>{The new RISC-V Edition of Computer Organization and Design
</span><span style=color:#e6db74>                  features the RISC-V open source instruction set architecture,
</span><span style=color:#e6db74>                  the first open source architecture designed to be used in
</span><span style=color:#e6db74>                  modern computing environments such as cloud computing, mobile
</span><span style=color:#e6db74>                  devices, and other embedded systems. With the post-PC era now
</span><span style=color:#e6db74>                  upon us, Computer Organization and Design moves forward to
</span><span style=color:#e6db74>                  explore this generational change with examples, exercises, and
</span><span style=color:#e6db74>                  material highlighting the emergence of mobile computing and
</span><span style=color:#e6db74>                  the Cloud. Updated content featuring tablet computers, Cloud
</span><span style=color:#e6db74>                  infrastructure, and the x86 (cloud computing) and ARM (mobile
</span><span style=color:#e6db74>                  computing devices) architectures is included. An online
</span><span style=color:#e6db74>                  companion Web site provides advanced content for further
</span><span style=color:#e6db74>                  study, appendices, glossary, references, and recommended
</span><span style=color:#e6db74>                  reading. Features RISC-V, the first such architecture designed
</span><span style=color:#e6db74>                  to be used in modern computing environments, such as cloud
</span><span style=color:#e6db74>                  computing, mobile devices, and other embedded systems Includes
</span><span style=color:#e6db74>                  relevant examples, exercises, and material highlighting the
</span><span style=color:#e6db74>                  emergence of mobile computing and the cloud}</span>
}
</code></pre></div></div></details><h2 id=software-engineering>Software Engineering
<a class=anchor href=#software-engineering>#</a></h2><h3 id=embedded-systems>Embedded systems
<a class=anchor href=#embedded-systems>#</a></h3><h4 id=modeling-c-based-embedded-system-using-uml-design>Modeling C-based embedded system using UML design
<a class=anchor href=#modeling-c-based-embedded-system-using-uml-design>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@inproceedings</span>{wang2009modeling,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{ {Guoping Wang}}</span>,
  <span style=color:#a6e22e>booktitle</span>       = <span style=color:#e6db74>{2009 International Conference on Mechatronics and
</span><span style=color:#e6db74>                  Automation}</span>,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{Modeling C-based embedded system using UML design}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2009</span>,
  <span style=color:#a6e22e>pages</span>           = <span style=color:#e6db74>{2973-2977}</span>,
  <span style=color:#a6e22e>abstract</span>        = <span style=color:#e6db74>{Unified Modeling Language (UML) 2.0 is emerging in the area
</span><span style=color:#e6db74>                  of modeling the design of embedded system. The most common
</span><span style=color:#e6db74>                  implementation for the embedded-system models has been C++. On
</span><span style=color:#e6db74>                  one hand, the most common programming language for embedded
</span><span style=color:#e6db74>                  system overall by far is the functional language C. On the
</span><span style=color:#e6db74>                  other hand, the UML is used almost exclusively for
</span><span style=color:#e6db74>                  object-oriented systems development. This paper present an
</span><span style=color:#e6db74>                  approach of applying UML in the functionally-oriented embedded
</span><span style=color:#e6db74>                  systems design. This approach is illustrated using a stopwatch
</span><span style=color:#e6db74>                  design example.}</span>,
  <span style=color:#a6e22e>keywords</span>        = <span style=color:#e6db74>{C++ language;embedded systems;functional languages;Unified
</span><span style=color:#e6db74>                  Modeling Language;modeling C-based embedded system;UML
</span><span style=color:#e6db74>                  design;Unified Modeling Language;UML 2.0;C++;programming
</span><span style=color:#e6db74>                  language;functional language C;object-oriented systems
</span><span style=color:#e6db74>                  development;functionally-oriented embedded systems
</span><span style=color:#e6db74>                  design;stopwatch design;Embedded system;Unified modeling
</span><span style=color:#e6db74>                  language;Object oriented modeling;Computer languages;Embedded
</span><span style=color:#e6db74>                  computing;Real time systems;Costs;Energy
</span><span style=color:#e6db74>                  consumption;Mechatronics;Design automation;UML
</span><span style=color:#e6db74>                  modeling;embedded system
</span><span style=color:#e6db74>                  design;object-oriented;function-oriented}</span>,
  <span style=color:#a6e22e>doi</span>             = <span style=color:#e6db74>{10.1109/ICMA.2009.5246023}</span>,
  <span style=color:#a6e22e>ISSN</span>            = <span style=color:#e6db74>{2152-744X}</span>,
  <span style=color:#a6e22e>month</span>           = <span style=color:#e6db74>{Aug}</span>,
}
</code></pre></div></div></details><h3 id=fault-tolerant>Fault tolerant
<a class=anchor href=#fault-tolerant>#</a></h3><h4 id=basic-concepts-and-taxonomy-of-dependable-and-secure-computing>Basic concepts and taxonomy of dependable and secure computing
<a class=anchor href=#basic-concepts-and-taxonomy-of-dependable-and-secure-computing>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@article</span>{avizienis2004ConceptsOfSecureComputing,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{A. {Avizienis} and J. -. {Laprie} and B. {Randell} and C.
</span><span style=color:#e6db74>                  {Landwehr}}</span>,
  <span style=color:#a6e22e>journal</span>         = <span style=color:#e6db74>{IEEE Transactions on Dependable and Secure Computing}</span>,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{Basic concepts and taxonomy of dependable and secure
</span><span style=color:#e6db74>                  computing}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2004</span>,
  <span style=color:#a6e22e>volume</span>          = <span style=color:#ae81ff>1</span>,
  <span style=color:#a6e22e>number</span>          = <span style=color:#ae81ff>1</span>,
  <span style=color:#a6e22e>pages</span>           = <span style=color:#e6db74>{11-33}</span>,
  <span style=color:#a6e22e>abstract</span>        = <span style=color:#e6db74>{This paper gives the main definitions relating to
</span><span style=color:#e6db74>                  dependability, a generic concept including a special case of
</span><span style=color:#e6db74>                  such attributes as reliability, availability, safety,
</span><span style=color:#e6db74>                  integrity, maintainability, etc. Security brings in concerns
</span><span style=color:#e6db74>                  for confidentiality, in addition to availability and
</span><span style=color:#e6db74>                  integrity. Basic definitions are given first. They are then
</span><span style=color:#e6db74>                  commented upon, and supplemented by additional definitions,
</span><span style=color:#e6db74>                  which address the threats to dependability and security
</span><span style=color:#e6db74>                  (faults, errors, failures), their attributes, and the means
</span><span style=color:#e6db74>                  for their achievement (fault prevention, fault tolerance,
</span><span style=color:#e6db74>                  fault removal, fault forecasting). The aim is to explicate a
</span><span style=color:#e6db74>                  set of general concepts, of relevance across a wide range of
</span><span style=color:#e6db74>                  situations and, therefore, helping communication and
</span><span style=color:#e6db74>                  cooperation among a number of scientific and technical
</span><span style=color:#e6db74>                  communities, including ones that are concentrating on
</span><span style=color:#e6db74>                  particular types of system, of system failures, or of causes
</span><span style=color:#e6db74>                  of system failures.}</span>,
  <span style=color:#a6e22e>keywords</span>        = <span style=color:#e6db74>{fault tolerant computing;data privacy;security of
</span><span style=color:#e6db74>                  data;system recovery;software reliability;taxonomy;dependable
</span><span style=color:#e6db74>                  computing;secure computing;system reliability;system
</span><span style=color:#e6db74>                  availability;system safety;system integrity;system
</span><span style=color:#e6db74>                  maintainability;fault prevention;fault tolerance;fault
</span><span style=color:#e6db74>                  removal;fault forecasting;system security;system
</span><span style=color:#e6db74>                  failures;system vulnerabilities;system
</span><span style=color:#e6db74>                  attacks;Taxonomy;Availability;Fault
</span><span style=color:#e6db74>                  tolerance;Safety;Maintenance;Communication system
</span><span style=color:#e6db74>                  security;Uncertainty;Standardization;Books;Index Terms-
</span><span style=color:#e6db74>                  Dependability;security;trust;faults;errors;failures;vulnerabilities;attacks;fault
</span><span style=color:#e6db74>                  tolerance;fault removal;fault forecasting.}</span>,
  <span style=color:#a6e22e>doi</span>             = <span style=color:#e6db74>{10.1109/TDSC.2004.2}</span>,
  <span style=color:#a6e22e>ISSN</span>            = <span style=color:#e6db74>{1941-0018}</span>,
  <span style=color:#a6e22e>month</span>           = <span style=color:#e6db74>{Jan}</span>,
}
</code></pre></div></div></details><h2 id=mathematics>Mathematics
<a class=anchor href=#mathematics>#</a></h2><h3 id=binary>Binary
<a class=anchor href=#binary>#</a></h3><h4 id=bit-twiddling-hacks>Bit Twiddling Hacks
<a class=anchor href=#bit-twiddling-hacks>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@misc</span>{sean2005BitTwiddlingHacks,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{ Bit Twiddling Hacks }</span>,
  <span style=color:#a6e22e>url</span>             = <span style=color:#e6db74>{https://graphics.stanford.edu/~seander/bithacks.html}</span>,
  <span style=color:#a6e22e>journal</span>         = <span style=color:#e6db74>{Bit Twiddling Hacks}</span>,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{Sean Eron Anderson}</span>
}
</code></pre></div></div></details><h4 id=binary-number-representation>Binary number representation
<a class=anchor href=#binary-number-representation>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@misc</span>{binaryNumberRepresentation,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{Unsigned Binary Integer}</span>,
  <span style=color:#a6e22e>url</span>             =
                  <span style=color:#e6db74>{https://www.mathcs.emory.edu/~cheung/Courses/255/others/BinNumReps.html}</span>,
  <span style=color:#a6e22e>journal</span>         = <span style=color:#e6db74>{Binary Number Representations}</span>
}
</code></pre></div></div></details><h4 id=what-are-bitwise-shift--bit-shift--operators-and-how-do-they-work>What are bitwise shift (bit-shift) operators and how do they work?
<a class=anchor href=#what-are-bitwise-shift--bit-shift--operators-and-how-do-they-work>#</a></h4><details><summary>Bibtex</summary><div class=markdown-inner><div class=highlight><pre style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-bibtex data-lang=bibtex><span style=color:#a6e22e>@misc</span>{derekpark2008WhatAreBitwiseShift,
  <span style=color:#a6e22e>title</span>           = <span style=color:#e6db74>{What are bitwise shift (bit-shift) operators and how do
</span><span style=color:#e6db74>                  they work?}</span>,
  <span style=color:#a6e22e>url</span>             = <span style=color:#e6db74>{https://stackoverflow.com/a/141873}</span>,
  <span style=color:#a6e22e>journal</span>         = <span style=color:#e6db74>{What are bitwise shift (bit-shift) operators and how do
</span><span style=color:#e6db74>                  they work}</span>,
  <span style=color:#a6e22e>publisher</span>       = <span style=color:#e6db74>{Stackoverflow}</span>,
  <span style=color:#a6e22e>author</span>          = <span style=color:#e6db74>{Derek Park}</span>,
  <span style=color:#a6e22e>year</span>            = <span style=color:#ae81ff>2008</span>,
  <span style=color:#a6e22e>month</span>           = <span style=color:#e6db74>{Sep}</span>
}
</code></pre></div></div></details></p><hr><div class=bl-section><h4>Links to this note</h4><div class=backlinks><ul><li><a href=/posts/see-hardware-and-software-mitigation/>Software and Hardware Single Event Effect mitigation</a></li><li><a href=/notes/bit_shifting/>Bit shifting</a></li><li><a href=/notes/modeling_c_based_systems_with_uml/>Modeling C-based systems with UML</a></li></ul></div></div></article><footer class=book-footer><div class="flex flex-wrap justify-between"><div><a class="flex align-center" href=https://github.com/benmezger/blog/commit/03cd860dc470ccf9614a3d78c94920da83dcdbe6 title="Last modified by Ben Mezger | March 7, 2021" target=_blank rel=noopener><img src=/svg/calendar.svg class=book-icon alt=Calendar>
<span>March 7, 2021</span></a></div><div><a class="flex align-center" href=https://github.com/benmezger/blog/edit/main/content/notes/bibliography.md target=_blank rel=noopener><img src=/svg/edit.svg class=book-icon alt=Edit>
<span>Edit this page</span></a></div></div></footer><div class=book-comments><script src=https://utteranc.es/client.js repo=benmezger/blog label=comment issue-term=pathname theme=github-dark crossorigin=anonymous async></script></div><label for=menu-control class="hidden book-menu-overlay"></label></div><aside class=book-toc><nav id=TableOfContents><ul><li><ul><li><a href=#operating-systems>Operating Systems</a><ul><li><a href=#introductory>Introductory</a></li><li><a href=#rtos>RTOS</a></li></ul></li><li><a href=#computer-architecture>Computer Architecture</a><ul><li><a href=#fault-tolerance>Fault tolerance</a></li><li><a href=#introductory>Introductory</a></li><li><a href=#risc-v>RISC-V</a></li></ul></li><li><a href=#software-engineering>Software Engineering</a><ul><li><a href=#embedded-systems>Embedded systems</a></li><li><a href=#fault-tolerant>Fault tolerant</a></li></ul></li><li><a href=#mathematics>Mathematics</a><ul><li><a href=#binary>Binary</a></li></ul></li></ul></li></ul></nav></aside></main></body></html>