INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_add/double_add_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_add
INFO: [VRFC 10-311] analyzing module double_add_addsub
INFO: [VRFC 10-311] analyzing module double_add_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_add_align_add
INFO: [VRFC 10-311] analyzing module double_add_alignment
INFO: [VRFC 10-311] analyzing module double_add_carry_chain
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_add_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_add_compare
INFO: [VRFC 10-311] analyzing module double_add_compare_eq
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_add_compare_gt
INFO: [VRFC 10-311] analyzing module double_add_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_add_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_add_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_add_flt_add
INFO: [VRFC 10-311] analyzing module double_add_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_add_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_add_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_add_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_add_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_add_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_add_special_detect
INFO: [VRFC 10-311] analyzing module double_add_special_detect_1
INFO: [VRFC 10-311] analyzing module double_add_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_mul/double_mul_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_mul
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized0_3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_mul_compare_eq_im_2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper_0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module double_mul_dsp48e1_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult
INFO: [VRFC 10-311] analyzing module double_mul_fix_mult_dsp48e1_dbl
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_mul_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_mul_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_exp
INFO: [VRFC 10-311] analyzing module double_mul_flt_mult_round
INFO: [VRFC 10-311] analyzing module double_mul_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_mul_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_mul_special_detect
INFO: [VRFC 10-311] analyzing module double_mul_special_detect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_sub/double_sub_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_sub
INFO: [VRFC 10-311] analyzing module double_sub_addsub
INFO: [VRFC 10-311] analyzing module double_sub_addsub_dsp
INFO: [VRFC 10-311] analyzing module double_sub_align_add
INFO: [VRFC 10-311] analyzing module double_sub_alignment
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized4_0
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized5_5
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized6_3
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module double_sub_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module double_sub_compare
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_compare_eq_im__parameterized0_4
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt
INFO: [VRFC 10-311] analyzing module double_sub_compare_gt_2
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module double_sub_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_sub_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_sub_flt_add
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_exp
INFO: [VRFC 10-311] analyzing module double_sub_flt_add_logic
INFO: [VRFC 10-311] analyzing module double_sub_flt_dec_op
INFO: [VRFC 10-311] analyzing module double_sub_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_sub_lead_zero_encode
INFO: [VRFC 10-311] analyzing module double_sub_norm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module double_sub_special_detect
INFO: [VRFC 10-311] analyzing module double_sub_special_detect_1
INFO: [VRFC 10-311] analyzing module double_sub_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_div/double_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_div
INFO: [VRFC 10-311] analyzing module double_div_carry_chain
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_100
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_101
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_103
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_104
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_105
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_107
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_54
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_55
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_56
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_58
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_59
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_60
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_62
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_63
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_64
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_66
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_67
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_68
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_70
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_71
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_72
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_74
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_75
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_76
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_78
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_79
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_80
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_82
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_83
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_84
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_86
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_87
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_88
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_89
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_91
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_92
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_93
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_95
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_96
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_97
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module double_div_carry_chain_99
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_div_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module double_div_flt_div
INFO: [VRFC 10-311] analyzing module double_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_0
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_1
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_11
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_13
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_15
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_17
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_19
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_2
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_21
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_23
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_25
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_27
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_29
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_3
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_31
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_33
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_35
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_36
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_38
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_40
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_41
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_43
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_45
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_47
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_49
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_5
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_51
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_53
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_7
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module double_div_flt_div_mant_addsub_9
INFO: [VRFC 10-311] analyzing module double_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module double_div_renorm_and_round_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.gen/sources_1/ip/double_compare/double_compare_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module double_compare
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized0_2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized1_3
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module double_compare_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module double_compare_compare_eq_im__parameterized0_0
INFO: [VRFC 10-311] analyzing module double_compare_compare_gt
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im
INFO: [VRFC 10-311] analyzing module double_compare_compare_ne_im_1
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13
INFO: [VRFC 10-311] analyzing module double_compare_floating_point_v7_1_13_viv
INFO: [VRFC 10-311] analyzing module double_compare_fp_cmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/DG_granule_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sources_1/new/Izhikevich_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Izhikevich_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/81524/OneDrive - The George Washington University/ADAM LAB/IZ_Neuron_FPGA/FPGA_Implementation/DG_granule_model/DG_granule_model.srcs/sim_1/new/DG_granule_model_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DG_granule_model_tb
