Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a726b6560cbb4f9b92ef42dc1025ddbd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port o_instruction [C:/Users/ADMIN/OneDrive - hcmut.edu.vn/University/Junior/Logic design project/single_cycle_MIPS/temp_MIPS.srcs/sim_1/new/MIPS_temp_tb.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.INST_MEM
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
