$date
	Sat Oct 22 23:55:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#430740
b10100 !
1"
#430742
b10100 &
b10100 %
1$
#430743
0"
#430746
b1010 &
b1010 %
#430750
b101 &
b101 %
#430754
b10000 &
b10000 %
#430758
b1000 &
b1000 %
#430762
b100 &
b100 %
#430766
b10 &
b10 %
#430770
b1 &
b1 %
1#
#430774
b0 &
0#
b0 %
0$
#1464083
b11 !
1"
#1464086
b11 &
b11 %
1$
#1464087
0"
#1464090
b1010 &
b1010 %
#1464094
b101 &
b101 %
#1464098
b10000 &
b10000 %
#1464102
b1000 &
b1000 %
#1464106
b100 &
b100 %
#1464110
b10 &
b10 %
#1464114
b1 &
b1 %
1#
#1464118
b0 &
0#
b0 %
0$
#2505820
b10011 !
1"
#2505822
b10011 &
b10011 %
1$
#2505823
0"
#2505826
b111010 &
b111010 %
#2505830
b11101 &
b11101 %
#2505834
b1011000 &
b1011000 %
#2505838
b101100 &
b101100 %
#2505842
b10110 &
b10110 %
#2505846
b1011 &
b1011 %
#2505850
b100010 &
b100010 %
#2505854
b10001 &
b10001 %
#2505858
b110100 &
b110100 %
#2505862
b11010 &
b11010 %
#2505866
b1101 &
b1101 %
#2505870
b101000 &
b101000 %
#2505874
b10100 &
b10100 %
#2505878
b1010 &
b1010 %
#2505882
b101 &
b101 %
#2505886
b10000 &
b10000 %
#2505890
b1000 &
b1000 %
#2505894
b100 &
b100 %
#2505898
b10 &
b10 %
#2505902
b1 &
1#
b1 %
#2505906
b0 &
b0 %
0#
0$
#4500012
