# Tcl script generated by PlanAhead

set reloadAllCoreGenRepositories false

set tclUtilsPath "/home/pong/Xilinx/14.7/ISE_DS/PlanAhead/scripts/pa_cg_utils.tcl"

set repoPaths ""

set cgIndexMapPath "/home/pong/Xilinx/workspace/project_1/project_1.srcs/sources_1/ip/cg_lin_index_map.xml"

set cgProjectPath "/home/pong/fpga_clase5a/FPGALink/rtl/loopFPGALink/cores/fifo32to8/coregen.cgc"

set ipFile "/home/pong/fpga_clase5a/FPGALink/rtl/loopFPGALink/cores/fifo32to8/fifo32to8.xco"

set ipName "fifo32to8"

set hdlType "VHDL"

set cgPartSpec "xc3s500e-5fg320"

set chains "GENERATE_CURRENT_CHAIN"

set params ""

set bomFilePath "/home/pong/fpga_clase5a/FPGALink/rtl/loopFPGALink/cores/fifo32to8/pa_cg_bom.xml"

# generate the IP
set result [source "/home/pong/Xilinx/14.7/ISE_DS/PlanAhead/scripts/pa_cg_gen_out_prods.tcl"]

exit $result

