{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545157663571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545157663580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 18 19:27:43 2018 " "Processing started: Tue Dec 18 19:27:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545157663580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545157663580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stoperJedenPrzycisk -c stoperJedenPrzycisk " "Command: quartus_map --read_settings_files=on --write_settings_files=off stoperJedenPrzycisk -c stoperJedenPrzycisk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545157663580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545157664353 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545157664353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dzielnik.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dzielnik.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dzielnik-Behavioral " "Found design unit 1: dzielnik-Behavioral" {  } { { "dzielnik.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/dzielnik.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545157675724 ""} { "Info" "ISGN_ENTITY_NAME" "1 dzielnik " "Found entity 1: dzielnik" {  } { { "dzielnik.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/dzielnik.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545157675724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545157675724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stoperjedenprzycisk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stoperjedenprzycisk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stoperJedenPrzycisk-Behavioral " "Found design unit 1: stoperJedenPrzycisk-Behavioral" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545157675730 ""} { "Info" "ISGN_ENTITY_NAME" "1 stoperJedenPrzycisk " "Found entity 1: stoperJedenPrzycisk" {  } { { "stoperJedenPrzycisk.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/stoperJedenPrzycisk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545157675730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545157675730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg-Behavioral " "Found design unit 1: sevenSeg-Behavioral" {  } { { "sevenSeg.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/sevenSeg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545157675735 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/sevenSeg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545157675735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545157675735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonlogika.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonlogika.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttonLogika-Behavioral " "Found design unit 1: buttonLogika-Behavioral" {  } { { "buttonLogika.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/buttonLogika.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545157675741 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttonLogika " "Found entity 1: buttonLogika" {  } { { "buttonLogika.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/buttonLogika.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545157675741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545157675741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "licznik16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file licznik16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 licznik16bit-Behavioral " "Found design unit 1: licznik16bit-Behavioral" {  } { { "licznik16bit.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/licznik16bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545157675747 ""} { "Info" "ISGN_ENTITY_NAME" "1 licznik16bit " "Found entity 1: licznik16bit" {  } { { "licznik16bit.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/licznik16bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545157675747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545157675747 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"+\" licznik16bit.vhd(39) " "VHDL error at licznik16bit.vhd(39): can't determine definition of operator \"\"+\"\" -- found 0 possible definitions" {  } { { "licznik16bit.vhd" "" { Text "C:/Users/kuban/Desktop/KWPUC projekt stoper VHDL/licznik16bit.vhd" 39 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1545157675748 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545157675944 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Dec 18 19:27:55 2018 " "Processing ended: Tue Dec 18 19:27:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545157675944 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545157675944 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545157675944 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545157675944 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545157676695 ""}
