  reg [7:0] a_cnt;
//reg [7:0] b_cnt;
  reg [7:0] c_cnt;
