

================================================================
== Vitis HLS Report for 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket'
================================================================
* Date:           Mon Apr 17 18:12:17 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.366 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   500003|   500003|  5.000 ms|  5.000 ms|  500003|  500003|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- input_bucket  |   500001|   500001|         3|          1|          1|  500000|       yes|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      334|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      263|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      263|      406|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_170_p2        |         +|   0|  0|  26|          19|           1|
    |add_ln43_fu_258_p2        |         +|   0|  0|  39|          32|           1|
    |add_ln46_fu_280_p2        |         +|   0|  0|  39|          32|           1|
    |shifted_fu_186_p2         |      ashr|   0|  0|  92|          32|          32|
    |addr_cmp9_fu_203_p2       |      icmp|   0|  0|  29|          64|          64|
    |addr_cmp_fu_232_p2        |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln39_fu_164_p2       |      icmp|   0|  0|  14|          19|          16|
    |reuse_select10_fu_246_p3  |    select|   0|  0|  32|           1|          32|
    |reuse_select_fu_273_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 334|         265|         245|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|   19|         38|
    |j_2_fu_62                |   9|          2|   19|         38|
    |reuse_addr_reg6_fu_46    |   9|          2|   64|        128|
    |reuse_addr_reg_fu_54     |   9|          2|   64|        128|
    |reuse_reg5_fu_50         |   9|          2|   32|         64|
    |reuse_reg_fu_58          |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|  232|        464|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |addr_cmp9_reg_352                 |   1|   0|    1|          0|
    |addr_cmp_reg_363                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |bucket_pointer_addr_reg_346       |   4|   0|    4|          0|
    |bucket_sizes_addr_reg_357         |   4|   0|    4|          0|
    |j_2_fu_62                         |  19|   0|   19|          0|
    |reuse_addr_reg6_fu_46             |  64|   0|   64|          0|
    |reuse_addr_reg_fu_54              |  64|   0|   64|          0|
    |reuse_reg5_fu_50                  |  32|   0|   32|          0|
    |reuse_reg_fu_58                   |  32|   0|   32|          0|
    |sorted_data_load_reg_341          |  32|   0|   32|          0|
    |zext_ln39_cast_reg_327            |   5|   0|   32|         27|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 263|   0|  290|         27|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1_Pipeline_input_bucket|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1_Pipeline_input_bucket|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1_Pipeline_input_bucket|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1_Pipeline_input_bucket|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1_Pipeline_input_bucket|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  radix_sort_unified_bucket.1.1_Pipeline_input_bucket|  return value|
|sorted_data_address0     |  out|   19|   ap_memory|                                          sorted_data|         array|
|sorted_data_ce0          |  out|    1|   ap_memory|                                          sorted_data|         array|
|sorted_data_q0           |   in|   32|   ap_memory|                                          sorted_data|         array|
|zext_ln39                |   in|    5|     ap_none|                                            zext_ln39|        scalar|
|bucket_pointer_address0  |  out|    4|   ap_memory|                                       bucket_pointer|         array|
|bucket_pointer_ce0       |  out|    1|   ap_memory|                                       bucket_pointer|         array|
|bucket_pointer_we0       |  out|    1|   ap_memory|                                       bucket_pointer|         array|
|bucket_pointer_d0        |  out|   32|   ap_memory|                                       bucket_pointer|         array|
|bucket_pointer_address1  |  out|    4|   ap_memory|                                       bucket_pointer|         array|
|bucket_pointer_ce1       |  out|    1|   ap_memory|                                       bucket_pointer|         array|
|bucket_pointer_q1        |   in|   32|   ap_memory|                                       bucket_pointer|         array|
|bucket_address0          |  out|   19|   ap_memory|                                               bucket|         array|
|bucket_ce0               |  out|    1|   ap_memory|                                               bucket|         array|
|bucket_we0               |  out|    1|   ap_memory|                                               bucket|         array|
|bucket_d0                |  out|   32|   ap_memory|                                               bucket|         array|
|bucket_sizes_address0    |  out|    4|   ap_memory|                                         bucket_sizes|         array|
|bucket_sizes_ce0         |  out|    1|   ap_memory|                                         bucket_sizes|         array|
|bucket_sizes_we0         |  out|    1|   ap_memory|                                         bucket_sizes|         array|
|bucket_sizes_d0          |  out|   32|   ap_memory|                                         bucket_sizes|         array|
|bucket_sizes_address1    |  out|    4|   ap_memory|                                         bucket_sizes|         array|
|bucket_sizes_ce1         |  out|    1|   ap_memory|                                         bucket_sizes|         array|
|bucket_sizes_q1          |   in|   32|   ap_memory|                                         bucket_sizes|         array|
+-------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

