# Dhanasankar K â€“ VLSI Design & Verification Engineer Portfolio

Welcome to my personal professional portfolio website!  
This site showcases my skills, education, experience, projects, and technical blog in the field of **VLSI design, RTL development, SystemVerilog verification, and FPGA systems**. :contentReference[oaicite:1]{index=1}

ğŸ”— Live Site: https://dhanasankar2003.github.io/dhanasankar.com/

---

## ğŸš€ About Me

I am **Dhanasankar K**, a dedicated and passionate VLSI Design & Verification Engineer with hands-on experience in:
- RTL Design using Verilog/SystemVerilog  
- UVM-based verification environments  
- FPGA design and verification  
- Functional coverage & constrained random testing  
- Digital logic fundamentals and hardware design techniques  

My mission is to engineer efficient silicon solutions with strong adherence to timing, quality, and scalability. :contentReference[oaicite:2]{index=2}

---

## ğŸ” Key Sections

### ğŸ”¹ Home
A professional overview and quick snapshot of my expertise and accomplishments. :contentReference[oaicite:3]{index=3}

### ğŸ”¹ About
A brief biography outlining my background and career focus in VLSI. :contentReference[oaicite:4]{index=4}

### ğŸ”¹ Education
Academic history, including:
- B.E. in Electronics and Communication Engineering  
- Higher Secondary Education details. :contentReference[oaicite:5]{index=5}

### ğŸ”¹ Experience
Industry and internship experience in digital design, FPGA, and protocol implementations (e.g., UART, SPI, I2C). :contentReference[oaicite:6]{index=6}

### ğŸ”¹ Skills
Technical competencies including:
- Digital design fundamentals
- Verilog/SystemVerilog HDL
- UVM methodology
- Functional coverage & constrained random testing  
â€¦and related VLSI verification techniques. :contentReference[oaicite:7]{index=7}

### ğŸ”¹ Projects
A showcase of various RTL and verification projects demonstrating my engineering capabilities. :contentReference[oaicite:8]{index=8}

### ğŸ”¹ Blog
Technical articles and deep dive content on topics like clock domain crossing, UVM configurations, and RTL optimization. :contentReference[oaicite:9]{index=9}

### ğŸ”¹ Contact
Direct contact information including:
- Location: Chennai, Tamil Nadu, India  
- Email and phone  
- Links to GitHub & LinkedIn. :contentReference[oaicite:10]{index=10}

---

## ğŸ› ï¸ Tech Stack

The website uses standard web technologies:
- **HTML**
- **CSS**
- **JavaScript**  
*(Live portfolio built with responsive layout and navigation)* :contentReference[oaicite:11]{index=11}

---

## ğŸ“« Contact

You can reach out via the contact section on the site or through:
- âœ‰ï¸ Email  
- ğŸ”— GitHub  
- ğŸ”— LinkedIn  
(direct links available on the contact page) :contentReference[oaicite:12]{index=12}

---

## ğŸ“š Why This Portfolio?

This portfolio acts as an online professional resume and skill showcase tailored for roles in:
- VLSI RTL design
- Design verification (SystemVerilog/UVM)
- FPGA development  
It helps recruiters and collaborators quickly understand my strengths, learnings, and projects. :contentReference[oaicite:13]{index=13}

---

â­ *Thanks for visiting!*  
Feel free to explore the sections in detail or reach out for opportunities.
::contentReference[oaicite:14]{index=14}
