// Seed: 3000374000
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_19;
  ;
  wire id_20 = id_5;
  localparam id_21 = 1;
  parameter id_22 = 1;
  always @(posedge -1'b0 or posedge 1) begin : LABEL_0
    id_7 += id_18;
  end
endmodule
module module_1 #(
    parameter id_17 = 32'd22,
    parameter id_9  = 32'd99
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_1,
      id_6,
      id_1,
      id_2,
      id_2,
      id_1,
      id_6,
      id_1,
      id_5,
      id_7,
      id_1,
      id_2,
      id_2,
      id_2,
      id_6
  );
  inout tri0 id_2;
  inout wire id_1;
  logic id_8 = id_1;
  wire  _id_9;
  assign id_6 = id_8;
  wire id_10;
  wire [-1 : ""] id_11;
  logic [-1 : ~  id_9] id_12;
  tri0 id_13;
  assign id_13 = 1;
  wire [-1 : -1 'b0] id_14;
  assign id_12 = id_12;
  wire id_15;
  wire id_16;
  assign id_2 = -1;
  localparam id_17 = 1'h0 && -1;
  wire [(  1 'h0 ) : id_17] id_18;
  wand id_19 = 1;
endmodule
