<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file c25x_fpga_c25x_fpga_map.ncd.
Design name: c25x_fpga
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: D:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri May 23 11:41:26 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o c25x_fpga_c25x_fpga.tw1 -gui -msgset D:/Project/H100_FPGA/promote.xml c25x_fpga_c25x_fpga_map.ncd c25x_fpga_c25x_fpga.prf 
Design file:     c25x_fpga_c25x_fpga_map.ncd
Preference file: c25x_fpga_c25x_fpga.prf
Device,speed:    LFE5U-25F,6
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_0_0' Target='right'>FREQUENCY NET "w_pll_50m" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   57.471MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>FREQUENCY NET "i_clk_50m_c" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_2' Target='right'>FREQUENCY NET "w_pll_100m" 100.000000 MHz (0 errors)</A></LI>            328 items scored, 0 timing errors detected.
Report:  252.845MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_3' Target='right'>PERIOD PORT "i_clk_50m" 20.000000 ns HIGH 10.000000 ns (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

58 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.300ns (weighted slack = 2.600ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP16KD     Port           U8/u2/U1/eth_data_ram_0_0_0(ASIC)  (from w_pll_50m -)
   Destination:    FF         Data in        U8/u5/r_sram_data_eth_i0_i14  (to w_pll_50m +)

   Delay:               8.958ns  (74.4% logic, 25.6% route), 5 logic levels.

 Constraint Details:

      8.958ns physical path delay U8/u2/U1/eth_data_ram_0_0_0 to U8/u5/SLICE_6812 meets
     10.000ns delay constraint less
     -0.258ns DIN_SET requirement (totaling 10.258ns) by 1.300ns

 Physical Path Details:

      Data path U8/u2/U1/eth_data_ram_0_0_0 to U8/u5/SLICE_6812:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     5.729 *am_0_0_0.CLKB to *am_0_0_0.DOB6 U8/u2/U1/eth_data_ram_0_0_0 (from w_pll_50m)
ROUTE         2   e 0.573 *am_0_0_0.DOB6 to *LICE_10623.B0 U8/w_eth_data[6]
CTOF_DEL    ---     0.234 *LICE_10623.B0 to *LICE_10623.F0 U8/u5/SLICE_10623
ROUTE         1   e 0.573 *LICE_10623.F0 to *SLICE_8133.B1 U8/u5/n205832
CTOF_DEL    ---     0.234 *SLICE_8133.B1 to *SLICE_8133.F1 U8/u5/SLICE_8133
ROUTE         1   e 0.573 *SLICE_8133.F1 to *SLICE_8033.C0 U8/u5/n205834
CTOF_DEL    ---     0.234 *SLICE_8033.C0 to *SLICE_8033.F0 U8/u5/SLICE_8033
ROUTE         1   e 0.573 *SLICE_8033.F0 to *SLICE_6812.B0 U8/u5/n205835
CTOF_DEL    ---     0.234 *SLICE_6812.B0 to *SLICE_6812.F0 U8/u5/SLICE_6812
ROUTE         1   e 0.001 *SLICE_6812.F0 to *LICE_6812.DI0 U8/u5/n221700 (to w_pll_50m)
                  --------
                    8.958   (74.4% logic, 25.6% route), 5 logic levels.

Report:   57.471MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;
            328 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 6.045ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U8/u5/r_tdc_window_i11  (from w_pll_50m +)
   Destination:    FF         Data in        U4/r_disable_tdc_66  (to w_pll_100m +)

   Delay:               4.213ns  (40.6% logic, 59.4% route), 6 logic levels.

 Constraint Details:

      4.213ns physical path delay SLICE_6843 to U4/SLICE_4864 meets
     10.000ns delay constraint less
     -0.258ns DIN_SET requirement (totaling 10.258ns) by 6.045ns

 Physical Path Details:

      Data path SLICE_6843 to U4/SLICE_4864:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522 SLICE_6843.CLK to  SLICE_6843.Q0 SLICE_6843 (from w_pll_50m)
ROUTE         3   e 0.573  SLICE_6843.Q0 to *LICE_10023.D1 w_stop_window[11]
CTOF_DEL    ---     0.234 *LICE_10023.D1 to *LICE_10023.F1 U4/SLICE_10023
ROUTE         1   e 0.573 *LICE_10023.F1 to *SLICE_9458.D1 U4/n207474
CTOF_DEL    ---     0.234 *SLICE_9458.D1 to *SLICE_9458.F1 U4/SLICE_9458
ROUTE         1   e 0.573 *SLICE_9458.F1 to *SLICE_7711.M0 U4/n207483
MTOF_DEL    ---     0.254 *SLICE_7711.M0 to *ICE_7711.OFX0 U4/i_stop_window_15__I_0_i14/SLICE_7711
ROUTE         1   e 0.573 *ICE_7711.OFX0 to *SLICE_4864.B1 U4/n14
CTOF_DEL    ---     0.234 *SLICE_4864.B1 to *SLICE_4864.F1 U4/SLICE_4864
ROUTE         1   e 0.208 *SLICE_4864.F1 to *SLICE_4864.C0 U4/o_disable_tdc_N_3351
CTOF_DEL    ---     0.234 *SLICE_4864.C0 to *SLICE_4864.F0 U4/SLICE_4864
ROUTE         1   e 0.001 *SLICE_4864.F0 to *LICE_4864.DI0 U4/n49035 (to w_pll_100m)
                  --------
                    4.213   (40.6% logic, 59.4% route), 6 logic levels.

Report:  252.845MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_3"></A>Preference: PERIOD PORT "i_clk_50m" 20.000000 ns HIGH 10.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 15.000ns
         The internal maximum frequency of the following component is 200.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    PIO        PAD            i_clk_50m

   Delay:               5.000ns -- based on Minimum Pulse Width

Report:    5.000ns is the minimum period for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_pll_50m" 50.000000 MHz |             |             |
;                                       |   50.000 MHz|   57.471 MHz|   5  
                                        |             |             |
FREQUENCY NET "i_clk_50m_c" 50.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "w_pll_100m" 100.000000   |             |             |
MHz ;                                   |  100.000 MHz|  252.845 MHz|   6  
                                        |             |             |
PERIOD PORT "i_clk_50m" 20.000000 ns    |             |             |
HIGH 10.000000 ns ;                     |    20.000 ns|     5.000 ns|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 5 clocks:

Clock Domain: w_pll_50m   Source: U1/PLLInst_0.CLKOP   Loads: 4464
   Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: U1/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: w_pll_100m   Source: U1/PLLInst_0.CLKOS2   Loads: 15
   Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_50m   Source: U1/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 9

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK   Loads: 225
   No transfer within this clock domain is found

Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: U1/CLKFB_t   Source: U1/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5170887 paths, 4 nets, and 74335 connections (92.67% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri May 23 11:41:27 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o c25x_fpga_c25x_fpga.tw1 -gui -msgset D:/Project/H100_FPGA/promote.xml c25x_fpga_c25x_fpga_map.ncd c25x_fpga_c25x_fpga.prf 
Design file:     c25x_fpga_c25x_fpga_map.ncd
Preference file: c25x_fpga_c25x_fpga.prf
Device,speed:    LFE5U-25F,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY NET "w_pll_50m" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_1' Target='right'>FREQUENCY NET "i_clk_50m_c" 50.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_2' Target='right'>FREQUENCY NET "w_pll_100m" 100.000000 MHz (0 errors)</A></LI>            328 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_3' Target='right'>PERIOD PORT "i_clk_50m" 20.000000 ns HIGH 10.000000 ns (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

58 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.102ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U5/U3/U4/U2/FF_25  (from w_pll_50m +)
   Destination:    FF         Data in        U5/U3/U4/U2/FF_57  (to w_pll_50m +)

   Delay:               0.219ns  (73.5% logic, 26.5% route), 1 logic levels.

 Constraint Details:

      0.219ns physical path delay U5/U3/U4/U2/SLICE_6470 to U5/U3/U4/U2/SLICE_6470 meets
      0.117ns M_HLD and
      0.000ns delay constraint requirement (totaling 0.117ns) by 0.102ns

 Physical Path Details:

      Data path U5/U3/U4/U2/SLICE_6470 to U5/U3/U4/U2/SLICE_6470:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161 *LICE_6470.CLK to *SLICE_6470.Q1 U5/U3/U4/U2/SLICE_6470 (from w_pll_50m)
ROUTE         1   e 0.058 *SLICE_6470.Q1 to *SLICE_6470.M0 U5/U3/U4/U2/multiplier_or2_6 (to w_pll_50m)
                  --------
                    0.219   (73.5% logic, 26.5% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_1"></A>Preference: FREQUENCY NET "i_clk_50m_c" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
<A name="map_twr_pref_1_2"></A>Preference: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;
            328 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U4/r_rsti_cnt_20400__i3  (from w_pll_100m +)
   Destination:    FF         Data in        U4/r_rsti_cnt_20400__i3  (to w_pll_100m +)

   Delay:               0.295ns  (80.0% logic, 20.0% route), 2 logic levels.

 Constraint Details:

      0.295ns physical path delay U4/SLICE_3069 to U4/SLICE_3069 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path U4/SLICE_3069 to U4/SLICE_3069:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161 *LICE_3069.CLK to *SLICE_3069.Q1 U4/SLICE_3069 (from w_pll_100m)
ROUTE         4   e 0.058 *SLICE_3069.Q1 to *SLICE_3069.D1 U4/r_rsti_cnt[3]
CTOF_DEL    ---     0.075 *SLICE_3069.D1 to *SLICE_3069.F1 U4/SLICE_3069
ROUTE         1   e 0.001 *SLICE_3069.F1 to *LICE_3069.DI1 U4/n34 (to w_pll_100m)
                  --------
                    0.295   (80.0% logic, 20.0% route), 2 logic levels.


================================================================================
<A name="map_twr_pref_1_3"></A>Preference: PERIOD PORT "i_clk_50m" 20.000000 ns HIGH 10.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_pll_50m" 50.000000 MHz |             |             |
;                                       |     0.000 ns|     0.102 ns|   1  
                                        |             |             |
FREQUENCY NET "i_clk_50m_c" 50.000000   |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "w_pll_100m" 100.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.177 ns|   2  
                                        |             |             |
PERIOD PORT "i_clk_50m" 20.000000 ns    |             |             |
HIGH 10.000000 ns ;                     |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 5 clocks:

Clock Domain: w_pll_50m   Source: U1/PLLInst_0.CLKOP   Loads: 4464
   Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_100m   Source: U1/PLLInst_0.CLKOS2
      Covered under: FREQUENCY NET "w_pll_50m" 50.000000 MHz ;   Transfers: 1

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: w_pll_100m   Source: U1/PLLInst_0.CLKOS2   Loads: 15
   Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: w_pll_50m   Source: U1/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "w_pll_100m" 100.000000 MHz ;   Transfers: 9

   Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK

Clock Domain: jtaghub16_jtck   Source: sa5phub/genblk8.jtagg_u.JTCK   Loads: 225
   No transfer within this clock domain is found

Clock Domain: i_clk_50m_c   Source: i_clk_50m.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: U1/CLKFB_t   Source: U1/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5170887 paths, 4 nets, and 76834 connections (95.79% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
