i cnt_i[3]
m 0 0
u 5 8
n ckid0_0 {t:cnt2[0].C} Derived clock on input (not legal for GCC)
p {t:cnt[3].Q[0]}{t:cnt_derived_clock[3].I[0]}{t:cnt_derived_clock[3].OUT[0]}{t:cnt2[0].C}
e ckid0_0 {t:cnt2[0].C} dffr
d ckid0_1 {t:cnt[3].Q[0]} dffr Potential generated clock but with a nonconvertable driver or an unknown conversion method
i clk_50M[0]
m 0 0
u 4 4
p {p:clk_50M[0]}{t:cnt[0].C}
e ckid0_2 {t:cnt[0].C} dffr
c ckid0_2 {p:clk_50M[0]} Unconstrained_port Inferred clock from port
l 0 0 0 0 0
