# EE271Project
This is a FPGA-based calculator design project from a SJSU graduate level course EE271 Digital System Design and Synthesis.

State Machine Diagram for the Calculaor:

![Image of Yaktocat](https://github.com/cruisersHS/EE271Project/blob/master/SM_diagram.PNG)
