Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o H:/Lab6/Lab6/Data_path_tb_isim_beh.exe -prj H:/Lab6/Lab6/Data_path_tb_beh.prj work.Data_path_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "H:/Lab6/Lab6/xor_gate.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/and_gate.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/or_gate.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/half_adder.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/not_gate.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/full_adder.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/two_input_multiplexer.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/n_bit_adder.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/four_bit_LAC.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/tri_buff.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/nbit_xor_control.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/four_input_multiplexer.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/four_bit_lac_adder.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/D_flipflop.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/register_file_cell.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/nbit_two_input_mux.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/LogicSlice.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/four_bit_adder_subtractor.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/three_to_eight_decoder.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/shift_control_logic.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/n_bit_shifter_rotator_unit.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/n_bit_rfc_register.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/n_bit_register.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/n_bit_2_input_mux.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/nbit_logic_unit.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/four_bit_arithmetic_unit.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/n_bit_register_hold-load.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/four_bit_shifter.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/four_bit_alu.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/eight_n_bit_register_file.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/Data_path.vhd" into library work
Parsing VHDL file "H:/Lab6/Lab6/Data_path_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity not_gate [not_gate_default]
Compiling architecture and_gate_behavioral of entity and_gate [and_gate_default]
Compiling architecture or_gate_behaviour of entity or_gate [or_gate_default]
Compiling architecture two_input_multiplexer_behavioral of entity two_input_multiplexer [two_input_multiplexer_default]
Compiling architecture nbit_two_input_mux_architecture of entity nbit_two_input_mux [\nbit_two_input_mux(4)\]
Compiling architecture with_select_arch of entity three_to_eight_decoder [three_to_eight_decoder_default]
Compiling architecture behavioral of entity D_flipflop [d_flipflop_default]
Compiling architecture behavioral of entity tri_buff [tri_buff_default]
Compiling architecture behavioral of entity register_file_cell [register_file_cell_default]
Compiling architecture behavioral of entity n_bit_rfc_register [\n_bit_rfc_register(4)\]
Compiling architecture behavioral of entity eight_n_bit_register_file [\eight_n_bit_register_file(4)\]
Compiling architecture behavioral of entity xor_gate [xor_gate_default]
Compiling architecture behavioral of entity nbit_xor_control [\nbit_xor_control(4)\]
Compiling architecture behavioral of entity four_bit_LAC [four_bit_lac_default]
Compiling architecture half_adder_behavioral of entity half_adder [half_adder_default]
Compiling architecture full_adder_behavioral of entity full_adder [full_adder_default]
Compiling architecture n_bit_adder_behavioral of entity n_bit_adder [\n_bit_adder(4)\]
Compiling architecture four_bit_lac_adder_behavioral of entity four_bit_lac_adder [\four_bit_lac_adder(4)\]
Compiling architecture behavorial of entity four_bit_adder_subtractor [\four_bit_adder_subtractor(4)\]
Compiling architecture behavioral of entity four_bit_arithmetic_unit [\four_bit_arithmetic_unit(4)\]
Compiling architecture behavioral of entity four_input_multiplexer [four_input_multiplexer_default]
Compiling architecture behavioral of entity LogicSlice [logicslice_default]
Compiling architecture behavioral of entity nbit_logic_unit [\nbit_logic_unit(4)\]
Compiling architecture behavioral of entity four_bit_alu [four_bit_alu_default]
Compiling package numeric_std
Compiling architecture behavioral of entity shift_control_logic [shift_control_logic_default]
Compiling architecture behavioral of entity n_bit_shifter_rotator_unit [\n_bit_shifter_rotator_unit(4)\]
Compiling architecture behavioral of entity four_bit_shifter [four_bit_shifter_default]
Compiling architecture behavioral of entity n_bit_2_input_mux [\n_bit_2_input_mux(4)\]
Compiling architecture behavioral of entity n_bit_register [\n_bit_register(4)\]
Compiling architecture behavioral of entity n_bit_register_hold_load [\n_bit_register_hold_load(4)\]
Compiling architecture behavioral of entity Data_path [\Data_path(4)\]
Compiling architecture behavior of entity data_path_tb
Time Resolution for simulation is 1ps.
Compiled 68 VHDL Units
Built simulation executable H:/Lab6/Lab6/Data_path_tb_isim_beh.exe
Fuse Memory Usage: 37800 KB
Fuse CPU Usage: 2452 ms
