// Seed: 620113547
module module_0 (
    output supply0 id_0,
    input tri id_1,
    input tri1 id_2,
    output wire id_3,
    input tri0 id_4
);
  assign id_3 = -1'h0;
  logic id_6;
  ;
  always begin : LABEL_0
    disable id_7;
  end
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    output supply1 id_2,
    output wire id_3,
    input tri0 id_4,
    input uwire id_5,
    output uwire id_6,
    input supply0 id_7,
    output tri1 id_8,
    input tri0 id_9,
    input uwire id_10,
    input wire id_11
);
  wire  id_13;
  logic id_14;
  ;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_5,
      id_3,
      id_5
  );
endmodule
