[ { "BlackBox" :
    { "name"      : "CLaSH.Signal.Implicit.register"
    , "templateD" :
"~SYM[0]_block : block
  signal ~SYM[1] : ~TYP[1];
begin
  process(~CLK[1],~RST[1])
  begin
    if ~RST[1] = '0' then
      ~SYM[1] <= ~ARG[0];
    elsif rising_edge(~CLK[1]) then
      ~SYM[1] <= ~ARG[1];
    end if;
  end process;

  ~RESULT <= ~SYM[1];
end block;"
    }
  }
, { "Primitive" :
    { "name"      : "CLaSH.Signal.Implicit.pack"
    , "primType"  : "Function"
    }
  }
, { "Primitive" :
    { "name"      : "CLaSH.Signal.Implicit.unpack"
    , "primType"  : "Function"
    }
  }
]
