{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 27 13:41:19 2020 " "Info: Processing started: Thu Aug 27 13:41:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exp01Task04 -c Exp01Task04 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Exp01Task04 -c Exp01Task04" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Exp01Task04.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file Exp01Task04.v" { { "Info" "ISGN_ENTITY_NAME" "1 Exp01Task04 " "Info: Found entity 1: Exp01Task04" {  } { { "Exp01Task04.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task04/Exp01Task04.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 fulladder " "Info: Found entity 2: fulladder" {  } { { "Exp01Task04.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task04/Exp01Task04.v" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X0 Exp01Task04.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at Exp01Task04.v(10): created implicit net for \"X0\"" {  } { { "Exp01Task04.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task04/Exp01Task04.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X1 Exp01Task04.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at Exp01Task04.v(11): created implicit net for \"X1\"" {  } { { "Exp01Task04.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task04/Exp01Task04.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X2 Exp01Task04.v(12) " "Warning (10236): Verilog HDL Implicit Net warning at Exp01Task04.v(12): created implicit net for \"X2\"" {  } { { "Exp01Task04.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task04/Exp01Task04.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "X3 Exp01Task04.v(13) " "Warning (10236): Verilog HDL Implicit Net warning at Exp01Task04.v(13): created implicit net for \"X3\"" {  } { { "Exp01Task04.v" "" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task04/Exp01Task04.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "" 0 0}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "Warning: EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 0 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "Exp01Task04 " "Info: Elaborating entity \"Exp01Task04\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder fulladder:Y0 " "Info: Elaborating entity \"fulladder\" for hierarchy \"fulladder:Y0\"" {  } { { "Exp01Task04.v" "Y0" { Text "D:/Documents/BRACU/11. 2020 Summer/CSE460/Lab/Exp 01/Exp01Task04/Exp01Task04.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Info: Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 27 13:41:20 2020 " "Info: Processing ended: Thu Aug 27 13:41:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
