#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Jun 24 07:33:59 2023
# Process ID: 24500
# Current directory: /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/vivado.jou
# Running On: davide-N552VW, OS: Linux, CPU Frequency: 2600.000 MHz, CPU Physical cores: 4, Host memory: 16659 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/davide/Projects/runge_kutta_45'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/davide/Projects/runge_kutta_45' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_runge_kutta_45_0_1/design_1_runge_kutta_45_0_1.dcp' for cell 'design_1_i/runge_kutta_45_0'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3138.867 ; gain = 0.000 ; free physical = 8571 ; free virtual = 10800
INFO: [Netlist 29-17] Analyzing 6122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_1/design_1_rst_ps7_0_100M_1.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst'
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst'
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3346.969 ; gain = 0.000 ; free physical = 8355 ; free virtual = 10585
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 30 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 3346.969 ; gain = 208.102 ; free physical = 8355 ; free virtual = 10585
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3346.969 ; gain = 0.000 ; free physical = 8340 ; free virtual = 10571

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: eb70177b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3523.738 ; gain = 176.770 ; free physical = 7670 ; free virtual = 9900

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_7, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/legal_wrap_len_q_i_1__0 into driver instance design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/legal_wrap_len_q_i_2__0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[3]_i_1__0 into driver instance design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_5, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/legal_wrap_len_q_i_1 into driver instance design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/legal_wrap_len_q_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/current_word_1[3]_i_1 into driver instance design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rvalid_INST_0_i_7, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/legal_wrap_len_q_i_1__0 into driver instance design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/legal_wrap_len_q_i_2__0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/first_mi_word_i_2 into driver instance design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/s_axi_bvalid_INST_0_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/current_word_1[3]_i_1__0 into driver instance design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0_i_5, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/legal_wrap_len_q_i_1 into driver instance design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/legal_wrap_len_q_i_2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/select_ln1086_reg_601[2]_i_104__1 into driver instance design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/select_ln1086_reg_601[2]_i_29__1, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln290_1_reg_692[18]_i_100 into driver instance design_1_i/runge_kutta_45_0/inst/tt_loc_V_U/shl_ln290_1_reg_692[18]_i_40, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/select_ln1086_reg_601[2]_i_100__0 into driver instance design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/select_ln1086_reg_601[2]_i_28, which resulted in an inversion of 24 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/select_ln1086_reg_601[2]_i_116 into driver instance design_1_i/runge_kutta_45_0/inst/yy_loc_V_U/select_ln1086_reg_601[2]_i_29, which resulted in an inversion of 24 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b535ed2f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3779.754 ; gain = 0.000 ; free physical = 7475 ; free virtual = 9706
INFO: [Opt 31-389] Phase Retarget created 2021 cells and removed 2482 cells
INFO: [Opt 31-1021] In phase Retarget, 126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 14 inverter(s) to 14 load pin(s).
Phase 2 Constant propagation | Checksum: 1f6ad1a68

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3779.754 ; gain = 0.000 ; free physical = 7475 ; free virtual = 9706
INFO: [Opt 31-389] Phase Constant propagation created 2041 cells and removed 8266 cells
INFO: [Opt 31-1021] In phase Constant propagation, 126 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 135774913

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3779.754 ; gain = 0.000 ; free physical = 7471 ; free virtual = 9702
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3262 cells
INFO: [Opt 31-1021] In phase Sweep, 448 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 135774913

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3811.770 ; gain = 32.016 ; free physical = 7469 ; free virtual = 9700
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 135774913

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3811.770 ; gain = 32.016 ; free physical = 7469 ; free virtual = 9700
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 135774913

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3811.770 ; gain = 32.016 ; free physical = 7469 ; free virtual = 9700
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 154 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            2021  |            2482  |                                            126  |
|  Constant propagation         |            2041  |            8266  |                                            126  |
|  Sweep                        |               0  |            3262  |                                            448  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            154  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3811.770 ; gain = 0.000 ; free physical = 7470 ; free virtual = 9701
Ending Logic Optimization Task | Checksum: 1103a9f95

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3811.770 ; gain = 32.016 ; free physical = 7470 ; free virtual = 9701

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 114 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 9 newly gated: 4 Total Ports: 228
Ending PowerOpt Patch Enables Task | Checksum: 15c93f50b

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.62 . Memory (MB): peak = 4301.480 ; gain = 0.000 ; free physical = 7360 ; free virtual = 9594
Ending Power Optimization Task | Checksum: 15c93f50b

Time (s): cpu = 00:01:36 ; elapsed = 00:01:19 . Memory (MB): peak = 4301.480 ; gain = 489.711 ; free physical = 7423 ; free virtual = 9658

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 16f35d99a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4301.480 ; gain = 0.000 ; free physical = 7456 ; free virtual = 9691
Ending Final Cleanup Task | Checksum: 16f35d99a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4301.480 ; gain = 0.000 ; free physical = 7456 ; free virtual = 9691

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4301.480 ; gain = 0.000 ; free physical = 7456 ; free virtual = 9691
Ending Netlist Obfuscation Task | Checksum: 16f35d99a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4301.480 ; gain = 0.000 ; free physical = 7456 ; free virtual = 9691
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:35 ; elapsed = 00:01:57 . Memory (MB): peak = 4301.480 ; gain = 954.512 ; free physical = 7458 ; free virtual = 9693
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4301.480 ; gain = 0.000 ; free physical = 7455 ; free virtual = 9693
INFO: [Common 17-1381] The checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:39 ; elapsed = 00:00:08 . Memory (MB): peak = 4382.629 ; gain = 56.027 ; free physical = 7242 ; free virtual = 9489
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 7241 ; free virtual = 9489
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ae46ede9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 7241 ; free virtual = 9489
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 7241 ; free virtual = 9489

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 40c5a18f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 7284 ; free virtual = 9533

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 9a76fa4b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 7214 ; free virtual = 9465

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 9a76fa4b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:15 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 7214 ; free virtual = 9465
Phase 1 Placer Initialization | Checksum: 9a76fa4b

Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 7214 ; free virtual = 9465

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1264547ce

Time (s): cpu = 00:00:50 ; elapsed = 00:00:18 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 7169 ; free virtual = 9421

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: fe4d9139

Time (s): cpu = 00:01:01 ; elapsed = 00:00:21 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 7173 ; free virtual = 9434

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: fe4d9139

Time (s): cpu = 00:01:02 ; elapsed = 00:00:21 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 7172 ; free virtual = 9433

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2106 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 944 nets or LUTs. Breaked 0 LUT, combined 944 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 7147 ; free virtual = 9410

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            944  |                   944  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            944  |                   944  |           0  |           4  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 10ed69cba

Time (s): cpu = 00:02:44 ; elapsed = 00:00:56 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 7129 ; free virtual = 9393
Phase 2.4 Global Placement Core | Checksum: f100db36

Time (s): cpu = 00:02:49 ; elapsed = 00:00:58 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 7000 ; free virtual = 9367
Phase 2 Global Placement | Checksum: f100db36

Time (s): cpu = 00:02:49 ; elapsed = 00:00:58 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6993 ; free virtual = 9379

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 149286e17

Time (s): cpu = 00:03:03 ; elapsed = 00:01:01 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6479 ; free virtual = 9294

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1640019d3

Time (s): cpu = 00:03:35 ; elapsed = 00:01:14 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6538 ; free virtual = 9372

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e52bd6b4

Time (s): cpu = 00:03:37 ; elapsed = 00:01:15 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6538 ; free virtual = 9372

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1064bdb58

Time (s): cpu = 00:03:37 ; elapsed = 00:01:15 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6538 ; free virtual = 9372

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: ca24efb4

Time (s): cpu = 00:03:52 ; elapsed = 00:01:28 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6502 ; free virtual = 9350

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: db2888c5

Time (s): cpu = 00:03:55 ; elapsed = 00:01:32 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6508 ; free virtual = 9357

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: c90980c8

Time (s): cpu = 00:03:56 ; elapsed = 00:01:32 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6508 ; free virtual = 9357
Phase 3 Detail Placement | Checksum: c90980c8

Time (s): cpu = 00:03:56 ; elapsed = 00:01:32 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6508 ; free virtual = 9357

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c9e0feb0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.966 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 24184cfbd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6502 ; free virtual = 9350
INFO: [Place 46-33] Processed net design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 18b87dfc9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6501 ; free virtual = 9349
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c9e0feb0

Time (s): cpu = 00:04:38 ; elapsed = 00:01:42 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6501 ; free virtual = 9350

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.966. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 148cd0f0a

Time (s): cpu = 00:04:39 ; elapsed = 00:01:43 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6501 ; free virtual = 9350

Time (s): cpu = 00:04:39 ; elapsed = 00:01:43 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6501 ; free virtual = 9350
Phase 4.1 Post Commit Optimization | Checksum: 148cd0f0a

Time (s): cpu = 00:04:39 ; elapsed = 00:01:43 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6501 ; free virtual = 9350

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 148cd0f0a

Time (s): cpu = 00:04:40 ; elapsed = 00:01:44 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6502 ; free virtual = 9350

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                4x4|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 148cd0f0a

Time (s): cpu = 00:04:41 ; elapsed = 00:01:44 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6506 ; free virtual = 9355
Phase 4.3 Placer Reporting | Checksum: 148cd0f0a

Time (s): cpu = 00:04:41 ; elapsed = 00:01:44 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6506 ; free virtual = 9355

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6506 ; free virtual = 9355

Time (s): cpu = 00:04:41 ; elapsed = 00:01:44 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6506 ; free virtual = 9355
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ec211889

Time (s): cpu = 00:04:41 ; elapsed = 00:01:45 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6506 ; free virtual = 9355
Ending Placer Task | Checksum: 6decfd97

Time (s): cpu = 00:04:42 ; elapsed = 00:01:45 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6506 ; free virtual = 9355
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:46 ; elapsed = 00:01:47 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6572 ; free virtual = 9420
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6446 ; free virtual = 9387
INFO: [Common 17-1381] The checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6526 ; free virtual = 9396
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6513 ; free virtual = 9382
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6503 ; free virtual = 9377
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:06 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6477 ; free virtual = 9352
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6376 ; free virtual = 9343
INFO: [Common 17-1381] The checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6455 ; free virtual = 9351
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 494b1aa4 ConstDB: 0 ShapeSum: 24a1e2f3 RouteDB: 0
Post Restoration Checksum: NetGraph: bbfbae8b NumContArr: a2ba31f4 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 15eb5e07f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:29 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6313 ; free virtual = 9220

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 15eb5e07f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:30 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6280 ; free virtual = 9188

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15eb5e07f

Time (s): cpu = 00:00:58 ; elapsed = 00:00:30 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6280 ; free virtual = 9188
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 173fd4494

Time (s): cpu = 00:01:39 ; elapsed = 00:00:43 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6229 ; free virtual = 9137
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.981  | TNS=0.000  | WHS=-0.225 | THS=-283.513|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 64503
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 64503
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 18f3aa767

Time (s): cpu = 00:02:02 ; elapsed = 00:00:48 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6223 ; free virtual = 9131

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 18f3aa767

Time (s): cpu = 00:02:02 ; elapsed = 00:00:48 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6223 ; free virtual = 9131
Phase 3 Initial Routing | Checksum: 13bb5fbe6

Time (s): cpu = 00:02:38 ; elapsed = 00:00:56 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6219 ; free virtual = 9127

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10217
 Number of Nodes with overlaps = 2294
 Number of Nodes with overlaps = 805
 Number of Nodes with overlaps = 290
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.999  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 241ef529e

Time (s): cpu = 00:05:05 ; elapsed = 00:02:40 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6204 ; free virtual = 9114

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.999  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 7bcfc5d3

Time (s): cpu = 00:05:17 ; elapsed = 00:02:51 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6203 ; free virtual = 9112
Phase 4 Rip-up And Reroute | Checksum: 7bcfc5d3

Time (s): cpu = 00:05:17 ; elapsed = 00:02:51 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6203 ; free virtual = 9112

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15b432acf

Time (s): cpu = 00:05:24 ; elapsed = 00:02:53 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6202 ; free virtual = 9112
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.999  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15b432acf

Time (s): cpu = 00:05:24 ; elapsed = 00:02:53 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6202 ; free virtual = 9112

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15b432acf

Time (s): cpu = 00:05:25 ; elapsed = 00:02:53 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6202 ; free virtual = 9112
Phase 5 Delay and Skew Optimization | Checksum: 15b432acf

Time (s): cpu = 00:05:25 ; elapsed = 00:02:53 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6202 ; free virtual = 9112

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12c6ee9af

Time (s): cpu = 00:05:34 ; elapsed = 00:02:57 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6202 ; free virtual = 9112
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.999  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 167931d7e

Time (s): cpu = 00:05:34 ; elapsed = 00:02:57 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6202 ; free virtual = 9112
Phase 6 Post Hold Fix | Checksum: 167931d7e

Time (s): cpu = 00:05:35 ; elapsed = 00:02:57 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6202 ; free virtual = 9112

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 23.4651 %
  Global Horizontal Routing Utilization  = 24.4711 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13f086518

Time (s): cpu = 00:05:35 ; elapsed = 00:02:57 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6202 ; free virtual = 9112

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13f086518

Time (s): cpu = 00:05:36 ; elapsed = 00:02:58 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6202 ; free virtual = 9112

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20fc98925

Time (s): cpu = 00:05:43 ; elapsed = 00:03:02 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6204 ; free virtual = 9113

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.999  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20fc98925

Time (s): cpu = 00:05:51 ; elapsed = 00:03:03 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6204 ; free virtual = 9113
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:51 ; elapsed = 00:03:04 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6274 ; free virtual = 9184

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:34 ; elapsed = 00:03:12 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6274 ; free virtual = 9184
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6174 ; free virtual = 9187
INFO: [Common 17-1381] The checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 4382.629 ; gain = 0.000 ; free physical = 6226 ; free virtual = 9161
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:46 ; elapsed = 00:00:11 . Memory (MB): peak = 4396.520 ; gain = 13.891 ; free physical = 6166 ; free virtual = 9102
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:32 ; elapsed = 00:00:08 . Memory (MB): peak = 4396.520 ; gain = 0.000 ; free physical = 6178 ; free virtual = 9114
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
133 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:41 ; elapsed = 00:00:15 . Memory (MB): peak = 4475.445 ; gain = 78.926 ; free physical = 6138 ; free virtual = 9084
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Jun 24 07:43:00 2023...
