{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686140723844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686140723844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 09:25:23 2023 " "Processing started: Wed Jun 07 09:25:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686140723844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686140723844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686140723844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1686140724173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/testbench/fir_low_area_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir/testbench/fir_low_area_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_low_area_tb-FIR_low_area_tb_arch " "Found design unit 1: FIR_low_area_tb-FIR_low_area_tb_arch" {  } { { "FIR/testbench/FIR_low_area_tb.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/testbench/FIR_low_area_tb.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724641 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_low_area_tb " "Found entity 1: FIR_low_area_tb" {  } { { "FIR/testbench/FIR_low_area_tb.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/testbench/FIR_low_area_tb.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140724641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir/fir_low_area.vhd 4 1 " "Found 4 design units, including 1 entities, in source file fir/fir_low_area.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_package " "Found design unit 1: fir_package" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724641 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fir_package-body " "Found design unit 2: fir_package-body" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724641 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FIR_low_area-FIR_low_area_arch " "Found design unit 3: FIR_low_area-FIR_low_area_arch" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724641 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_low_area " "Found entity 1: FIR_low_area" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140724641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_130 " "Found design unit 1: auk_dspip_lib_pkg_fir_130" {  } { { "fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140724672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_130 " "Found design unit 1: auk_dspip_math_pkg_fir_130" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724704 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_130-body " "Found design unit 2: auk_dspip_math_pkg_fir_130-body" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140724704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_st.v 1 1 " "Found 1 design units, including 1 entities, in source file fir_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir_st " "Found entity 1: fir_st" {  } { { "fir_st.v" "" { Text "D:/altera/13.0sp1/projects/final_project/fir_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140724704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_ast-struct " "Found design unit 1: fir_ast-struct" {  } { { "fir_ast.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir_ast.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724704 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_ast " "Found entity 1: fir_ast" {  } { { "fir_ast.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140724704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir-SYN " "Found design unit 1: fir-SYN" {  } { { "fir.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724704 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "fir.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140724704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir2_st.v 1 1 " "Found 1 design units, including 1 entities, in source file fir2_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir2_st " "Found entity 1: fir2_st" {  } { { "fir2_st.v" "" { Text "D:/altera/13.0sp1/projects/final_project/fir2_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140724719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir2_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir2_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir2_ast-struct " "Found design unit 1: fir2_ast-struct" {  } { { "fir2_ast.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir2_ast.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724719 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir2_ast " "Found entity 1: fir2_ast" {  } { { "fir2_ast.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir2_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140724719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir2-SYN " "Found design unit 1: fir2-SYN" {  } { { "fir2.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724719 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir2 " "Found entity 1: fir2" {  } { { "fir2.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir2.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140724719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir3_st.v 1 1 " "Found 1 design units, including 1 entities, in source file fir3_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir3_st " "Found entity 1: fir3_st" {  } { { "fir3_st.v" "" { Text "D:/altera/13.0sp1/projects/final_project/fir3_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140724735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir3_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir3_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir3_ast-struct " "Found design unit 1: fir3_ast-struct" {  } { { "fir3_ast.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir3_ast.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724735 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir3_ast " "Found entity 1: fir3_ast" {  } { { "fir3_ast.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir3_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140724735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fir3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir3-SYN " "Found design unit 1: fir3-SYN" {  } { { "fir3.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir3.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724735 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir3 " "Found entity 1: fir3" {  } { { "fir3.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/fir3.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686140724735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686140724735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "coef_ld fir_st.v(2053) " "Verilog HDL Implicit Net warning at fir_st.v(2053): created implicit net for \"coef_ld\"" {  } { { "fir_st.v" "" { Text "D:/altera/13.0sp1/projects/final_project/fir_st.v" 2053 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140724751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIR_low_area " "Elaborating entity \"FIR_low_area\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686140724813 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "RECIPROCAL math_real.vhd(2373) " "VHDL Variable Declaration warning at math_real.vhd(2373): used initial value expression for variable \"RECIPROCAL\" because variable was never assigned a value" {  } { { "ieee/math_real.vhd" "" { Text "d:/altera/13.0sp1/quartus/libraries/vhdl/ieee/math_real.vhd" 2373 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1686140724844 "|FIR_low_area"}
{ "Warning" "WSGN_USE_OPENCORE" "" "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "FIR_Compiler (6AF7_0012) " "\"FIR_Compiler (6AF7_0012)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12192 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1686140725813 ""}  } {  } 0 12191 "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1686140725813 ""}  } {  } 0 12189 "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" 0 0 "Quartus II" 0 -1 1686140725813 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[0\] GND " "Pin \"yn\[0\]\" is stuck at GND" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686140725875 "|FIR_low_area|yn[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[1\] GND " "Pin \"yn\[1\]\" is stuck at GND" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686140725875 "|FIR_low_area|yn[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[2\] GND " "Pin \"yn\[2\]\" is stuck at GND" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686140725875 "|FIR_low_area|yn[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[3\] GND " "Pin \"yn\[3\]\" is stuck at GND" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686140725875 "|FIR_low_area|yn[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[4\] GND " "Pin \"yn\[4\]\" is stuck at GND" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686140725875 "|FIR_low_area|yn[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[5\] GND " "Pin \"yn\[5\]\" is stuck at GND" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686140725875 "|FIR_low_area|yn[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[6\] GND " "Pin \"yn\[6\]\" is stuck at GND" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686140725875 "|FIR_low_area|yn[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[7\] GND " "Pin \"yn\[7\]\" is stuck at GND" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686140725875 "|FIR_low_area|yn[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[8\] GND " "Pin \"yn\[8\]\" is stuck at GND" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686140725875 "|FIR_low_area|yn[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[9\] GND " "Pin \"yn\[9\]\" is stuck at GND" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686140725875 "|FIR_low_area|yn[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[10\] GND " "Pin \"yn\[10\]\" is stuck at GND" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686140725875 "|FIR_low_area|yn[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[11\] GND " "Pin \"yn\[11\]\" is stuck at GND" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686140725875 "|FIR_low_area|yn[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[12\] GND " "Pin \"yn\[12\]\" is stuck at GND" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686140725875 "|FIR_low_area|yn[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[13\] GND " "Pin \"yn\[13\]\" is stuck at GND" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686140725875 "|FIR_low_area|yn[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[14\] GND " "Pin \"yn\[14\]\" is stuck at GND" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686140725875 "|FIR_low_area|yn[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yn\[15\] GND " "Pin \"yn\[15\]\" is stuck at GND" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1686140725875 "|FIR_low_area|yn[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1686140725875 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1219 " "1219 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1686140725891 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686140726031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726031 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "areset " "No output dependent on input pin \"areset\"" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726078 "|FIR_low_area|areset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sreset " "No output dependent on input pin \"sreset\"" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726078 "|FIR_low_area|sreset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_fs " "No output dependent on input pin \"clock_fs\"" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726078 "|FIR_low_area|clock_fs"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "No output dependent on input pin \"enable\"" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726078 "|FIR_low_area|enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[0\] " "No output dependent on input pin \"xn\[0\]\"" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726078 "|FIR_low_area|xn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[1\] " "No output dependent on input pin \"xn\[1\]\"" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726078 "|FIR_low_area|xn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[2\] " "No output dependent on input pin \"xn\[2\]\"" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726078 "|FIR_low_area|xn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[3\] " "No output dependent on input pin \"xn\[3\]\"" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726078 "|FIR_low_area|xn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[4\] " "No output dependent on input pin \"xn\[4\]\"" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726078 "|FIR_low_area|xn[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[5\] " "No output dependent on input pin \"xn\[5\]\"" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726078 "|FIR_low_area|xn[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[6\] " "No output dependent on input pin \"xn\[6\]\"" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726078 "|FIR_low_area|xn[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[7\] " "No output dependent on input pin \"xn\[7\]\"" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726078 "|FIR_low_area|xn[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[8\] " "No output dependent on input pin \"xn\[8\]\"" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726078 "|FIR_low_area|xn[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[9\] " "No output dependent on input pin \"xn\[9\]\"" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726078 "|FIR_low_area|xn[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[10\] " "No output dependent on input pin \"xn\[10\]\"" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726078 "|FIR_low_area|xn[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[11\] " "No output dependent on input pin \"xn\[11\]\"" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726078 "|FIR_low_area|xn[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[12\] " "No output dependent on input pin \"xn\[12\]\"" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726078 "|FIR_low_area|xn[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[13\] " "No output dependent on input pin \"xn\[13\]\"" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726078 "|FIR_low_area|xn[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[14\] " "No output dependent on input pin \"xn\[14\]\"" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726078 "|FIR_low_area|xn[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "xn\[15\] " "No output dependent on input pin \"xn\[15\]\"" {  } { { "FIR/FIR_low_area.vhd" "" { Text "D:/altera/13.0sp1/projects/final_project/FIR/FIR_low_area.vhd" 149 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686140726078 "|FIR_low_area|xn[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1686140726078 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686140726078 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686140726078 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686140726078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686140726125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 09:25:26 2023 " "Processing ended: Wed Jun 07 09:25:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686140726125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686140726125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686140726125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686140726125 ""}
