<html><body><samp><pre>
<!@TC:0>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:46:25:46:38:@W:CD638:@XP_MSG">rcb.vhd(46)</a><!@TM:0> | Signal pxcache_reset is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:70:8:70:17:@W:CD638:@XP_MSG">rcb.vhd(70)</a><!@TM:0> | Signal vram_done is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:70:8:70:17:@W:CL240:@XP_MSG">rcb.vhd(70)</a><!@TM:0> | vram_done is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:46:25:46:38:@W:CL240:@XP_MSG">rcb.vhd(46)</a><!@TM:0> | pxcache_reset is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:24:2:24:6:@W:CL240:@XP_MSG">rcb.vhd(24)</a><!@TM:0> | vdin is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:392:17:392:36:@W:CL167:@XP_MSG">rcb.vhd(392)</a><!@TM:0> | Input reset of instance px_cache is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:283:1:283:3:@W:CL117:@XP_MSG">rcb.vhd(283)</a><!@TM:0> | Latch generated from process for signal draw_px.pxcache_pixopin(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:324:1:324:3:@W:CL117:@XP_MSG">rcb.vhd(324)</a><!@TM:0> | Latch generated from process for signal fetch_draw.pxcache_pixopin(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:283:1:283:3:@W:CL117:@XP_MSG">rcb.vhd(283)</a><!@TM:0> | Latch generated from process for signal draw_px.pxcache_pixnum(3 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:283:1:283:3:@W:CL117:@XP_MSG">rcb.vhd(283)</a><!@TM:0> | Latch generated from process for signal vram_waddr(7 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:324:1:324:3:@W:CL117:@XP_MSG">rcb.vhd(324)</a><!@TM:0> | Latch generated from process for signal fetch_draw.pxcache_pixnum(3 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:283:1:283:3:@W:CL117:@XP_MSG">rcb.vhd(283)</a><!@TM:0> | Latch generated from process for signal draw_px.pxcache_wen_all; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:283:1:283:3:@W:CL117:@XP_MSG">rcb.vhd(283)</a><!@TM:0> | Latch generated from process for signal draw_px.pxcache_pw; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:354:1:354:3:@W:CL117:@XP_MSG">rcb.vhd(354)</a><!@TM:0> | Latch generated from process for signal ram_addr(7 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:354:1:354:3:@W:CL111:@XP_MSG">rcb.vhd(354)</a><!@TM:0> | All reachable assignments to ram_start assign '1'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:74:8:74:18:@W:CL111:@XP_MSG">rcb.vhd(74)</a><!@TM:0> | All reachable assignments to one_vector(0) assign '1'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:74:8:74:18:@W:CL111:@XP_MSG">rcb.vhd(74)</a><!@TM:0> | All reachable assignments to one_vector(1) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:74:8:74:18:@W:CL111:@XP_MSG">rcb.vhd(74)</a><!@TM:0> | All reachable assignments to one_vector(2) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:74:8:74:18:@W:CL111:@XP_MSG">rcb.vhd(74)</a><!@TM:0> | All reachable assignments to one_vector(3) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:74:8:74:18:@W:CL111:@XP_MSG">rcb.vhd(74)</a><!@TM:0> | All reachable assignments to one_vector(4) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:74:8:74:18:@W:CL111:@XP_MSG">rcb.vhd(74)</a><!@TM:0> | All reachable assignments to one_vector(5) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:74:8:74:18:@W:CL111:@XP_MSG">rcb.vhd(74)</a><!@TM:0> | All reachable assignments to one_vector(6) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:74:8:74:18:@W:CL111:@XP_MSG">rcb.vhd(74)</a><!@TM:0> | All reachable assignments to one_vector(7) assign '0'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:324:1:324:3:@W:CL111:@XP_MSG">rcb.vhd(324)</a><!@TM:0> | All reachable assignments to fetch_draw.pxcache_wen_all assign '1'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:324:1:324:3:@W:CL111:@XP_MSG">rcb.vhd(324)</a><!@TM:0> | All reachable assignments to fetch_draw.pxcache_pw assign '1'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:324:1:324:3:@W:CL111:@XP_MSG">rcb.vhd(324)</a><!@TM:0> | All reachable assignments to change_curr_word assign '1'; register removed by optimization</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:60:8:60:23:@W:CL169:@XP_MSG">rcb.vhd(60)</a><!@TM:0> | Pruning register fetch_draw_flag  </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\ram_fsm.vhd:15:12:15:19:@W:CL159:@XP_MSG">ram_fsm.vhd(15)</a><!@TM:0> | Input cache_d is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL238:@XP_HELP">CL238</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:102:2:102:6:@W:CL238:@XP_MSG">rcb.vhd(102)</a><!@TM:0> | Latch state_transition.assert_sig0 enable evaluates to constant 0, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL238:@XP_HELP">CL238</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:324:1:324:3:@W:CL238:@XP_MSG">rcb.vhd(324)</a><!@TM:0> | Latch fetch_draw.pxcache_pixnum(3 downto 0) enable evaluates to constant 0, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL238:@XP_HELP">CL238</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:324:1:324:3:@W:CL238:@XP_MSG">rcb.vhd(324)</a><!@TM:0> | Latch fetch_draw.assert_sig2 enable evaluates to constant 0, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL238:@XP_HELP">CL238</a> : <a href="H:\Desktop\GitHub\VHDL\VHDL Project\hardware_files\rcb.vhd:324:1:324:3:@W:CL238:@XP_MSG">rcb.vhd(324)</a><!@TM:0> | Latch fetch_draw.pxcache_pixopin(1 downto 0) enable evaluates to constant 0, optimized</font>


</pre></samp></body></html>
