# LSI Logic LCA10/100k gate array
## Inverter/buffer Family

## AND/OR Family
### NAND4P / ND4P
**Warning**: Two different configurations exist! 
<p align=center><img alt="LSI Logic 4-input NAND with high drive power, 2-2 configuration" src="./assets_lsi_lca10_100k/GP9001_ND4P_22.png" height="auto" width="180"> <img alt="LSI Logic 4-input NAND with high drive power, 1-2-1 configuration" src="./assets_lsi_lca10_100k/GP9001_ND4P_121.png" height="auto" width="180"></p>
<p align=center>Cell count = 4</p>

## Multiplexer Family
### MUX81P / MUX81P
<p align=center><img alt="LSI Logic 8-to-1 multiplexer with high drive power" src="./assets_lsi_lca10_100k/GP9001_MUX81P.png" height="auto" width="180"></p>
<p align=center>Cell count = 13 <b>(LCA100k)</b></p>

## Adder Family
### FA1P / FA1P
<p align=center><img alt="LSI Logic 1-bit full adder with high drive power" src="./assets_lsi_lca10_100k/GP9001_FA1P.png" height="auto" width="180"></p>
<p align=center>Cell count = 10</p>

## Flip-flop Family
### DFF / FD1
<p align=center><img alt="LSI Logic D flip flop" src="./assets_lsi_lca10_100k/GP9001_FD1.png" height="auto" width="180"></p>
<p align=center>Cell count = 7</p>

### DFFP / FD1P
<p align=center><img alt="LSI Logic D flip flop with high drive power" src="./assets_lsi_lca10_100k/GP9001_FD1P.png" height="auto" width="180"></p>
<p align=center>Cell count = 8</p>

### SDFF / FD1S
<p align=center><img alt="LSI Logic SCAN flip flop" src="./assets_lsi_lca10_100k/GP9001_FD1S.png" height="auto" width="180"></p>
<p align=center>Cell count = 9</p>

### SDFFP / FD1SP
<p align=center><img alt="LSI Logic SCAN flip flop with high drive power" src="./assets_lsi_lca10_100k/GP9001_FD1SP.png" height="auto" width="180"></p>
<p align=center>Cell count = 10</p>
