vendor_name = ModelSim
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/top_level.bdf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/component_test.vwf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/CPU_Types.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_cla4_adder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/cla4_adder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/half_adder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/tristate_buffer.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/registers.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_mux2.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/mux_2powMBits.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/mux2.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MIPC_RISK_SimpleCPU.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_inc1.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_reg.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_reg_en.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_flipflop.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_latch.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/d_flipflop_en.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_decoder.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_tristate_buffer.vhd
source_file = 1, nBit_mux_2powMBits.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/ALU_Simple.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/AU_Simple.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/LU_Simple.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/nBit_adder_subtraction_block.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MIPS_RISK_SingleCycle_instruction_breakdown.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/IMEM.mif
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/DMEM.mif
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/DMEM_wizard.qip
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/DMEM_wizard.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MIPS_RISK_SingleCycle_VARS.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/PC_reg.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/PC_inc.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/ID_CTRL_REG.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/EX_ALU_Branch.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/MEM_Branch.vhd
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/db/MIPC_RISK_SimpleCPU.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/db/altsyncram_ea91.tdf
source_file = 1, dmem
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf
source_file = 1, C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab2/db/altsyncram_rnv.tdf
source_file = 1, imem
design_name = top_level
instance = comp, \DMEM_data[31]~output , DMEM_data[31]~output, top_level, 1
instance = comp, \DMEM_data[30]~output , DMEM_data[30]~output, top_level, 1
instance = comp, \DMEM_data[29]~output , DMEM_data[29]~output, top_level, 1
instance = comp, \DMEM_data[28]~output , DMEM_data[28]~output, top_level, 1
instance = comp, \DMEM_data[27]~output , DMEM_data[27]~output, top_level, 1
instance = comp, \DMEM_data[26]~output , DMEM_data[26]~output, top_level, 1
instance = comp, \DMEM_data[25]~output , DMEM_data[25]~output, top_level, 1
instance = comp, \DMEM_data[24]~output , DMEM_data[24]~output, top_level, 1
instance = comp, \DMEM_data[23]~output , DMEM_data[23]~output, top_level, 1
instance = comp, \DMEM_data[22]~output , DMEM_data[22]~output, top_level, 1
instance = comp, \DMEM_data[21]~output , DMEM_data[21]~output, top_level, 1
instance = comp, \DMEM_data[20]~output , DMEM_data[20]~output, top_level, 1
instance = comp, \DMEM_data[19]~output , DMEM_data[19]~output, top_level, 1
instance = comp, \DMEM_data[18]~output , DMEM_data[18]~output, top_level, 1
instance = comp, \DMEM_data[17]~output , DMEM_data[17]~output, top_level, 1
instance = comp, \DMEM_data[16]~output , DMEM_data[16]~output, top_level, 1
instance = comp, \DMEM_data[15]~output , DMEM_data[15]~output, top_level, 1
instance = comp, \DMEM_data[14]~output , DMEM_data[14]~output, top_level, 1
instance = comp, \DMEM_data[13]~output , DMEM_data[13]~output, top_level, 1
instance = comp, \DMEM_data[12]~output , DMEM_data[12]~output, top_level, 1
instance = comp, \DMEM_data[11]~output , DMEM_data[11]~output, top_level, 1
instance = comp, \DMEM_data[10]~output , DMEM_data[10]~output, top_level, 1
instance = comp, \DMEM_data[9]~output , DMEM_data[9]~output, top_level, 1
instance = comp, \DMEM_data[8]~output , DMEM_data[8]~output, top_level, 1
instance = comp, \DMEM_data[7]~output , DMEM_data[7]~output, top_level, 1
instance = comp, \DMEM_data[6]~output , DMEM_data[6]~output, top_level, 1
instance = comp, \DMEM_data[5]~output , DMEM_data[5]~output, top_level, 1
instance = comp, \DMEM_data[4]~output , DMEM_data[4]~output, top_level, 1
instance = comp, \DMEM_data[3]~output , DMEM_data[3]~output, top_level, 1
instance = comp, \DMEM_data[2]~output , DMEM_data[2]~output, top_level, 1
instance = comp, \DMEM_data[1]~output , DMEM_data[1]~output, top_level, 1
instance = comp, \DMEM_data[0]~output , DMEM_data[0]~output, top_level, 1
instance = comp, \IMEM_data[31]~output , IMEM_data[31]~output, top_level, 1
instance = comp, \IMEM_data[30]~output , IMEM_data[30]~output, top_level, 1
instance = comp, \IMEM_data[29]~output , IMEM_data[29]~output, top_level, 1
instance = comp, \IMEM_data[28]~output , IMEM_data[28]~output, top_level, 1
instance = comp, \IMEM_data[27]~output , IMEM_data[27]~output, top_level, 1
instance = comp, \IMEM_data[26]~output , IMEM_data[26]~output, top_level, 1
instance = comp, \IMEM_data[25]~output , IMEM_data[25]~output, top_level, 1
instance = comp, \IMEM_data[24]~output , IMEM_data[24]~output, top_level, 1
instance = comp, \IMEM_data[23]~output , IMEM_data[23]~output, top_level, 1
instance = comp, \IMEM_data[22]~output , IMEM_data[22]~output, top_level, 1
instance = comp, \IMEM_data[21]~output , IMEM_data[21]~output, top_level, 1
instance = comp, \IMEM_data[20]~output , IMEM_data[20]~output, top_level, 1
instance = comp, \IMEM_data[19]~output , IMEM_data[19]~output, top_level, 1
instance = comp, \IMEM_data[18]~output , IMEM_data[18]~output, top_level, 1
instance = comp, \IMEM_data[17]~output , IMEM_data[17]~output, top_level, 1
instance = comp, \IMEM_data[16]~output , IMEM_data[16]~output, top_level, 1
instance = comp, \IMEM_data[15]~output , IMEM_data[15]~output, top_level, 1
instance = comp, \IMEM_data[14]~output , IMEM_data[14]~output, top_level, 1
instance = comp, \IMEM_data[13]~output , IMEM_data[13]~output, top_level, 1
instance = comp, \IMEM_data[12]~output , IMEM_data[12]~output, top_level, 1
instance = comp, \IMEM_data[11]~output , IMEM_data[11]~output, top_level, 1
instance = comp, \IMEM_data[10]~output , IMEM_data[10]~output, top_level, 1
instance = comp, \IMEM_data[9]~output , IMEM_data[9]~output, top_level, 1
instance = comp, \IMEM_data[8]~output , IMEM_data[8]~output, top_level, 1
instance = comp, \IMEM_data[7]~output , IMEM_data[7]~output, top_level, 1
instance = comp, \IMEM_data[6]~output , IMEM_data[6]~output, top_level, 1
instance = comp, \IMEM_data[5]~output , IMEM_data[5]~output, top_level, 1
instance = comp, \IMEM_data[4]~output , IMEM_data[4]~output, top_level, 1
instance = comp, \IMEM_data[3]~output , IMEM_data[3]~output, top_level, 1
instance = comp, \IMEM_data[2]~output , IMEM_data[2]~output, top_level, 1
instance = comp, \IMEM_data[1]~output , IMEM_data[1]~output, top_level, 1
instance = comp, \IMEM_data[0]~output , IMEM_data[0]~output, top_level, 1
instance = comp, \WriteEnable~input , WriteEnable~input, top_level, 1
instance = comp, \inclock~input , inclock~input, top_level, 1
instance = comp, \inclock~inputclkctrl , inclock~inputclkctrl, top_level, 1
instance = comp, \data[18]~input , data[18]~input, top_level, 1
instance = comp, \DMEM_address[0]~input , DMEM_address[0]~input, top_level, 1
instance = comp, \DMEM_address[1]~input , DMEM_address[1]~input, top_level, 1
instance = comp, \DMEM_address[2]~input , DMEM_address[2]~input, top_level, 1
instance = comp, \DMEM_address[3]~input , DMEM_address[3]~input, top_level, 1
instance = comp, \DMEM_address[4]~input , DMEM_address[4]~input, top_level, 1
instance = comp, \DMEM_address[5]~input , DMEM_address[5]~input, top_level, 1
instance = comp, \DMEM_address[6]~input , DMEM_address[6]~input, top_level, 1
instance = comp, \DMEM_address[7]~input , DMEM_address[7]~input, top_level, 1
instance = comp, \data[19]~input , data[19]~input, top_level, 1
instance = comp, \data[20]~input , data[20]~input, top_level, 1
instance = comp, \data[21]~input , data[21]~input, top_level, 1
instance = comp, \data[22]~input , data[22]~input, top_level, 1
instance = comp, \data[23]~input , data[23]~input, top_level, 1
instance = comp, \data[24]~input , data[24]~input, top_level, 1
instance = comp, \data[25]~input , data[25]~input, top_level, 1
instance = comp, \data[26]~input , data[26]~input, top_level, 1
instance = comp, \data[27]~input , data[27]~input, top_level, 1
instance = comp, \data[28]~input , data[28]~input, top_level, 1
instance = comp, \data[29]~input , data[29]~input, top_level, 1
instance = comp, \data[30]~input , data[30]~input, top_level, 1
instance = comp, \data[31]~input , data[31]~input, top_level, 1
instance = comp, \DMEM|sram|ram_block|auto_generated|ram_block1a18 , DMEM|sram|ram_block|auto_generated|ram_block1a18, top_level, 1
instance = comp, \data[0]~input , data[0]~input, top_level, 1
instance = comp, \data[1]~input , data[1]~input, top_level, 1
instance = comp, \data[2]~input , data[2]~input, top_level, 1
instance = comp, \data[3]~input , data[3]~input, top_level, 1
instance = comp, \data[4]~input , data[4]~input, top_level, 1
instance = comp, \data[5]~input , data[5]~input, top_level, 1
instance = comp, \data[6]~input , data[6]~input, top_level, 1
instance = comp, \data[7]~input , data[7]~input, top_level, 1
instance = comp, \data[8]~input , data[8]~input, top_level, 1
instance = comp, \data[9]~input , data[9]~input, top_level, 1
instance = comp, \data[10]~input , data[10]~input, top_level, 1
instance = comp, \data[11]~input , data[11]~input, top_level, 1
instance = comp, \data[12]~input , data[12]~input, top_level, 1
instance = comp, \data[13]~input , data[13]~input, top_level, 1
instance = comp, \data[14]~input , data[14]~input, top_level, 1
instance = comp, \data[15]~input , data[15]~input, top_level, 1
instance = comp, \data[16]~input , data[16]~input, top_level, 1
instance = comp, \data[17]~input , data[17]~input, top_level, 1
instance = comp, \DMEM|sram|ram_block|auto_generated|ram_block1a0 , DMEM|sram|ram_block|auto_generated|ram_block1a0, top_level, 1
instance = comp, \IMEM_address[0]~input , IMEM_address[0]~input, top_level, 1
instance = comp, \IMEM_address[1]~input , IMEM_address[1]~input, top_level, 1
instance = comp, \IMEM_address[2]~input , IMEM_address[2]~input, top_level, 1
instance = comp, \IMEM_address[3]~input , IMEM_address[3]~input, top_level, 1
instance = comp, \IMEM_address[4]~input , IMEM_address[4]~input, top_level, 1
instance = comp, \IMEM_address[5]~input , IMEM_address[5]~input, top_level, 1
instance = comp, \IMEM_address[6]~input , IMEM_address[6]~input, top_level, 1
instance = comp, \IMEM_address[7]~input , IMEM_address[7]~input, top_level, 1
instance = comp, \IMEM|srom|rom_block|auto_generated|ram_block1a0 , IMEM|srom|rom_block|auto_generated|ram_block1a0, top_level, 1
