

================================================================
== Vitis HLS Report for 'Montgomery'
================================================================
<<<<<<< HEAD:rsa_optimized2/rsa_opt2_hls/solution1/.autopilot/db/Montgomery.verbose.sched.rpt
* Date:           Thu Dec  5 17:01:35 2024
=======
* Date:           Thu Dec 12 16:52:59 2024
>>>>>>> origin/branch2:rsa_optimized2/baseline/solution1/.autopilot/db/Montgomery.verbose.sched.rpt

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rsa_opt2_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.584 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1029|     1029|  10.290 us|  10.290 us|  1029|  1029|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %b"   --->   Operation 5 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %a"   --->   Operation 6 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%N_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %N"   --->   Operation 7 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%m_V_loc = alloca i64 1"   --->   Operation 8 'alloca' 'm_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (1.58ns)   --->   "%call_ln0 = call void @Montgomery_Pipeline_Montgomery, i256 %a_read, i256 %b_read, i256 %N_read, i257 %m_V_loc"   --->   Operation 9 'call' 'call_ln0' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 10 [1/2] (1.66ns)   --->   "%call_ln0 = call void @Montgomery_Pipeline_Montgomery, i256 %a_read, i256 %b_read, i256 %N_read, i257 %m_V_loc"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.72>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i256 %N_read" [rsa.cpp:22]   --->   Operation 11 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%m_V_loc_load = load i257 %m_V_loc"   --->   Operation 12 'load' 'm_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (4.72ns)   --->   "%icmp_ln1031 = icmp_ult  i257 %m_V_loc_load, i257 %zext_ln22"   --->   Operation 13 'icmp' 'icmp_ln1031' <Predicate = true> <Delay = 4.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i257 %m_V_loc_load"   --->   Operation 14 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [2/2] (3.44ns)   --->   "%sub_ln33 = sub i256 %trunc_ln186, i256 %N_read" [rsa.cpp:33]   --->   Operation 15 'sub' 'sub_ln33' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.99>
ST_4 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%xor_ln1031 = xor i1 %icmp_ln1031, i1 1"   --->   Operation 16 'xor' 'xor_ln1031' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 17 [1/2] (3.44ns)   --->   "%sub_ln33 = sub i256 %trunc_ln186, i256 %N_read" [rsa.cpp:33]   --->   Operation 17 'sub' 'sub_ln33' <Predicate = true> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 18 [1/1] (1.55ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %xor_ln1031, i256 %sub_ln33, i256 %trunc_ln186" [rsa.cpp:33]   --->   Operation 18 'select' 'select_ln33' <Predicate = true> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln38 = ret i256 %select_ln33" [rsa.cpp:38]   --->   Operation 19 'ret' 'ret_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	wire read operation ('b_read') on port 'b' [4]  (0 ns)
	'call' operation ('call_ln0') to 'Montgomery_Pipeline_Montgomery' [9]  (1.59 ns)

 <State 2>: 1.66ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'Montgomery_Pipeline_Montgomery' [9]  (1.66 ns)

 <State 3>: 4.72ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1031') [11]  (4.72 ns)

 <State 4>: 5ns
The critical path consists of the following:
	'sub' operation ('sub_ln33', rsa.cpp:33) [14]  (3.44 ns)
	'select' operation ('select_ln33', rsa.cpp:33) [15]  (1.55 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
