// Seed: 764585301
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    input  wor   id_2,
    output tri0  id_3
);
  wire id_5;
  reg id_6, id_7, id_8, id_9;
  wire id_10;
  localparam id_11 = 1;
  logic id_12 = id_9;
  assign id_5 = id_11;
  localparam id_13 = id_11;
  wire id_14, id_15, id_16;
  always @(1) id_9 = id_8;
  initial begin : LABEL_0
    if (id_11) id_12 = id_14;
  end
  wire id_17;
  ;
  always @(posedge -1'b0, posedge id_11);
  wire [1 : 1] id_18;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input uwire id_4,
    output tri0 id_5,
    output supply0 id_6,
    inout supply1 id_7,
    input tri id_8,
    output wire id_9,
    output wire id_10,
    input tri1 id_11,
    input supply1 id_12,
    output tri1 id_13,
    output supply1 id_14,
    input tri0 id_15
);
  assign id_9 = id_11;
  wire  id_17;
  logic id_18 = 1 == -1;
  xnor primCall (
      id_10,
      id_21,
      id_12,
      id_3,
      id_22,
      id_8,
      id_15,
      id_11,
      id_4,
      id_23,
      id_17,
      id_20,
      id_0,
      id_18,
      id_1,
      id_2,
      id_7,
      id_19
  );
  assign id_14 = -1'b0;
  always @(id_4);
  wire [1 'd0 : -1 'h0] id_19;
  wire id_20;
  wire id_21;
  tri0 id_22 = {1{1}};
  wire id_23;
  always @(posedge id_15) id_18 = 1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_2,
      id_10
  );
  assign id_22 = id_3;
  assign id_13 = -1;
  wire id_24;
endmodule
