==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.2
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find source file quicksort.h; skipping it.
INFO: [HLS 200-10] Analyzing design file 'RTL_Quicksort.prj/quicksort.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 365.625 ; gain = 12.586 ; free physical = 7516 ; free virtual = 27742
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 365.625 ; gain = 12.586 ; free physical = 7516 ; free virtual = 27742
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 365.625 ; gain = 12.586 ; free physical = 7514 ; free virtual = 27740
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'swap' into 'partition' (RTL_Quicksort.prj/quicksort.c:28) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 365.625 ; gain = 12.586 ; free physical = 7514 ; free virtual = 27740
INFO: [XFORM 203-102] Partitioning array 'stack' (RTL_Quicksort.prj/quicksort.c:41) in dimension 2 automatically.
INFO: [XFORM 203-602] Inlining function 'swap' into 'partition' (RTL_Quicksort.prj/quicksort.c:28) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 493.621 ; gain = 140.582 ; free physical = 7494 ; free virtual = 27720
WARNING: [XFORM 203-562] Loop 'Loop-1.1' (RTL_Quicksort.prj/quicksort.c:20) in function 'partition' has unknown bound because it has multiple exiting blocks.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 493.621 ; gain = 140.582 ; free physical = 7494 ; free virtual = 27720
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'quicksort' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'partition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 69.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 69.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'quicksort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 69.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 69.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'partition' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'partition'.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 70.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quicksort' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'quicksort/i' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'quicksort/f' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'quicksort/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'quicksort' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'quicksort'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 70.995 MB.
INFO: [RTMG 210-278] Implementing memory 'quicksort_stack_0_ram' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 493.621 ; gain = 140.582 ; free physical = 7486 ; free virtual = 27714
INFO: [SYSC 207-301] Generating SystemC RTL for quicksort.
INFO: [VHDL 208-304] Generating VHDL RTL for quicksort.
INFO: [VLOG 209-307] Generating Verilog RTL for quicksort.
INFO: [HLS 200-112] Total elapsed time: 2.09 seconds; peak allocated memory: 70.995 MB.
