
DigitalAlramProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007024  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000244  080071b4  080071b4  000081b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073f8  080073f8  00009168  2**0
                  CONTENTS
  4 .ARM          00000008  080073f8  080073f8  000083f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007400  08007400  00009168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007400  08007400  00008400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007404  08007404  00008404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000168  20000000  08007408  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00009168  2**0
                  CONTENTS
 10 .bss          000002d0  20000168  20000168  00009168  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000438  20000438  00009168  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00009168  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f77b  00000000  00000000  00009198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a40  00000000  00000000  00018913  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ee8  00000000  00000000  0001b358  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b91  00000000  00000000  0001c240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022a56  00000000  00000000  0001cdd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013a62  00000000  00000000  0003f827  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc58c  00000000  00000000  00053289  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011f815  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004148  00000000  00000000  0011f858  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  001239a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000168 	.word	0x20000168
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800719c 	.word	0x0800719c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000016c 	.word	0x2000016c
 80001cc:	0800719c 	.word	0x0800719c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <_7SEG_GPIO_Init>:
#include "7seg.h"

void _7SEG_GPIO_Init()
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b08a      	sub	sp, #40	@ 0x28
 8000564:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000566:	2300      	movs	r3, #0
 8000568:	613b      	str	r3, [r7, #16]
 800056a:	4b6b      	ldr	r3, [pc, #428]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 800056c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800056e:	4a6a      	ldr	r2, [pc, #424]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 8000570:	f043 0301 	orr.w	r3, r3, #1
 8000574:	6313      	str	r3, [r2, #48]	@ 0x30
 8000576:	4b68      	ldr	r3, [pc, #416]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 8000578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800057a:	f003 0301 	and.w	r3, r3, #1
 800057e:	613b      	str	r3, [r7, #16]
 8000580:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000582:	2300      	movs	r3, #0
 8000584:	60fb      	str	r3, [r7, #12]
 8000586:	4b64      	ldr	r3, [pc, #400]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 8000588:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800058a:	4a63      	ldr	r2, [pc, #396]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 800058c:	f043 0304 	orr.w	r3, r3, #4
 8000590:	6313      	str	r3, [r2, #48]	@ 0x30
 8000592:	4b61      	ldr	r3, [pc, #388]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 8000594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000596:	f003 0304 	and.w	r3, r3, #4
 800059a:	60fb      	str	r3, [r7, #12]
 800059c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800059e:	2300      	movs	r3, #0
 80005a0:	60bb      	str	r3, [r7, #8]
 80005a2:	4b5d      	ldr	r3, [pc, #372]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005a6:	4a5c      	ldr	r2, [pc, #368]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005a8:	f043 0308 	orr.w	r3, r3, #8
 80005ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ae:	4b5a      	ldr	r3, [pc, #360]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005b2:	f003 0308 	and.w	r3, r3, #8
 80005b6:	60bb      	str	r3, [r7, #8]
 80005b8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80005ba:	2300      	movs	r3, #0
 80005bc:	607b      	str	r3, [r7, #4]
 80005be:	4b56      	ldr	r3, [pc, #344]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005c2:	4a55      	ldr	r2, [pc, #340]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005c4:	f043 0310 	orr.w	r3, r3, #16
 80005c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80005ca:	4b53      	ldr	r3, [pc, #332]	@ (8000718 <_7SEG_GPIO_Init+0x1b8>)
 80005cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ce:	f003 0310 	and.w	r3, r3, #16
 80005d2:	607b      	str	r3, [r7, #4]
 80005d4:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 80005d6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80005da:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005dc:	2301      	movs	r3, #1
 80005de:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e0:	2300      	movs	r3, #0
 80005e2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005e4:	2300      	movs	r3, #0
 80005e6:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 80005e8:	f107 0314 	add.w	r3, r7, #20
 80005ec:	4619      	mov	r1, r3
 80005ee:	484b      	ldr	r0, [pc, #300]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 80005f0:	f003 fa88 	bl	8003b04 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 80005f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005f8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 80005fa:	f107 0314 	add.w	r3, r7, #20
 80005fe:	4619      	mov	r1, r3
 8000600:	4847      	ldr	r0, [pc, #284]	@ (8000720 <_7SEG_GPIO_Init+0x1c0>)
 8000602:	f003 fa7f 	bl	8003b04 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 8000606:	2340      	movs	r3, #64	@ 0x40
 8000608:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 800060a:	f107 0314 	add.w	r3, r7, #20
 800060e:	4619      	mov	r1, r3
 8000610:	4842      	ldr	r0, [pc, #264]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 8000612:	f003 fa77 	bl	8003b04 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 8000616:	2320      	movs	r3, #32
 8000618:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 800061a:	f107 0314 	add.w	r3, r7, #20
 800061e:	4619      	mov	r1, r3
 8000620:	483e      	ldr	r0, [pc, #248]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 8000622:	f003 fa6f 	bl	8003b04 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 8000626:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800062a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 800062c:	f107 0314 	add.w	r3, r7, #20
 8000630:	4619      	mov	r1, r3
 8000632:	483c      	ldr	r0, [pc, #240]	@ (8000724 <_7SEG_GPIO_Init+0x1c4>)
 8000634:	f003 fa66 	bl	8003b04 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 8000638:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800063c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 800063e:	f107 0314 	add.w	r3, r7, #20
 8000642:	4619      	mov	r1, r3
 8000644:	4837      	ldr	r0, [pc, #220]	@ (8000724 <_7SEG_GPIO_Init+0x1c4>)
 8000646:	f003 fa5d 	bl	8003b04 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 800064a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800064e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 8000650:	f107 0314 	add.w	r3, r7, #20
 8000654:	4619      	mov	r1, r3
 8000656:	4831      	ldr	r0, [pc, #196]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 8000658:	f003 fa54 	bl	8003b04 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 800065c:	2380      	movs	r3, #128	@ 0x80
 800065e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 8000660:	f107 0314 	add.w	r3, r7, #20
 8000664:	4619      	mov	r1, r3
 8000666:	482d      	ldr	r0, [pc, #180]	@ (800071c <_7SEG_GPIO_Init+0x1bc>)
 8000668:	f003 fa4c 	bl	8003b04 <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 800066c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000670:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 8000672:	f107 0314 	add.w	r3, r7, #20
 8000676:	4619      	mov	r1, r3
 8000678:	482b      	ldr	r0, [pc, #172]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 800067a:	f003 fa43 	bl	8003b04 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 800067e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000682:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8000684:	f107 0314 	add.w	r3, r7, #20
 8000688:	4619      	mov	r1, r3
 800068a:	4827      	ldr	r0, [pc, #156]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 800068c:	f003 fa3a 	bl	8003b04 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 8000690:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000694:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 8000696:	f107 0314 	add.w	r3, r7, #20
 800069a:	4619      	mov	r1, r3
 800069c:	4822      	ldr	r0, [pc, #136]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 800069e:	f003 fa31 	bl	8003b04 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 80006a2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80006a6:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 80006a8:	f107 0314 	add.w	r3, r7, #20
 80006ac:	4619      	mov	r1, r3
 80006ae:	481e      	ldr	r0, [pc, #120]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006b0:	f003 fa28 	bl	8003b04 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 80006b4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80006b8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 80006ba:	f107 0314 	add.w	r3, r7, #20
 80006be:	4619      	mov	r1, r3
 80006c0:	4819      	ldr	r0, [pc, #100]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006c2:	f003 fa1f 	bl	8003b04 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 80006c6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80006ca:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 80006cc:	f107 0314 	add.w	r3, r7, #20
 80006d0:	4619      	mov	r1, r3
 80006d2:	4815      	ldr	r0, [pc, #84]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006d4:	f003 fa16 	bl	8003b04 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 80006d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006dc:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 80006de:	f107 0314 	add.w	r3, r7, #20
 80006e2:	4619      	mov	r1, r3
 80006e4:	4810      	ldr	r0, [pc, #64]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006e6:	f003 fa0d 	bl	8003b04 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 80006ea:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80006ee:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 80006f0:	f107 0314 	add.w	r3, r7, #20
 80006f4:	4619      	mov	r1, r3
 80006f6:	480c      	ldr	r0, [pc, #48]	@ (8000728 <_7SEG_GPIO_Init+0x1c8>)
 80006f8:	f003 fa04 	bl	8003b04 <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 80006fc:	2201      	movs	r2, #1
 80006fe:	2100      	movs	r1, #0
 8000700:	2000      	movs	r0, #0
 8000702:	f000 f813 	bl	800072c <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 8000706:	2201      	movs	r2, #1
 8000708:	2100      	movs	r1, #0
 800070a:	2001      	movs	r0, #1
 800070c:	f000 f80e 	bl	800072c <_7SEG_SetNumber>
}
 8000710:	bf00      	nop
 8000712:	3728      	adds	r7, #40	@ 0x28
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	40023800 	.word	0x40023800
 800071c:	40020c00 	.word	0x40020c00
 8000720:	40020000 	.word	0x40020000
 8000724:	40020800 	.word	0x40020800
 8000728:	40021000 	.word	0x40021000

0800072c <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	60f8      	str	r0, [r7, #12]
 8000734:	60b9      	str	r1, [r7, #8]
 8000736:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	2b00      	cmp	r3, #0
 800073c:	f040 81dc 	bne.w	8000af8 <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 8000740:	68b9      	ldr	r1, [r7, #8]
 8000742:	4bcb      	ldr	r3, [pc, #812]	@ (8000a70 <_7SEG_SetNumber+0x344>)
 8000744:	fb83 2301 	smull	r2, r3, r3, r1
 8000748:	109a      	asrs	r2, r3, #2
 800074a:	17cb      	asrs	r3, r1, #31
 800074c:	1ad2      	subs	r2, r2, r3
 800074e:	4613      	mov	r3, r2
 8000750:	009b      	lsls	r3, r3, #2
 8000752:	4413      	add	r3, r2
 8000754:	005b      	lsls	r3, r3, #1
 8000756:	1aca      	subs	r2, r1, r3
 8000758:	2a09      	cmp	r2, #9
 800075a:	f200 81ba 	bhi.w	8000ad2 <_7SEG_SetNumber+0x3a6>
 800075e:	a301      	add	r3, pc, #4	@ (adr r3, 8000764 <_7SEG_SetNumber+0x38>)
 8000760:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000764:	0800078d 	.word	0x0800078d
 8000768:	080007df 	.word	0x080007df
 800076c:	08000831 	.word	0x08000831
 8000770:	08000883 	.word	0x08000883
 8000774:	080008d5 	.word	0x080008d5
 8000778:	08000927 	.word	0x08000927
 800077c:	08000979 	.word	0x08000979
 8000780:	080009cb 	.word	0x080009cb
 8000784:	08000a1d 	.word	0x08000a1d
 8000788:	08000a81 	.word	0x08000a81
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 800078c:	2200      	movs	r2, #0
 800078e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000792:	48b8      	ldr	r0, [pc, #736]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000794:	f003 fb6a 	bl	8003e6c <HAL_GPIO_WritePin>
 8000798:	2200      	movs	r2, #0
 800079a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800079e:	48b6      	ldr	r0, [pc, #728]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80007a0:	f003 fb64 	bl	8003e6c <HAL_GPIO_WritePin>
 80007a4:	2200      	movs	r2, #0
 80007a6:	2140      	movs	r1, #64	@ 0x40
 80007a8:	48b2      	ldr	r0, [pc, #712]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007aa:	f003 fb5f 	bl	8003e6c <HAL_GPIO_WritePin>
 80007ae:	2200      	movs	r2, #0
 80007b0:	2120      	movs	r1, #32
 80007b2:	48b0      	ldr	r0, [pc, #704]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007b4:	f003 fb5a 	bl	8003e6c <HAL_GPIO_WritePin>
 80007b8:	2200      	movs	r2, #0
 80007ba:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80007be:	48af      	ldr	r0, [pc, #700]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80007c0:	f003 fb54 	bl	8003e6c <HAL_GPIO_WritePin>
 80007c4:	2200      	movs	r2, #0
 80007c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007ca:	48ac      	ldr	r0, [pc, #688]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80007cc:	f003 fb4e 	bl	8003e6c <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 80007d0:	2201      	movs	r2, #1
 80007d2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80007d6:	48a7      	ldr	r0, [pc, #668]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007d8:	f003 fb48 	bl	8003e6c <HAL_GPIO_WritePin>
				break;
 80007dc:	e179      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 80007de:	2200      	movs	r2, #0
 80007e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007e4:	48a4      	ldr	r0, [pc, #656]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80007e6:	f003 fb41 	bl	8003e6c <HAL_GPIO_WritePin>
 80007ea:	2200      	movs	r2, #0
 80007ec:	2140      	movs	r1, #64	@ 0x40
 80007ee:	48a1      	ldr	r0, [pc, #644]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007f0:	f003 fb3c 	bl	8003e6c <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 80007f4:	2201      	movs	r2, #1
 80007f6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80007fa:	489e      	ldr	r0, [pc, #632]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80007fc:	f003 fb36 	bl	8003e6c <HAL_GPIO_WritePin>
 8000800:	2201      	movs	r2, #1
 8000802:	2120      	movs	r1, #32
 8000804:	489b      	ldr	r0, [pc, #620]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000806:	f003 fb31 	bl	8003e6c <HAL_GPIO_WritePin>
 800080a:	2201      	movs	r2, #1
 800080c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000810:	489a      	ldr	r0, [pc, #616]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000812:	f003 fb2b 	bl	8003e6c <HAL_GPIO_WritePin>
 8000816:	2201      	movs	r2, #1
 8000818:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800081c:	4897      	ldr	r0, [pc, #604]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 800081e:	f003 fb25 	bl	8003e6c <HAL_GPIO_WritePin>
 8000822:	2201      	movs	r2, #1
 8000824:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000828:	4892      	ldr	r0, [pc, #584]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800082a:	f003 fb1f 	bl	8003e6c <HAL_GPIO_WritePin>
				break;
 800082e:	e150      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 8000830:	2200      	movs	r2, #0
 8000832:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000836:	488f      	ldr	r0, [pc, #572]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000838:	f003 fb18 	bl	8003e6c <HAL_GPIO_WritePin>
 800083c:	2200      	movs	r2, #0
 800083e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000842:	488d      	ldr	r0, [pc, #564]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 8000844:	f003 fb12 	bl	8003e6c <HAL_GPIO_WritePin>
 8000848:	2200      	movs	r2, #0
 800084a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800084e:	4889      	ldr	r0, [pc, #548]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000850:	f003 fb0c 	bl	8003e6c <HAL_GPIO_WritePin>
 8000854:	2200      	movs	r2, #0
 8000856:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800085a:	4888      	ldr	r0, [pc, #544]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 800085c:	f003 fb06 	bl	8003e6c <HAL_GPIO_WritePin>
 8000860:	2200      	movs	r2, #0
 8000862:	2120      	movs	r1, #32
 8000864:	4883      	ldr	r0, [pc, #524]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000866:	f003 fb01 	bl	8003e6c <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 800086a:	2201      	movs	r2, #1
 800086c:	2140      	movs	r1, #64	@ 0x40
 800086e:	4881      	ldr	r0, [pc, #516]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000870:	f003 fafc 	bl	8003e6c <HAL_GPIO_WritePin>
 8000874:	2201      	movs	r2, #1
 8000876:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800087a:	4880      	ldr	r0, [pc, #512]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 800087c:	f003 faf6 	bl	8003e6c <HAL_GPIO_WritePin>
				break;
 8000880:	e127      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 8000882:	2200      	movs	r2, #0
 8000884:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000888:	487a      	ldr	r0, [pc, #488]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800088a:	f003 faef 	bl	8003e6c <HAL_GPIO_WritePin>
 800088e:	2200      	movs	r2, #0
 8000890:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000894:	4878      	ldr	r0, [pc, #480]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 8000896:	f003 fae9 	bl	8003e6c <HAL_GPIO_WritePin>
 800089a:	2200      	movs	r2, #0
 800089c:	2140      	movs	r1, #64	@ 0x40
 800089e:	4875      	ldr	r0, [pc, #468]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008a0:	f003 fae4 	bl	8003e6c <HAL_GPIO_WritePin>
 80008a4:	2200      	movs	r2, #0
 80008a6:	2120      	movs	r1, #32
 80008a8:	4872      	ldr	r0, [pc, #456]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008aa:	f003 fadf 	bl	8003e6c <HAL_GPIO_WritePin>
 80008ae:	2200      	movs	r2, #0
 80008b0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008b4:	486f      	ldr	r0, [pc, #444]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008b6:	f003 fad9 	bl	8003e6c <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 80008ba:	2201      	movs	r2, #1
 80008bc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80008c0:	486e      	ldr	r0, [pc, #440]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80008c2:	f003 fad3 	bl	8003e6c <HAL_GPIO_WritePin>
 80008c6:	2201      	movs	r2, #1
 80008c8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008cc:	486b      	ldr	r0, [pc, #428]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80008ce:	f003 facd 	bl	8003e6c <HAL_GPIO_WritePin>
				break;
 80008d2:	e0fe      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 80008d4:	2200      	movs	r2, #0
 80008d6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008da:	4868      	ldr	r0, [pc, #416]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80008dc:	f003 fac6 	bl	8003e6c <HAL_GPIO_WritePin>
 80008e0:	2200      	movs	r2, #0
 80008e2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80008e6:	4863      	ldr	r0, [pc, #396]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008e8:	f003 fac0 	bl	8003e6c <HAL_GPIO_WritePin>
 80008ec:	2200      	movs	r2, #0
 80008ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80008f2:	4861      	ldr	r0, [pc, #388]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80008f4:	f003 faba 	bl	8003e6c <HAL_GPIO_WritePin>
 80008f8:	2200      	movs	r2, #0
 80008fa:	2140      	movs	r1, #64	@ 0x40
 80008fc:	485d      	ldr	r0, [pc, #372]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80008fe:	f003 fab5 	bl	8003e6c <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 8000902:	2201      	movs	r2, #1
 8000904:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000908:	485a      	ldr	r0, [pc, #360]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800090a:	f003 faaf 	bl	8003e6c <HAL_GPIO_WritePin>
 800090e:	2201      	movs	r2, #1
 8000910:	2120      	movs	r1, #32
 8000912:	4858      	ldr	r0, [pc, #352]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000914:	f003 faaa 	bl	8003e6c <HAL_GPIO_WritePin>
 8000918:	2201      	movs	r2, #1
 800091a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800091e:	4857      	ldr	r0, [pc, #348]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000920:	f003 faa4 	bl	8003e6c <HAL_GPIO_WritePin>
				break;
 8000924:	e0d5      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 8000926:	2200      	movs	r2, #0
 8000928:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800092c:	4851      	ldr	r0, [pc, #324]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800092e:	f003 fa9d 	bl	8003e6c <HAL_GPIO_WritePin>
 8000932:	2200      	movs	r2, #0
 8000934:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000938:	4850      	ldr	r0, [pc, #320]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 800093a:	f003 fa97 	bl	8003e6c <HAL_GPIO_WritePin>
 800093e:	2200      	movs	r2, #0
 8000940:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000944:	484b      	ldr	r0, [pc, #300]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000946:	f003 fa91 	bl	8003e6c <HAL_GPIO_WritePin>
 800094a:	2200      	movs	r2, #0
 800094c:	2140      	movs	r1, #64	@ 0x40
 800094e:	4849      	ldr	r0, [pc, #292]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000950:	f003 fa8c 	bl	8003e6c <HAL_GPIO_WritePin>
 8000954:	2200      	movs	r2, #0
 8000956:	2120      	movs	r1, #32
 8000958:	4846      	ldr	r0, [pc, #280]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800095a:	f003 fa87 	bl	8003e6c <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 800095e:	2201      	movs	r2, #1
 8000960:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000964:	4844      	ldr	r0, [pc, #272]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 8000966:	f003 fa81 	bl	8003e6c <HAL_GPIO_WritePin>
 800096a:	2201      	movs	r2, #1
 800096c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000970:	4842      	ldr	r0, [pc, #264]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000972:	f003 fa7b 	bl	8003e6c <HAL_GPIO_WritePin>
				break;
 8000976:	e0ac      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000978:	2200      	movs	r2, #0
 800097a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800097e:	483d      	ldr	r0, [pc, #244]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000980:	f003 fa74 	bl	8003e6c <HAL_GPIO_WritePin>
 8000984:	2200      	movs	r2, #0
 8000986:	2140      	movs	r1, #64	@ 0x40
 8000988:	483a      	ldr	r0, [pc, #232]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 800098a:	f003 fa6f 	bl	8003e6c <HAL_GPIO_WritePin>
 800098e:	2200      	movs	r2, #0
 8000990:	2120      	movs	r1, #32
 8000992:	4838      	ldr	r0, [pc, #224]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000994:	f003 fa6a 	bl	8003e6c <HAL_GPIO_WritePin>
 8000998:	2200      	movs	r2, #0
 800099a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800099e:	4837      	ldr	r0, [pc, #220]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80009a0:	f003 fa64 	bl	8003e6c <HAL_GPIO_WritePin>
 80009a4:	2200      	movs	r2, #0
 80009a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009aa:	4834      	ldr	r0, [pc, #208]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80009ac:	f003 fa5e 	bl	8003e6c <HAL_GPIO_WritePin>
 80009b0:	2200      	movs	r2, #0
 80009b2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009b6:	482f      	ldr	r0, [pc, #188]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80009b8:	f003 fa58 	bl	8003e6c <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 80009bc:	2201      	movs	r2, #1
 80009be:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009c2:	482d      	ldr	r0, [pc, #180]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80009c4:	f003 fa52 	bl	8003e6c <HAL_GPIO_WritePin>
				break;
 80009c8:	e083      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 80009ca:	2200      	movs	r2, #0
 80009cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009d0:	482a      	ldr	r0, [pc, #168]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 80009d2:	f003 fa4b 	bl	8003e6c <HAL_GPIO_WritePin>
 80009d6:	2200      	movs	r2, #0
 80009d8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009dc:	4825      	ldr	r0, [pc, #148]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80009de:	f003 fa45 	bl	8003e6c <HAL_GPIO_WritePin>
 80009e2:	2200      	movs	r2, #0
 80009e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009e8:	4823      	ldr	r0, [pc, #140]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 80009ea:	f003 fa3f 	bl	8003e6c <HAL_GPIO_WritePin>
 80009ee:	2200      	movs	r2, #0
 80009f0:	2140      	movs	r1, #64	@ 0x40
 80009f2:	4820      	ldr	r0, [pc, #128]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80009f4:	f003 fa3a 	bl	8003e6c <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 80009f8:	2201      	movs	r2, #1
 80009fa:	2120      	movs	r1, #32
 80009fc:	481d      	ldr	r0, [pc, #116]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 80009fe:	f003 fa35 	bl	8003e6c <HAL_GPIO_WritePin>
 8000a02:	2201      	movs	r2, #1
 8000a04:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a08:	481c      	ldr	r0, [pc, #112]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000a0a:	f003 fa2f 	bl	8003e6c <HAL_GPIO_WritePin>
 8000a0e:	2201      	movs	r2, #1
 8000a10:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a14:	4817      	ldr	r0, [pc, #92]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a16:	f003 fa29 	bl	8003e6c <HAL_GPIO_WritePin>
				break;
 8000a1a:	e05a      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a22:	4814      	ldr	r0, [pc, #80]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a24:	f003 fa22 	bl	8003e6c <HAL_GPIO_WritePin>
 8000a28:	2200      	movs	r2, #0
 8000a2a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a2e:	4812      	ldr	r0, [pc, #72]	@ (8000a78 <_7SEG_SetNumber+0x34c>)
 8000a30:	f003 fa1c 	bl	8003e6c <HAL_GPIO_WritePin>
 8000a34:	2200      	movs	r2, #0
 8000a36:	2140      	movs	r1, #64	@ 0x40
 8000a38:	480e      	ldr	r0, [pc, #56]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a3a:	f003 fa17 	bl	8003e6c <HAL_GPIO_WritePin>
 8000a3e:	2200      	movs	r2, #0
 8000a40:	2120      	movs	r1, #32
 8000a42:	480c      	ldr	r0, [pc, #48]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a44:	f003 fa12 	bl	8003e6c <HAL_GPIO_WritePin>
 8000a48:	2200      	movs	r2, #0
 8000a4a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a4e:	480b      	ldr	r0, [pc, #44]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000a50:	f003 fa0c 	bl	8003e6c <HAL_GPIO_WritePin>
 8000a54:	2200      	movs	r2, #0
 8000a56:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a5a:	4808      	ldr	r0, [pc, #32]	@ (8000a7c <_7SEG_SetNumber+0x350>)
 8000a5c:	f003 fa06 	bl	8003e6c <HAL_GPIO_WritePin>
 8000a60:	2200      	movs	r2, #0
 8000a62:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a66:	4803      	ldr	r0, [pc, #12]	@ (8000a74 <_7SEG_SetNumber+0x348>)
 8000a68:	f003 fa00 	bl	8003e6c <HAL_GPIO_WritePin>
				break;
 8000a6c:	e031      	b.n	8000ad2 <_7SEG_SetNumber+0x3a6>
 8000a6e:	bf00      	nop
 8000a70:	66666667 	.word	0x66666667
 8000a74:	40020c00 	.word	0x40020c00
 8000a78:	40020000 	.word	0x40020000
 8000a7c:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8000a80:	2200      	movs	r2, #0
 8000a82:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a86:	48c8      	ldr	r0, [pc, #800]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000a88:	f003 f9f0 	bl	8003e6c <HAL_GPIO_WritePin>
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a92:	48c6      	ldr	r0, [pc, #792]	@ (8000dac <_7SEG_SetNumber+0x680>)
 8000a94:	f003 f9ea 	bl	8003e6c <HAL_GPIO_WritePin>
 8000a98:	2200      	movs	r2, #0
 8000a9a:	2140      	movs	r1, #64	@ 0x40
 8000a9c:	48c2      	ldr	r0, [pc, #776]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000a9e:	f003 f9e5 	bl	8003e6c <HAL_GPIO_WritePin>
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	2120      	movs	r1, #32
 8000aa6:	48c0      	ldr	r0, [pc, #768]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000aa8:	f003 f9e0 	bl	8003e6c <HAL_GPIO_WritePin>
 8000aac:	2200      	movs	r2, #0
 8000aae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ab2:	48bf      	ldr	r0, [pc, #764]	@ (8000db0 <_7SEG_SetNumber+0x684>)
 8000ab4:	f003 f9da 	bl	8003e6c <HAL_GPIO_WritePin>
 8000ab8:	2200      	movs	r2, #0
 8000aba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000abe:	48ba      	ldr	r0, [pc, #744]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000ac0:	f003 f9d4 	bl	8003e6c <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 8000ac4:	2201      	movs	r2, #1
 8000ac6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000aca:	48b9      	ldr	r0, [pc, #740]	@ (8000db0 <_7SEG_SetNumber+0x684>)
 8000acc:	f003 f9ce 	bl	8003e6c <HAL_GPIO_WritePin>
				break;
 8000ad0:	bf00      	nop
		}

		if(dp == ON)
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2b01      	cmp	r3, #1
 8000ad6:	d105      	bne.n	8000ae4 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 8000ad8:	2200      	movs	r2, #0
 8000ada:	2180      	movs	r1, #128	@ 0x80
 8000adc:	48b2      	ldr	r0, [pc, #712]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000ade:	f003 f9c5 	bl	8003e6c <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 8000ae2:	e1ff      	b.n	8000ee4 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	f040 81fc 	bne.w	8000ee4 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 8000aec:	2201      	movs	r2, #1
 8000aee:	2180      	movs	r1, #128	@ 0x80
 8000af0:	48ad      	ldr	r0, [pc, #692]	@ (8000da8 <_7SEG_SetNumber+0x67c>)
 8000af2:	f003 f9bb 	bl	8003e6c <HAL_GPIO_WritePin>
}
 8000af6:	e1f5      	b.n	8000ee4 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 8000af8:	68fb      	ldr	r3, [r7, #12]
 8000afa:	2b01      	cmp	r3, #1
 8000afc:	f040 81f2 	bne.w	8000ee4 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 8000b00:	68b9      	ldr	r1, [r7, #8]
 8000b02:	4bac      	ldr	r3, [pc, #688]	@ (8000db4 <_7SEG_SetNumber+0x688>)
 8000b04:	fb83 2301 	smull	r2, r3, r3, r1
 8000b08:	109a      	asrs	r2, r3, #2
 8000b0a:	17cb      	asrs	r3, r1, #31
 8000b0c:	1ad2      	subs	r2, r2, r3
 8000b0e:	4613      	mov	r3, r2
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	4413      	add	r3, r2
 8000b14:	005b      	lsls	r3, r3, #1
 8000b16:	1aca      	subs	r2, r1, r3
 8000b18:	2a09      	cmp	r2, #9
 8000b1a:	f200 81d0 	bhi.w	8000ebe <_7SEG_SetNumber+0x792>
 8000b1e:	a301      	add	r3, pc, #4	@ (adr r3, 8000b24 <_7SEG_SetNumber+0x3f8>)
 8000b20:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000b24:	08000b4d 	.word	0x08000b4d
 8000b28:	08000ba3 	.word	0x08000ba3
 8000b2c:	08000bf9 	.word	0x08000bf9
 8000b30:	08000c4f 	.word	0x08000c4f
 8000b34:	08000ca5 	.word	0x08000ca5
 8000b38:	08000cfb 	.word	0x08000cfb
 8000b3c:	08000d51 	.word	0x08000d51
 8000b40:	08000dbd 	.word	0x08000dbd
 8000b44:	08000e13 	.word	0x08000e13
 8000b48:	08000e69 	.word	0x08000e69
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b52:	4899      	ldr	r0, [pc, #612]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b54:	f003 f98a 	bl	8003e6c <HAL_GPIO_WritePin>
 8000b58:	2200      	movs	r2, #0
 8000b5a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b5e:	4896      	ldr	r0, [pc, #600]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b60:	f003 f984 	bl	8003e6c <HAL_GPIO_WritePin>
 8000b64:	2200      	movs	r2, #0
 8000b66:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000b6a:	4893      	ldr	r0, [pc, #588]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b6c:	f003 f97e 	bl	8003e6c <HAL_GPIO_WritePin>
 8000b70:	2200      	movs	r2, #0
 8000b72:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000b76:	4890      	ldr	r0, [pc, #576]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b78:	f003 f978 	bl	8003e6c <HAL_GPIO_WritePin>
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b82:	488d      	ldr	r0, [pc, #564]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b84:	f003 f972 	bl	8003e6c <HAL_GPIO_WritePin>
 8000b88:	2200      	movs	r2, #0
 8000b8a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b8e:	488a      	ldr	r0, [pc, #552]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b90:	f003 f96c 	bl	8003e6c <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 8000b94:	2201      	movs	r2, #1
 8000b96:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b9a:	4887      	ldr	r0, [pc, #540]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000b9c:	f003 f966 	bl	8003e6c <HAL_GPIO_WritePin>
				break;
 8000ba0:	e18d      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ba8:	4883      	ldr	r0, [pc, #524]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000baa:	f003 f95f 	bl	8003e6c <HAL_GPIO_WritePin>
 8000bae:	2200      	movs	r2, #0
 8000bb0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000bb4:	4880      	ldr	r0, [pc, #512]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bb6:	f003 f959 	bl	8003e6c <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 8000bba:	2201      	movs	r2, #1
 8000bbc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bc0:	487d      	ldr	r0, [pc, #500]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bc2:	f003 f953 	bl	8003e6c <HAL_GPIO_WritePin>
 8000bc6:	2201      	movs	r2, #1
 8000bc8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000bcc:	487a      	ldr	r0, [pc, #488]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bce:	f003 f94d 	bl	8003e6c <HAL_GPIO_WritePin>
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000bd8:	4877      	ldr	r0, [pc, #476]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bda:	f003 f947 	bl	8003e6c <HAL_GPIO_WritePin>
 8000bde:	2201      	movs	r2, #1
 8000be0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000be4:	4874      	ldr	r0, [pc, #464]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000be6:	f003 f941 	bl	8003e6c <HAL_GPIO_WritePin>
 8000bea:	2201      	movs	r2, #1
 8000bec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000bf0:	4871      	ldr	r0, [pc, #452]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000bf2:	f003 f93b 	bl	8003e6c <HAL_GPIO_WritePin>
				break;
 8000bf6:	e162      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000bfe:	486e      	ldr	r0, [pc, #440]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c00:	f003 f934 	bl	8003e6c <HAL_GPIO_WritePin>
 8000c04:	2200      	movs	r2, #0
 8000c06:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c0a:	486b      	ldr	r0, [pc, #428]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c0c:	f003 f92e 	bl	8003e6c <HAL_GPIO_WritePin>
 8000c10:	2200      	movs	r2, #0
 8000c12:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c16:	4868      	ldr	r0, [pc, #416]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c18:	f003 f928 	bl	8003e6c <HAL_GPIO_WritePin>
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c22:	4865      	ldr	r0, [pc, #404]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c24:	f003 f922 	bl	8003e6c <HAL_GPIO_WritePin>
 8000c28:	2200      	movs	r2, #0
 8000c2a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c2e:	4862      	ldr	r0, [pc, #392]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c30:	f003 f91c 	bl	8003e6c <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8000c34:	2201      	movs	r2, #1
 8000c36:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c3a:	485f      	ldr	r0, [pc, #380]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c3c:	f003 f916 	bl	8003e6c <HAL_GPIO_WritePin>
 8000c40:	2201      	movs	r2, #1
 8000c42:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c46:	485c      	ldr	r0, [pc, #368]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c48:	f003 f910 	bl	8003e6c <HAL_GPIO_WritePin>
				break;
 8000c4c:	e137      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 8000c4e:	2200      	movs	r2, #0
 8000c50:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c54:	4858      	ldr	r0, [pc, #352]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c56:	f003 f909 	bl	8003e6c <HAL_GPIO_WritePin>
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000c60:	4855      	ldr	r0, [pc, #340]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c62:	f003 f903 	bl	8003e6c <HAL_GPIO_WritePin>
 8000c66:	2200      	movs	r2, #0
 8000c68:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c6c:	4852      	ldr	r0, [pc, #328]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c6e:	f003 f8fd 	bl	8003e6c <HAL_GPIO_WritePin>
 8000c72:	2200      	movs	r2, #0
 8000c74:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c78:	484f      	ldr	r0, [pc, #316]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c7a:	f003 f8f7 	bl	8003e6c <HAL_GPIO_WritePin>
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c84:	484c      	ldr	r0, [pc, #304]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c86:	f003 f8f1 	bl	8003e6c <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c90:	4849      	ldr	r0, [pc, #292]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c92:	f003 f8eb 	bl	8003e6c <HAL_GPIO_WritePin>
 8000c96:	2201      	movs	r2, #1
 8000c98:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c9c:	4846      	ldr	r0, [pc, #280]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000c9e:	f003 f8e5 	bl	8003e6c <HAL_GPIO_WritePin>
				break;
 8000ca2:	e10c      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000caa:	4843      	ldr	r0, [pc, #268]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cac:	f003 f8de 	bl	8003e6c <HAL_GPIO_WritePin>
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cb6:	4840      	ldr	r0, [pc, #256]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cb8:	f003 f8d8 	bl	8003e6c <HAL_GPIO_WritePin>
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000cc2:	483d      	ldr	r0, [pc, #244]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cc4:	f003 f8d2 	bl	8003e6c <HAL_GPIO_WritePin>
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cce:	483a      	ldr	r0, [pc, #232]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cd0:	f003 f8cc 	bl	8003e6c <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cda:	4837      	ldr	r0, [pc, #220]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cdc:	f003 f8c6 	bl	8003e6c <HAL_GPIO_WritePin>
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ce6:	4834      	ldr	r0, [pc, #208]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000ce8:	f003 f8c0 	bl	8003e6c <HAL_GPIO_WritePin>
 8000cec:	2201      	movs	r2, #1
 8000cee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cf2:	4831      	ldr	r0, [pc, #196]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000cf4:	f003 f8ba 	bl	8003e6c <HAL_GPIO_WritePin>
				break;
 8000cf8:	e0e1      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d00:	482d      	ldr	r0, [pc, #180]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d02:	f003 f8b3 	bl	8003e6c <HAL_GPIO_WritePin>
 8000d06:	2200      	movs	r2, #0
 8000d08:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d0c:	482a      	ldr	r0, [pc, #168]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d0e:	f003 f8ad 	bl	8003e6c <HAL_GPIO_WritePin>
 8000d12:	2200      	movs	r2, #0
 8000d14:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d18:	4827      	ldr	r0, [pc, #156]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d1a:	f003 f8a7 	bl	8003e6c <HAL_GPIO_WritePin>
 8000d1e:	2200      	movs	r2, #0
 8000d20:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d24:	4824      	ldr	r0, [pc, #144]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d26:	f003 f8a1 	bl	8003e6c <HAL_GPIO_WritePin>
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d30:	4821      	ldr	r0, [pc, #132]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d32:	f003 f89b 	bl	8003e6c <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8000d36:	2201      	movs	r2, #1
 8000d38:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d3c:	481e      	ldr	r0, [pc, #120]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d3e:	f003 f895 	bl	8003e6c <HAL_GPIO_WritePin>
 8000d42:	2201      	movs	r2, #1
 8000d44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d48:	481b      	ldr	r0, [pc, #108]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d4a:	f003 f88f 	bl	8003e6c <HAL_GPIO_WritePin>
				break;
 8000d4e:	e0b6      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000d50:	2200      	movs	r2, #0
 8000d52:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d56:	4818      	ldr	r0, [pc, #96]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d58:	f003 f888 	bl	8003e6c <HAL_GPIO_WritePin>
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000d62:	4815      	ldr	r0, [pc, #84]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d64:	f003 f882 	bl	8003e6c <HAL_GPIO_WritePin>
 8000d68:	2200      	movs	r2, #0
 8000d6a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000d6e:	4812      	ldr	r0, [pc, #72]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d70:	f003 f87c 	bl	8003e6c <HAL_GPIO_WritePin>
 8000d74:	2200      	movs	r2, #0
 8000d76:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000d7a:	480f      	ldr	r0, [pc, #60]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d7c:	f003 f876 	bl	8003e6c <HAL_GPIO_WritePin>
 8000d80:	2200      	movs	r2, #0
 8000d82:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d86:	480c      	ldr	r0, [pc, #48]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d88:	f003 f870 	bl	8003e6c <HAL_GPIO_WritePin>
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d92:	4809      	ldr	r0, [pc, #36]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000d94:	f003 f86a 	bl	8003e6c <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8000d98:	2201      	movs	r2, #1
 8000d9a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d9e:	4806      	ldr	r0, [pc, #24]	@ (8000db8 <_7SEG_SetNumber+0x68c>)
 8000da0:	f003 f864 	bl	8003e6c <HAL_GPIO_WritePin>
				break;
 8000da4:	e08b      	b.n	8000ebe <_7SEG_SetNumber+0x792>
 8000da6:	bf00      	nop
 8000da8:	40020c00 	.word	0x40020c00
 8000dac:	40020000 	.word	0x40020000
 8000db0:	40020800 	.word	0x40020800
 8000db4:	66666667 	.word	0x66666667
 8000db8:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dc2:	484a      	ldr	r0, [pc, #296]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000dc4:	f003 f852 	bl	8003e6c <HAL_GPIO_WritePin>
 8000dc8:	2200      	movs	r2, #0
 8000dca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000dce:	4847      	ldr	r0, [pc, #284]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000dd0:	f003 f84c 	bl	8003e6c <HAL_GPIO_WritePin>
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000dda:	4844      	ldr	r0, [pc, #272]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000ddc:	f003 f846 	bl	8003e6c <HAL_GPIO_WritePin>
 8000de0:	2200      	movs	r2, #0
 8000de2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000de6:	4841      	ldr	r0, [pc, #260]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000de8:	f003 f840 	bl	8003e6c <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 8000dec:	2201      	movs	r2, #1
 8000dee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000df2:	483e      	ldr	r0, [pc, #248]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000df4:	f003 f83a 	bl	8003e6c <HAL_GPIO_WritePin>
 8000df8:	2201      	movs	r2, #1
 8000dfa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000dfe:	483b      	ldr	r0, [pc, #236]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e00:	f003 f834 	bl	8003e6c <HAL_GPIO_WritePin>
 8000e04:	2201      	movs	r2, #1
 8000e06:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e0a:	4838      	ldr	r0, [pc, #224]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e0c:	f003 f82e 	bl	8003e6c <HAL_GPIO_WritePin>
				break;
 8000e10:	e055      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000e12:	2200      	movs	r2, #0
 8000e14:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e18:	4834      	ldr	r0, [pc, #208]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e1a:	f003 f827 	bl	8003e6c <HAL_GPIO_WritePin>
 8000e1e:	2200      	movs	r2, #0
 8000e20:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e24:	4831      	ldr	r0, [pc, #196]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e26:	f003 f821 	bl	8003e6c <HAL_GPIO_WritePin>
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e30:	482e      	ldr	r0, [pc, #184]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e32:	f003 f81b 	bl	8003e6c <HAL_GPIO_WritePin>
 8000e36:	2200      	movs	r2, #0
 8000e38:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e3c:	482b      	ldr	r0, [pc, #172]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e3e:	f003 f815 	bl	8003e6c <HAL_GPIO_WritePin>
 8000e42:	2200      	movs	r2, #0
 8000e44:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e48:	4828      	ldr	r0, [pc, #160]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e4a:	f003 f80f 	bl	8003e6c <HAL_GPIO_WritePin>
 8000e4e:	2200      	movs	r2, #0
 8000e50:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e54:	4825      	ldr	r0, [pc, #148]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e56:	f003 f809 	bl	8003e6c <HAL_GPIO_WritePin>
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e60:	4822      	ldr	r0, [pc, #136]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e62:	f003 f803 	bl	8003e6c <HAL_GPIO_WritePin>
				break;
 8000e66:	e02a      	b.n	8000ebe <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8000e68:	2200      	movs	r2, #0
 8000e6a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e6e:	481f      	ldr	r0, [pc, #124]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e70:	f002 fffc 	bl	8003e6c <HAL_GPIO_WritePin>
 8000e74:	2200      	movs	r2, #0
 8000e76:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e7a:	481c      	ldr	r0, [pc, #112]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e7c:	f002 fff6 	bl	8003e6c <HAL_GPIO_WritePin>
 8000e80:	2200      	movs	r2, #0
 8000e82:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000e86:	4819      	ldr	r0, [pc, #100]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e88:	f002 fff0 	bl	8003e6c <HAL_GPIO_WritePin>
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000e92:	4816      	ldr	r0, [pc, #88]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000e94:	f002 ffea 	bl	8003e6c <HAL_GPIO_WritePin>
 8000e98:	2200      	movs	r2, #0
 8000e9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000e9e:	4813      	ldr	r0, [pc, #76]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000ea0:	f002 ffe4 	bl	8003e6c <HAL_GPIO_WritePin>
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000eaa:	4810      	ldr	r0, [pc, #64]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000eac:	f002 ffde 	bl	8003e6c <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000eb6:	480d      	ldr	r0, [pc, #52]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000eb8:	f002 ffd8 	bl	8003e6c <HAL_GPIO_WritePin>
				break;
 8000ebc:	bf00      	nop
		if(dp == ON)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d106      	bne.n	8000ed2 <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000eca:	4808      	ldr	r0, [pc, #32]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000ecc:	f002 ffce 	bl	8003e6c <HAL_GPIO_WritePin>
}
 8000ed0:	e008      	b.n	8000ee4 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d105      	bne.n	8000ee4 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 8000ed8:	2201      	movs	r2, #1
 8000eda:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000ede:	4803      	ldr	r0, [pc, #12]	@ (8000eec <_7SEG_SetNumber+0x7c0>)
 8000ee0:	f002 ffc4 	bl	8003e6c <HAL_GPIO_WritePin>
}
 8000ee4:	bf00      	nop
 8000ee6:	3710      	adds	r7, #16
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	40021000 	.word	0x40021000

08000ef0 <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b086      	sub	sp, #24
 8000ef4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	603b      	str	r3, [r7, #0]
 8000efa:	4b23      	ldr	r3, [pc, #140]	@ (8000f88 <CLCD_GPIO_Init+0x98>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	4a22      	ldr	r2, [pc, #136]	@ (8000f88 <CLCD_GPIO_Init+0x98>)
 8000f00:	f043 0310 	orr.w	r3, r3, #16
 8000f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f06:	4b20      	ldr	r3, [pc, #128]	@ (8000f88 <CLCD_GPIO_Init+0x98>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0a:	f003 0310 	and.w	r3, r3, #16
 8000f0e:	603b      	str	r3, [r7, #0]
 8000f10:	683b      	ldr	r3, [r7, #0]

	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8000f12:	2301      	movs	r3, #1
 8000f14:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f16:	2301      	movs	r3, #1
 8000f18:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8000f22:	1d3b      	adds	r3, r7, #4
 8000f24:	4619      	mov	r1, r3
 8000f26:	4819      	ldr	r0, [pc, #100]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f28:	f002 fdec 	bl	8003b04 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 8000f30:	1d3b      	adds	r3, r7, #4
 8000f32:	4619      	mov	r1, r3
 8000f34:	4815      	ldr	r0, [pc, #84]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f36:	f002 fde5 	bl	8003b04 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8000f3a:	2304      	movs	r3, #4
 8000f3c:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	4619      	mov	r1, r3
 8000f42:	4812      	ldr	r0, [pc, #72]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f44:	f002 fdde 	bl	8003b04 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8000f48:	2310      	movs	r3, #16
 8000f4a:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8000f4c:	1d3b      	adds	r3, r7, #4
 8000f4e:	4619      	mov	r1, r3
 8000f50:	480e      	ldr	r0, [pc, #56]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f52:	f002 fdd7 	bl	8003b04 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8000f56:	2320      	movs	r3, #32
 8000f58:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8000f5a:	1d3b      	adds	r3, r7, #4
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	480b      	ldr	r0, [pc, #44]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f60:	f002 fdd0 	bl	8003b04 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8000f64:	2340      	movs	r3, #64	@ 0x40
 8000f66:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8000f68:	1d3b      	adds	r3, r7, #4
 8000f6a:	4619      	mov	r1, r3
 8000f6c:	4807      	ldr	r0, [pc, #28]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f6e:	f002 fdc9 	bl	8003b04 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 8000f72:	2380      	movs	r3, #128	@ 0x80
 8000f74:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8000f76:	1d3b      	adds	r3, r7, #4
 8000f78:	4619      	mov	r1, r3
 8000f7a:	4804      	ldr	r0, [pc, #16]	@ (8000f8c <CLCD_GPIO_Init+0x9c>)
 8000f7c:	f002 fdc2 	bl	8003b04 <HAL_GPIO_Init>
}
 8000f80:	bf00      	nop
 8000f82:	3718      	adds	r7, #24
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	40021000 	.word	0x40021000

08000f90 <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8000f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	da04      	bge.n	8000fac <CLCD_Write_Instruction+0x1c>
 8000fa2:	4b5f      	ldr	r3, [pc, #380]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fa4:	695b      	ldr	r3, [r3, #20]
 8000fa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000faa:	e003      	b.n	8000fb4 <CLCD_Write_Instruction+0x24>
 8000fac:	4b5c      	ldr	r3, [pc, #368]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fae:	695b      	ldr	r3, [r3, #20]
 8000fb0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000fb4:	4a5a      	ldr	r2, [pc, #360]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fb6:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8000fb8:	79fb      	ldrb	r3, [r7, #7]
 8000fba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d004      	beq.n	8000fcc <CLCD_Write_Instruction+0x3c>
 8000fc2:	4b57      	ldr	r3, [pc, #348]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fc4:	695b      	ldr	r3, [r3, #20]
 8000fc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fca:	e003      	b.n	8000fd4 <CLCD_Write_Instruction+0x44>
 8000fcc:	4b54      	ldr	r3, [pc, #336]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fce:	695b      	ldr	r3, [r3, #20]
 8000fd0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000fd4:	4a52      	ldr	r2, [pc, #328]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fd6:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	f003 0320 	and.w	r3, r3, #32
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d004      	beq.n	8000fec <CLCD_Write_Instruction+0x5c>
 8000fe2:	4b4f      	ldr	r3, [pc, #316]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fe4:	695b      	ldr	r3, [r3, #20]
 8000fe6:	f043 0320 	orr.w	r3, r3, #32
 8000fea:	e003      	b.n	8000ff4 <CLCD_Write_Instruction+0x64>
 8000fec:	4b4c      	ldr	r3, [pc, #304]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000fee:	695b      	ldr	r3, [r3, #20]
 8000ff0:	f023 0320 	bic.w	r3, r3, #32
 8000ff4:	4a4a      	ldr	r2, [pc, #296]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8000ff6:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	f003 0310 	and.w	r3, r3, #16
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d004      	beq.n	800100c <CLCD_Write_Instruction+0x7c>
 8001002:	4b47      	ldr	r3, [pc, #284]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001004:	695b      	ldr	r3, [r3, #20]
 8001006:	f043 0310 	orr.w	r3, r3, #16
 800100a:	e003      	b.n	8001014 <CLCD_Write_Instruction+0x84>
 800100c:	4b44      	ldr	r3, [pc, #272]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800100e:	695b      	ldr	r3, [r3, #20]
 8001010:	f023 0310 	bic.w	r3, r3, #16
 8001014:	4a42      	ldr	r2, [pc, #264]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001016:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8001018:	4b41      	ldr	r3, [pc, #260]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800101a:	695b      	ldr	r3, [r3, #20]
 800101c:	4a40      	ldr	r2, [pc, #256]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800101e:	f023 0301 	bic.w	r3, r3, #1
 8001022:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001024:	4b3e      	ldr	r3, [pc, #248]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001026:	695b      	ldr	r3, [r3, #20]
 8001028:	4a3d      	ldr	r2, [pc, #244]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800102a:	f023 0302 	bic.w	r3, r3, #2
 800102e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001030:	4b3b      	ldr	r3, [pc, #236]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001032:	695b      	ldr	r3, [r3, #20]
 8001034:	4a3a      	ldr	r2, [pc, #232]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001036:	f023 0304 	bic.w	r3, r3, #4
 800103a:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800103c:	4b38      	ldr	r3, [pc, #224]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800103e:	695b      	ldr	r3, [r3, #20]
 8001040:	4a37      	ldr	r2, [pc, #220]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001042:	f043 0304 	orr.w	r3, r3, #4
 8001046:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001048:	4b35      	ldr	r3, [pc, #212]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800104a:	695b      	ldr	r3, [r3, #20]
 800104c:	4a34      	ldr	r2, [pc, #208]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800104e:	f023 0304 	bic.w	r3, r3, #4
 8001052:	6153      	str	r3, [r2, #20]

	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	f003 0308 	and.w	r3, r3, #8
 800105a:	2b00      	cmp	r3, #0
 800105c:	d004      	beq.n	8001068 <CLCD_Write_Instruction+0xd8>
 800105e:	4b30      	ldr	r3, [pc, #192]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001060:	695b      	ldr	r3, [r3, #20]
 8001062:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001066:	e003      	b.n	8001070 <CLCD_Write_Instruction+0xe0>
 8001068:	4b2d      	ldr	r3, [pc, #180]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800106a:	695b      	ldr	r3, [r3, #20]
 800106c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001070:	4a2b      	ldr	r2, [pc, #172]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001072:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	f003 0304 	and.w	r3, r3, #4
 800107a:	2b00      	cmp	r3, #0
 800107c:	d004      	beq.n	8001088 <CLCD_Write_Instruction+0xf8>
 800107e:	4b28      	ldr	r3, [pc, #160]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001080:	695b      	ldr	r3, [r3, #20]
 8001082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001086:	e003      	b.n	8001090 <CLCD_Write_Instruction+0x100>
 8001088:	4b25      	ldr	r3, [pc, #148]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001090:	4a23      	ldr	r2, [pc, #140]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001092:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	f003 0302 	and.w	r3, r3, #2
 800109a:	2b00      	cmp	r3, #0
 800109c:	d004      	beq.n	80010a8 <CLCD_Write_Instruction+0x118>
 800109e:	4b20      	ldr	r3, [pc, #128]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010a0:	695b      	ldr	r3, [r3, #20]
 80010a2:	f043 0320 	orr.w	r3, r3, #32
 80010a6:	e003      	b.n	80010b0 <CLCD_Write_Instruction+0x120>
 80010a8:	4b1d      	ldr	r3, [pc, #116]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010aa:	695b      	ldr	r3, [r3, #20]
 80010ac:	f023 0320 	bic.w	r3, r3, #32
 80010b0:	4a1b      	ldr	r2, [pc, #108]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010b2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	f003 0301 	and.w	r3, r3, #1
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d004      	beq.n	80010c8 <CLCD_Write_Instruction+0x138>
 80010be:	4b18      	ldr	r3, [pc, #96]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010c0:	695b      	ldr	r3, [r3, #20]
 80010c2:	f043 0310 	orr.w	r3, r3, #16
 80010c6:	e003      	b.n	80010d0 <CLCD_Write_Instruction+0x140>
 80010c8:	4b15      	ldr	r3, [pc, #84]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010ca:	695b      	ldr	r3, [r3, #20]
 80010cc:	f023 0310 	bic.w	r3, r3, #16
 80010d0:	4a13      	ldr	r2, [pc, #76]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010d2:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 80010d4:	4b12      	ldr	r3, [pc, #72]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010d6:	695b      	ldr	r3, [r3, #20]
 80010d8:	4a11      	ldr	r2, [pc, #68]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010da:	f023 0301 	bic.w	r3, r3, #1
 80010de:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80010e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010e2:	695b      	ldr	r3, [r3, #20]
 80010e4:	4a0e      	ldr	r2, [pc, #56]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010e6:	f023 0302 	bic.w	r3, r3, #2
 80010ea:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010ee:	695b      	ldr	r3, [r3, #20]
 80010f0:	4a0b      	ldr	r2, [pc, #44]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010f2:	f023 0304 	bic.w	r3, r3, #4
 80010f6:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80010f8:	4b09      	ldr	r3, [pc, #36]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010fa:	695b      	ldr	r3, [r3, #20]
 80010fc:	4a08      	ldr	r2, [pc, #32]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 80010fe:	f043 0304 	orr.w	r3, r3, #4
 8001102:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001104:	4b06      	ldr	r3, [pc, #24]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 8001106:	695b      	ldr	r3, [r3, #20]
 8001108:	4a05      	ldr	r2, [pc, #20]	@ (8001120 <CLCD_Write_Instruction+0x190>)
 800110a:	f023 0304 	bic.w	r3, r3, #4
 800110e:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 8001110:	2001      	movs	r0, #1
 8001112:	f002 fb2f 	bl	8003774 <HAL_Delay>
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40021000 	.word	0x40021000

08001124 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 800112e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001132:	2b00      	cmp	r3, #0
 8001134:	da04      	bge.n	8001140 <CLCD_Write_Display+0x1c>
 8001136:	4b5f      	ldr	r3, [pc, #380]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001138:	695b      	ldr	r3, [r3, #20]
 800113a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800113e:	e003      	b.n	8001148 <CLCD_Write_Display+0x24>
 8001140:	4b5c      	ldr	r3, [pc, #368]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001142:	695b      	ldr	r3, [r3, #20]
 8001144:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001148:	4a5a      	ldr	r2, [pc, #360]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800114a:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 800114c:	79fb      	ldrb	r3, [r7, #7]
 800114e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001152:	2b00      	cmp	r3, #0
 8001154:	d004      	beq.n	8001160 <CLCD_Write_Display+0x3c>
 8001156:	4b57      	ldr	r3, [pc, #348]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001158:	695b      	ldr	r3, [r3, #20]
 800115a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800115e:	e003      	b.n	8001168 <CLCD_Write_Display+0x44>
 8001160:	4b54      	ldr	r3, [pc, #336]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001162:	695b      	ldr	r3, [r3, #20]
 8001164:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001168:	4a52      	ldr	r2, [pc, #328]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800116a:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 800116c:	79fb      	ldrb	r3, [r7, #7]
 800116e:	f003 0320 	and.w	r3, r3, #32
 8001172:	2b00      	cmp	r3, #0
 8001174:	d004      	beq.n	8001180 <CLCD_Write_Display+0x5c>
 8001176:	4b4f      	ldr	r3, [pc, #316]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001178:	695b      	ldr	r3, [r3, #20]
 800117a:	f043 0320 	orr.w	r3, r3, #32
 800117e:	e003      	b.n	8001188 <CLCD_Write_Display+0x64>
 8001180:	4b4c      	ldr	r3, [pc, #304]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001182:	695b      	ldr	r3, [r3, #20]
 8001184:	f023 0320 	bic.w	r3, r3, #32
 8001188:	4a4a      	ldr	r2, [pc, #296]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800118a:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 800118c:	79fb      	ldrb	r3, [r7, #7]
 800118e:	f003 0310 	and.w	r3, r3, #16
 8001192:	2b00      	cmp	r3, #0
 8001194:	d004      	beq.n	80011a0 <CLCD_Write_Display+0x7c>
 8001196:	4b47      	ldr	r3, [pc, #284]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001198:	695b      	ldr	r3, [r3, #20]
 800119a:	f043 0310 	orr.w	r3, r3, #16
 800119e:	e003      	b.n	80011a8 <CLCD_Write_Display+0x84>
 80011a0:	4b44      	ldr	r3, [pc, #272]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011a2:	695b      	ldr	r3, [r3, #20]
 80011a4:	f023 0310 	bic.w	r3, r3, #16
 80011a8:	4a42      	ldr	r2, [pc, #264]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011aa:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 80011ac:	4b41      	ldr	r3, [pc, #260]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011ae:	695b      	ldr	r3, [r3, #20]
 80011b0:	4a40      	ldr	r2, [pc, #256]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011b2:	f043 0301 	orr.w	r3, r3, #1
 80011b6:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80011b8:	4b3e      	ldr	r3, [pc, #248]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011ba:	695b      	ldr	r3, [r3, #20]
 80011bc:	4a3d      	ldr	r2, [pc, #244]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011be:	f023 0302 	bic.w	r3, r3, #2
 80011c2:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011c4:	4b3b      	ldr	r3, [pc, #236]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011c6:	695b      	ldr	r3, [r3, #20]
 80011c8:	4a3a      	ldr	r2, [pc, #232]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011ca:	f023 0304 	bic.w	r3, r3, #4
 80011ce:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80011d0:	4b38      	ldr	r3, [pc, #224]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011d2:	695b      	ldr	r3, [r3, #20]
 80011d4:	4a37      	ldr	r2, [pc, #220]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011d6:	f043 0304 	orr.w	r3, r3, #4
 80011da:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80011dc:	4b35      	ldr	r3, [pc, #212]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011de:	695b      	ldr	r3, [r3, #20]
 80011e0:	4a34      	ldr	r2, [pc, #208]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011e2:	f023 0304 	bic.w	r3, r3, #4
 80011e6:	6153      	str	r3, [r2, #20]

	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	f003 0308 	and.w	r3, r3, #8
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d004      	beq.n	80011fc <CLCD_Write_Display+0xd8>
 80011f2:	4b30      	ldr	r3, [pc, #192]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011f4:	695b      	ldr	r3, [r3, #20]
 80011f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011fa:	e003      	b.n	8001204 <CLCD_Write_Display+0xe0>
 80011fc:	4b2d      	ldr	r3, [pc, #180]	@ (80012b4 <CLCD_Write_Display+0x190>)
 80011fe:	695b      	ldr	r3, [r3, #20]
 8001200:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001204:	4a2b      	ldr	r2, [pc, #172]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001206:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	f003 0304 	and.w	r3, r3, #4
 800120e:	2b00      	cmp	r3, #0
 8001210:	d004      	beq.n	800121c <CLCD_Write_Display+0xf8>
 8001212:	4b28      	ldr	r3, [pc, #160]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800121a:	e003      	b.n	8001224 <CLCD_Write_Display+0x100>
 800121c:	4b25      	ldr	r3, [pc, #148]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800121e:	695b      	ldr	r3, [r3, #20]
 8001220:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001224:	4a23      	ldr	r2, [pc, #140]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001226:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001228:	79fb      	ldrb	r3, [r7, #7]
 800122a:	f003 0302 	and.w	r3, r3, #2
 800122e:	2b00      	cmp	r3, #0
 8001230:	d004      	beq.n	800123c <CLCD_Write_Display+0x118>
 8001232:	4b20      	ldr	r3, [pc, #128]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001234:	695b      	ldr	r3, [r3, #20]
 8001236:	f043 0320 	orr.w	r3, r3, #32
 800123a:	e003      	b.n	8001244 <CLCD_Write_Display+0x120>
 800123c:	4b1d      	ldr	r3, [pc, #116]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800123e:	695b      	ldr	r3, [r3, #20]
 8001240:	f023 0320 	bic.w	r3, r3, #32
 8001244:	4a1b      	ldr	r2, [pc, #108]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001246:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	2b00      	cmp	r3, #0
 8001250:	d004      	beq.n	800125c <CLCD_Write_Display+0x138>
 8001252:	4b18      	ldr	r3, [pc, #96]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001254:	695b      	ldr	r3, [r3, #20]
 8001256:	f043 0310 	orr.w	r3, r3, #16
 800125a:	e003      	b.n	8001264 <CLCD_Write_Display+0x140>
 800125c:	4b15      	ldr	r3, [pc, #84]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800125e:	695b      	ldr	r3, [r3, #20]
 8001260:	f023 0310 	bic.w	r3, r3, #16
 8001264:	4a13      	ldr	r2, [pc, #76]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001266:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001268:	4b12      	ldr	r3, [pc, #72]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800126a:	695b      	ldr	r3, [r3, #20]
 800126c:	4a11      	ldr	r2, [pc, #68]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800126e:	f043 0301 	orr.w	r3, r3, #1
 8001272:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001274:	4b0f      	ldr	r3, [pc, #60]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001276:	695b      	ldr	r3, [r3, #20]
 8001278:	4a0e      	ldr	r2, [pc, #56]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800127a:	f023 0302 	bic.w	r3, r3, #2
 800127e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001280:	4b0c      	ldr	r3, [pc, #48]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001282:	695b      	ldr	r3, [r3, #20]
 8001284:	4a0b      	ldr	r2, [pc, #44]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001286:	f023 0304 	bic.w	r3, r3, #4
 800128a:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800128c:	4b09      	ldr	r3, [pc, #36]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800128e:	695b      	ldr	r3, [r3, #20]
 8001290:	4a08      	ldr	r2, [pc, #32]	@ (80012b4 <CLCD_Write_Display+0x190>)
 8001292:	f043 0304 	orr.w	r3, r3, #4
 8001296:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001298:	4b06      	ldr	r3, [pc, #24]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800129a:	695b      	ldr	r3, [r3, #20]
 800129c:	4a05      	ldr	r2, [pc, #20]	@ (80012b4 <CLCD_Write_Display+0x190>)
 800129e:	f023 0304 	bic.w	r3, r3, #4
 80012a2:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 80012a4:	2001      	movs	r0, #1
 80012a6:	f002 fa65 	bl	8003774 <HAL_Delay>
}
 80012aa:	bf00      	nop
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40021000 	.word	0x40021000

080012b8 <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	460a      	mov	r2, r1
 80012c2:	71fb      	strb	r3, [r7, #7]
 80012c4:	4613      	mov	r3, r2
 80012c6:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 80012c8:	79bb      	ldrb	r3, [r7, #6]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d002      	beq.n	80012d4 <CLCD_Gotoxy+0x1c>
 80012ce:	2b01      	cmp	r3, #1
 80012d0:	d007      	beq.n	80012e2 <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 80012d2:	e00d      	b.n	80012f0 <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 80012d4:	79fb      	ldrb	r3, [r7, #7]
 80012d6:	3b80      	subs	r3, #128	@ 0x80
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff fe58 	bl	8000f90 <CLCD_Write_Instruction>
 80012e0:	e006      	b.n	80012f0 <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	3b40      	subs	r3, #64	@ 0x40
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff fe51 	bl	8000f90 <CLCD_Write_Instruction>
 80012ee:	bf00      	nop
}
 80012f0:	bf00      	nop
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	4603      	mov	r3, r0
 8001300:	603a      	str	r2, [r7, #0]
 8001302:	71fb      	strb	r3, [r7, #7]
 8001304:	460b      	mov	r3, r1
 8001306:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 8001308:	2300      	movs	r3, #0
 800130a:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 800130c:	79ba      	ldrb	r2, [r7, #6]
 800130e:	79fb      	ldrb	r3, [r7, #7]
 8001310:	4611      	mov	r1, r2
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff ffd0 	bl	80012b8 <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 8001318:	683a      	ldr	r2, [r7, #0]
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	4413      	add	r3, r2
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff feff 	bl	8001124 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	3301      	adds	r3, #1
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	683a      	ldr	r2, [r7, #0]
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4413      	add	r3, r2
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d1ef      	bne.n	8001318 <CLCD_Puts+0x20>
}
 8001338:	bf00      	nop
 800133a:	bf00      	nop
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}

08001342 <CLCD_Init>:

void CLCD_Init(void)
{
 8001342:	b580      	push	{r7, lr}
 8001344:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 8001346:	2064      	movs	r0, #100	@ 0x64
 8001348:	f002 fa14 	bl	8003774 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 800134c:	2028      	movs	r0, #40	@ 0x28
 800134e:	f7ff fe1f 	bl	8000f90 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001352:	200a      	movs	r0, #10
 8001354:	f002 fa0e 	bl	8003774 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 8001358:	2028      	movs	r0, #40	@ 0x28
 800135a:	f7ff fe19 	bl	8000f90 <CLCD_Write_Instruction>
	HAL_Delay(10);
 800135e:	200a      	movs	r0, #10
 8001360:	f002 fa08 	bl	8003774 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 8001364:	200c      	movs	r0, #12
 8001366:	f7ff fe13 	bl	8000f90 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 800136a:	2006      	movs	r0, #6
 800136c:	f7ff fe10 	bl	8000f90 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 8001370:	2002      	movs	r0, #2
 8001372:	f7ff fe0d 	bl	8000f90 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 8001376:	2001      	movs	r0, #1
 8001378:	f7ff fe0a 	bl	8000f90 <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 800137c:	2001      	movs	r0, #1
 800137e:	f7ff fe07 	bl	8000f90 <CLCD_Write_Instruction>
}
 8001382:	bf00      	nop
 8001384:	bd80      	pop	{r7, pc}

08001386 <CLCD_Clear>:

void CLCD_Clear(void)
{
 8001386:	b580      	push	{r7, lr}
 8001388:	af00      	add	r7, sp, #0
	CLCD_Write_Instruction(0x01);
 800138a:	2001      	movs	r0, #1
 800138c:	f7ff fe00 	bl	8000f90 <CLCD_Write_Instruction>
	HAL_Delay(10);
 8001390:	200a      	movs	r0, #10
 8001392:	f002 f9ef 	bl	8003774 <HAL_Delay>
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}
	...

0800139c <buzOnOff>:
extern TIM_HandleTypeDef htim2;
buzzer buz = {1, 0, 0};
buz_tone_psc buzTone = BUZ_TONE_LOW_PSC;
int cnt;

void buzOnOff() {
 800139c:	b580      	push	{r7, lr}
 800139e:	af00      	add	r7, sp, #0
	if(buz.onOff == TRUE) {
 80013a0:	4b13      	ldr	r3, [pc, #76]	@ (80013f0 <buzOnOff+0x54>)
 80013a2:	785b      	ldrb	r3, [r3, #1]
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d121      	bne.n	80013ec <buzOnOff+0x50>
		buz.ms++;
 80013a8:	4b11      	ldr	r3, [pc, #68]	@ (80013f0 <buzOnOff+0x54>)
 80013aa:	789b      	ldrb	r3, [r3, #2]
 80013ac:	3301      	adds	r3, #1
 80013ae:	b2da      	uxtb	r2, r3
 80013b0:	4b0f      	ldr	r3, [pc, #60]	@ (80013f0 <buzOnOff+0x54>)
 80013b2:	709a      	strb	r2, [r3, #2]
		if (buz.ms < BUZ_OP_TIME) {
 80013b4:	4b0e      	ldr	r3, [pc, #56]	@ (80013f0 <buzOnOff+0x54>)
 80013b6:	789b      	ldrb	r3, [r3, #2]
 80013b8:	2b1d      	cmp	r3, #29
 80013ba:	d809      	bhi.n	80013d0 <buzOnOff+0x34>
			TIM2->PSC = buzTone;
 80013bc:	4b0d      	ldr	r3, [pc, #52]	@ (80013f4 <buzOnOff+0x58>)
 80013be:	881a      	ldrh	r2, [r3, #0]
 80013c0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80013c4:	629a      	str	r2, [r3, #40]	@ 0x28
			HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80013c6:	2100      	movs	r1, #0
 80013c8:	480b      	ldr	r0, [pc, #44]	@ (80013f8 <buzOnOff+0x5c>)
 80013ca:	f003 fb4d 	bl	8004a68 <HAL_TIM_PWM_Start>
			buz.onOff = 0;
			buz.ms = 0;
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
		}
	}
}
 80013ce:	e00d      	b.n	80013ec <buzOnOff+0x50>
			buzTone = BUZ_TONE_LOW_PSC;
 80013d0:	4b08      	ldr	r3, [pc, #32]	@ (80013f4 <buzOnOff+0x58>)
 80013d2:	f643 2298 	movw	r2, #15000	@ 0x3a98
 80013d6:	801a      	strh	r2, [r3, #0]
			buz.onOff = 0;
 80013d8:	4b05      	ldr	r3, [pc, #20]	@ (80013f0 <buzOnOff+0x54>)
 80013da:	2200      	movs	r2, #0
 80013dc:	705a      	strb	r2, [r3, #1]
			buz.ms = 0;
 80013de:	4b04      	ldr	r3, [pc, #16]	@ (80013f0 <buzOnOff+0x54>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	709a      	strb	r2, [r3, #2]
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 80013e4:	2100      	movs	r1, #0
 80013e6:	4804      	ldr	r0, [pc, #16]	@ (80013f8 <buzOnOff+0x5c>)
 80013e8:	f003 fc06 	bl	8004bf8 <HAL_TIM_PWM_Stop>
}
 80013ec:	bf00      	nop
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	20000000 	.word	0x20000000
 80013f4:	20000004 	.word	0x20000004
 80013f8:	20000188 	.word	0x20000188

080013fc <playMidTone>:

void playMidTone() {
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
	if(getBuzzEnabled() == TRUE) {
 8001400:	f000 f820 	bl	8001444 <getBuzzEnabled>
 8001404:	4603      	mov	r3, r0
 8001406:	2b01      	cmp	r3, #1
 8001408:	d106      	bne.n	8001418 <playMidTone+0x1c>
		buzTone = BUZ_TONE_MID_PSC;
 800140a:	4b04      	ldr	r3, [pc, #16]	@ (800141c <playMidTone+0x20>)
 800140c:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001410:	801a      	strh	r2, [r3, #0]
		setbuzzerOnOff(1);
 8001412:	2001      	movs	r0, #1
 8001414:	f000 f832 	bl	800147c <setbuzzerOnOff>
	}
}
 8001418:	bf00      	nop
 800141a:	bd80      	pop	{r7, pc}
 800141c:	20000004 	.word	0x20000004

08001420 <playHighTone>:

void playHighTone() {
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
	if(getBuzzEnabled() == TRUE) {
 8001424:	f000 f80e 	bl	8001444 <getBuzzEnabled>
 8001428:	4603      	mov	r3, r0
 800142a:	2b01      	cmp	r3, #1
 800142c:	d106      	bne.n	800143c <playHighTone+0x1c>
		buzTone = BUZ_TONE_HIGH_PSC;
 800142e:	4b04      	ldr	r3, [pc, #16]	@ (8001440 <playHighTone+0x20>)
 8001430:	f641 524c 	movw	r2, #7500	@ 0x1d4c
 8001434:	801a      	strh	r2, [r3, #0]
		setbuzzerOnOff(1);
 8001436:	2001      	movs	r0, #1
 8001438:	f000 f820 	bl	800147c <setbuzzerOnOff>
	}
}
 800143c:	bf00      	nop
 800143e:	bd80      	pop	{r7, pc}
 8001440:	20000004 	.word	0x20000004

08001444 <getBuzzEnabled>:

uint8_t getBuzzEnabled() {
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
	return buz.enabled;
 8001448:	4b03      	ldr	r3, [pc, #12]	@ (8001458 <getBuzzEnabled+0x14>)
 800144a:	781b      	ldrb	r3, [r3, #0]
}
 800144c:	4618      	mov	r0, r3
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	20000000 	.word	0x20000000

0800145c <setBuzzEnabled>:

void setBuzzEnabled(uint8_t enabled) {
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
	buz.enabled = enabled;
 8001466:	4a04      	ldr	r2, [pc, #16]	@ (8001478 <setBuzzEnabled+0x1c>)
 8001468:	79fb      	ldrb	r3, [r7, #7]
 800146a:	7013      	strb	r3, [r2, #0]
}
 800146c:	bf00      	nop
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr
 8001478:	20000000 	.word	0x20000000

0800147c <setbuzzerOnOff>:

uint8_t getbuzzerOnOff() {
	return buz.onOff;
}

void setbuzzerOnOff(uint8_t onOff) {
 800147c:	b480      	push	{r7}
 800147e:	b083      	sub	sp, #12
 8001480:	af00      	add	r7, sp, #0
 8001482:	4603      	mov	r3, r0
 8001484:	71fb      	strb	r3, [r7, #7]
	buz.onOff = onOff;
 8001486:	4a04      	ldr	r2, [pc, #16]	@ (8001498 <setbuzzerOnOff+0x1c>)
 8001488:	79fb      	ldrb	r3, [r7, #7]
 800148a:	7053      	strb	r3, [r2, #1]
}
 800148c:	bf00      	nop
 800148e:	370c      	adds	r7, #12
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr
 8001498:	20000000 	.word	0x20000000

0800149c <startClock>:
extern clockSt clock;
extern modeSelector mode;
int thirtyDays[4] = {4, 6, 9, 11};
clockSetting clockSet = SECOND;

void startClock() {
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0
	//   
	clock.millisecond++;
 80014a0:	4b60      	ldr	r3, [pc, #384]	@ (8001624 <startClock+0x188>)
 80014a2:	699b      	ldr	r3, [r3, #24]
 80014a4:	3301      	adds	r3, #1
 80014a6:	4a5f      	ldr	r2, [pc, #380]	@ (8001624 <startClock+0x188>)
 80014a8:	6193      	str	r3, [r2, #24]
	if(clock.millisecond == 1000) {
 80014aa:	4b5e      	ldr	r3, [pc, #376]	@ (8001624 <startClock+0x188>)
 80014ac:	699b      	ldr	r3, [r3, #24]
 80014ae:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80014b2:	d111      	bne.n	80014d8 <startClock+0x3c>
		clock.millisecond = 0;
 80014b4:	4b5b      	ldr	r3, [pc, #364]	@ (8001624 <startClock+0x188>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	619a      	str	r2, [r3, #24]
		clock.second++;
 80014ba:	4b5a      	ldr	r3, [pc, #360]	@ (8001624 <startClock+0x188>)
 80014bc:	695b      	ldr	r3, [r3, #20]
 80014be:	3301      	adds	r3, #1
 80014c0:	4a58      	ldr	r2, [pc, #352]	@ (8001624 <startClock+0x188>)
 80014c2:	6153      	str	r3, [r2, #20]
		if(mode == CLOCK_SETTING) {
 80014c4:	4b58      	ldr	r3, [pc, #352]	@ (8001628 <startClock+0x18c>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	2b02      	cmp	r3, #2
 80014ca:	d105      	bne.n	80014d8 <startClock+0x3c>
			clock.waitingTime++;
 80014cc:	4b55      	ldr	r3, [pc, #340]	@ (8001624 <startClock+0x188>)
 80014ce:	7fdb      	ldrb	r3, [r3, #31]
 80014d0:	3301      	adds	r3, #1
 80014d2:	b2da      	uxtb	r2, r3
 80014d4:	4b53      	ldr	r3, [pc, #332]	@ (8001624 <startClock+0x188>)
 80014d6:	77da      	strb	r2, [r3, #31]
		}
	}
	if(clock.second == 60) {
 80014d8:	4b52      	ldr	r3, [pc, #328]	@ (8001624 <startClock+0x188>)
 80014da:	695b      	ldr	r3, [r3, #20]
 80014dc:	2b3c      	cmp	r3, #60	@ 0x3c
 80014de:	d107      	bne.n	80014f0 <startClock+0x54>
		clock.second = 0;
 80014e0:	4b50      	ldr	r3, [pc, #320]	@ (8001624 <startClock+0x188>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	615a      	str	r2, [r3, #20]
		clock.minute++;
 80014e6:	4b4f      	ldr	r3, [pc, #316]	@ (8001624 <startClock+0x188>)
 80014e8:	691b      	ldr	r3, [r3, #16]
 80014ea:	3301      	adds	r3, #1
 80014ec:	4a4d      	ldr	r2, [pc, #308]	@ (8001624 <startClock+0x188>)
 80014ee:	6113      	str	r3, [r2, #16]
	}
	if(clock.minute == 60) {
 80014f0:	4b4c      	ldr	r3, [pc, #304]	@ (8001624 <startClock+0x188>)
 80014f2:	691b      	ldr	r3, [r3, #16]
 80014f4:	2b3c      	cmp	r3, #60	@ 0x3c
 80014f6:	d109      	bne.n	800150c <startClock+0x70>
		clock.minute = 0;
 80014f8:	4b4a      	ldr	r3, [pc, #296]	@ (8001624 <startClock+0x188>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	611a      	str	r2, [r3, #16]
		clock.hour++;
 80014fe:	4b49      	ldr	r3, [pc, #292]	@ (8001624 <startClock+0x188>)
 8001500:	68db      	ldr	r3, [r3, #12]
 8001502:	3301      	adds	r3, #1
 8001504:	4a47      	ldr	r2, [pc, #284]	@ (8001624 <startClock+0x188>)
 8001506:	60d3      	str	r3, [r2, #12]
		playMidTone();	//   mid tone  
 8001508:	f7ff ff78 	bl	80013fc <playMidTone>
	}
	if(clock.hour == 24) {
 800150c:	4b45      	ldr	r3, [pc, #276]	@ (8001624 <startClock+0x188>)
 800150e:	68db      	ldr	r3, [r3, #12]
 8001510:	2b18      	cmp	r3, #24
 8001512:	d109      	bne.n	8001528 <startClock+0x8c>
		clock.hour = 0;
 8001514:	4b43      	ldr	r3, [pc, #268]	@ (8001624 <startClock+0x188>)
 8001516:	2200      	movs	r2, #0
 8001518:	60da      	str	r2, [r3, #12]
		clock.date++;
 800151a:	4b42      	ldr	r3, [pc, #264]	@ (8001624 <startClock+0x188>)
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	3301      	adds	r3, #1
 8001520:	4a40      	ldr	r2, [pc, #256]	@ (8001624 <startClock+0x188>)
 8001522:	6093      	str	r3, [r2, #8]
		playHighTone(); //  0  high tone  
 8001524:	f7ff ff7c 	bl	8001420 <playHighTone>
	}
	if(clock.month == 2) {
 8001528:	4b3e      	ldr	r3, [pc, #248]	@ (8001624 <startClock+0x188>)
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	2b02      	cmp	r3, #2
 800152e:	d12f      	bne.n	8001590 <startClock+0xf4>
		if(clock.leapYear == TRUE) {
 8001530:	4b3c      	ldr	r3, [pc, #240]	@ (8001624 <startClock+0x188>)
 8001532:	7f1b      	ldrb	r3, [r3, #28]
 8001534:	2b01      	cmp	r3, #1
 8001536:	d115      	bne.n	8001564 <startClock+0xc8>
			if(clock.date > 29) {
 8001538:	4b3a      	ldr	r3, [pc, #232]	@ (8001624 <startClock+0x188>)
 800153a:	689b      	ldr	r3, [r3, #8]
 800153c:	2b1d      	cmp	r3, #29
 800153e:	dd5a      	ble.n	80015f6 <startClock+0x15a>
				clock.date = 1;
 8001540:	4b38      	ldr	r3, [pc, #224]	@ (8001624 <startClock+0x188>)
 8001542:	2201      	movs	r2, #1
 8001544:	609a      	str	r2, [r3, #8]
				clock.month++;
 8001546:	4b37      	ldr	r3, [pc, #220]	@ (8001624 <startClock+0x188>)
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	3301      	adds	r3, #1
 800154c:	4a35      	ldr	r2, [pc, #212]	@ (8001624 <startClock+0x188>)
 800154e:	6053      	str	r3, [r2, #4]
				clock.thiryMonth = isThirtyDays(clock.month);
 8001550:	4b34      	ldr	r3, [pc, #208]	@ (8001624 <startClock+0x188>)
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	4618      	mov	r0, r3
 8001556:	f000 f9b1 	bl	80018bc <isThirtyDays>
 800155a:	4603      	mov	r3, r0
 800155c:	b2da      	uxtb	r2, r3
 800155e:	4b31      	ldr	r3, [pc, #196]	@ (8001624 <startClock+0x188>)
 8001560:	775a      	strb	r2, [r3, #29]
 8001562:	e048      	b.n	80015f6 <startClock+0x15a>
			}
		} else {
			if(clock.date > 28) {
 8001564:	4b2f      	ldr	r3, [pc, #188]	@ (8001624 <startClock+0x188>)
 8001566:	689b      	ldr	r3, [r3, #8]
 8001568:	2b1c      	cmp	r3, #28
 800156a:	dd44      	ble.n	80015f6 <startClock+0x15a>
				clock.date = 1;
 800156c:	4b2d      	ldr	r3, [pc, #180]	@ (8001624 <startClock+0x188>)
 800156e:	2201      	movs	r2, #1
 8001570:	609a      	str	r2, [r3, #8]
				clock.month++;
 8001572:	4b2c      	ldr	r3, [pc, #176]	@ (8001624 <startClock+0x188>)
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	3301      	adds	r3, #1
 8001578:	4a2a      	ldr	r2, [pc, #168]	@ (8001624 <startClock+0x188>)
 800157a:	6053      	str	r3, [r2, #4]
				clock.thiryMonth = isThirtyDays(clock.month);
 800157c:	4b29      	ldr	r3, [pc, #164]	@ (8001624 <startClock+0x188>)
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	4618      	mov	r0, r3
 8001582:	f000 f99b 	bl	80018bc <isThirtyDays>
 8001586:	4603      	mov	r3, r0
 8001588:	b2da      	uxtb	r2, r3
 800158a:	4b26      	ldr	r3, [pc, #152]	@ (8001624 <startClock+0x188>)
 800158c:	775a      	strb	r2, [r3, #29]
 800158e:	e032      	b.n	80015f6 <startClock+0x15a>
			}
		}
	} else if(clock.thiryMonth == TRUE) { //  30  4, 6, 9, 11
 8001590:	4b24      	ldr	r3, [pc, #144]	@ (8001624 <startClock+0x188>)
 8001592:	7f5b      	ldrb	r3, [r3, #29]
 8001594:	2b01      	cmp	r3, #1
 8001596:	d115      	bne.n	80015c4 <startClock+0x128>
		if(clock.date > 30) {
 8001598:	4b22      	ldr	r3, [pc, #136]	@ (8001624 <startClock+0x188>)
 800159a:	689b      	ldr	r3, [r3, #8]
 800159c:	2b1e      	cmp	r3, #30
 800159e:	dd2a      	ble.n	80015f6 <startClock+0x15a>
			clock.date = 1;
 80015a0:	4b20      	ldr	r3, [pc, #128]	@ (8001624 <startClock+0x188>)
 80015a2:	2201      	movs	r2, #1
 80015a4:	609a      	str	r2, [r3, #8]
			clock.month++;
 80015a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001624 <startClock+0x188>)
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	3301      	adds	r3, #1
 80015ac:	4a1d      	ldr	r2, [pc, #116]	@ (8001624 <startClock+0x188>)
 80015ae:	6053      	str	r3, [r2, #4]
			clock.thiryMonth = isThirtyDays(clock.month);
 80015b0:	4b1c      	ldr	r3, [pc, #112]	@ (8001624 <startClock+0x188>)
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	4618      	mov	r0, r3
 80015b6:	f000 f981 	bl	80018bc <isThirtyDays>
 80015ba:	4603      	mov	r3, r0
 80015bc:	b2da      	uxtb	r2, r3
 80015be:	4b19      	ldr	r3, [pc, #100]	@ (8001624 <startClock+0x188>)
 80015c0:	775a      	strb	r2, [r3, #29]
 80015c2:	e018      	b.n	80015f6 <startClock+0x15a>
		}
	} else if(clock.thiryMonth == FALSE) { //  31  1, 3, 5, 7, 8, 10, 12
 80015c4:	4b17      	ldr	r3, [pc, #92]	@ (8001624 <startClock+0x188>)
 80015c6:	7f5b      	ldrb	r3, [r3, #29]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d114      	bne.n	80015f6 <startClock+0x15a>
		if(clock.date > 31) {
 80015cc:	4b15      	ldr	r3, [pc, #84]	@ (8001624 <startClock+0x188>)
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	2b1f      	cmp	r3, #31
 80015d2:	dd10      	ble.n	80015f6 <startClock+0x15a>
			clock.date = 1;
 80015d4:	4b13      	ldr	r3, [pc, #76]	@ (8001624 <startClock+0x188>)
 80015d6:	2201      	movs	r2, #1
 80015d8:	609a      	str	r2, [r3, #8]
			clock.month++;
 80015da:	4b12      	ldr	r3, [pc, #72]	@ (8001624 <startClock+0x188>)
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	3301      	adds	r3, #1
 80015e0:	4a10      	ldr	r2, [pc, #64]	@ (8001624 <startClock+0x188>)
 80015e2:	6053      	str	r3, [r2, #4]
			clock.thiryMonth = isThirtyDays(clock.month);
 80015e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001624 <startClock+0x188>)
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	4618      	mov	r0, r3
 80015ea:	f000 f967 	bl	80018bc <isThirtyDays>
 80015ee:	4603      	mov	r3, r0
 80015f0:	b2da      	uxtb	r2, r3
 80015f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001624 <startClock+0x188>)
 80015f4:	775a      	strb	r2, [r3, #29]
		}
	}

	if(clock.month > 12) {
 80015f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001624 <startClock+0x188>)
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	2b0c      	cmp	r3, #12
 80015fc:	dd10      	ble.n	8001620 <startClock+0x184>
		clock.month = 1;
 80015fe:	4b09      	ldr	r3, [pc, #36]	@ (8001624 <startClock+0x188>)
 8001600:	2201      	movs	r2, #1
 8001602:	605a      	str	r2, [r3, #4]
		clock.year++;
 8001604:	4b07      	ldr	r3, [pc, #28]	@ (8001624 <startClock+0x188>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	3301      	adds	r3, #1
 800160a:	4a06      	ldr	r2, [pc, #24]	@ (8001624 <startClock+0x188>)
 800160c:	6013      	str	r3, [r2, #0]
		clock.leapYear = leapYearCalculator(clock.year);
 800160e:	4b05      	ldr	r3, [pc, #20]	@ (8001624 <startClock+0x188>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4618      	mov	r0, r3
 8001614:	f000 f91e 	bl	8001854 <leapYearCalculator>
 8001618:	4603      	mov	r3, r0
 800161a:	b2da      	uxtb	r2, r3
 800161c:	4b01      	ldr	r3, [pc, #4]	@ (8001624 <startClock+0x188>)
 800161e:	771a      	strb	r2, [r3, #28]
	}
}
 8001620:	bf00      	nop
 8001622:	bd80      	pop	{r7, pc}
 8001624:	20000018 	.word	0x20000018
 8001628:	200002e1 	.word	0x200002e1

0800162c <clcdDisplayClock>:

void clcdDisplayClock() {
 800162c:	b580      	push	{r7, lr}
 800162e:	b088      	sub	sp, #32
 8001630:	af02      	add	r7, sp, #8
	//  
	uint8_t buzzOnOff[8];
	uint8_t formet[12];
	if(clock.leapYear == TRUE) {
 8001632:	4b61      	ldr	r3, [pc, #388]	@ (80017b8 <clcdDisplayClock+0x18c>)
 8001634:	7f1b      	ldrb	r3, [r3, #28]
 8001636:	2b01      	cmp	r3, #1
 8001638:	d10c      	bne.n	8001654 <clcdDisplayClock+0x28>
		sprintf(clock.buffer, "LEAP  %4d.%2d.%2d", clock.year, clock.month, clock.date);
 800163a:	4b5f      	ldr	r3, [pc, #380]	@ (80017b8 <clcdDisplayClock+0x18c>)
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	4b5e      	ldr	r3, [pc, #376]	@ (80017b8 <clcdDisplayClock+0x18c>)
 8001640:	6859      	ldr	r1, [r3, #4]
 8001642:	4b5d      	ldr	r3, [pc, #372]	@ (80017b8 <clcdDisplayClock+0x18c>)
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	9300      	str	r3, [sp, #0]
 8001648:	460b      	mov	r3, r1
 800164a:	495c      	ldr	r1, [pc, #368]	@ (80017bc <clcdDisplayClock+0x190>)
 800164c:	485c      	ldr	r0, [pc, #368]	@ (80017c0 <clcdDisplayClock+0x194>)
 800164e:	f005 f905 	bl	800685c <siprintf>
 8001652:	e00b      	b.n	800166c <clcdDisplayClock+0x40>
	} else {
		sprintf(clock.buffer, "      %4d.%2d.%2d", clock.year, clock.month, clock.date);
 8001654:	4b58      	ldr	r3, [pc, #352]	@ (80017b8 <clcdDisplayClock+0x18c>)
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	4b57      	ldr	r3, [pc, #348]	@ (80017b8 <clcdDisplayClock+0x18c>)
 800165a:	6859      	ldr	r1, [r3, #4]
 800165c:	4b56      	ldr	r3, [pc, #344]	@ (80017b8 <clcdDisplayClock+0x18c>)
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	9300      	str	r3, [sp, #0]
 8001662:	460b      	mov	r3, r1
 8001664:	4957      	ldr	r1, [pc, #348]	@ (80017c4 <clcdDisplayClock+0x198>)
 8001666:	4856      	ldr	r0, [pc, #344]	@ (80017c0 <clcdDisplayClock+0x194>)
 8001668:	f005 f8f8 	bl	800685c <siprintf>
	}
	if(getBuzzEnabled() == TRUE) {	//   
 800166c:	f7ff feea 	bl	8001444 <getBuzzEnabled>
 8001670:	4603      	mov	r3, r0
 8001672:	2b01      	cmp	r3, #1
 8001674:	d106      	bne.n	8001684 <clcdDisplayClock+0x58>
		sprintf(buzzOnOff, "BZ ON ");
 8001676:	f107 0310 	add.w	r3, r7, #16
 800167a:	4953      	ldr	r1, [pc, #332]	@ (80017c8 <clcdDisplayClock+0x19c>)
 800167c:	4618      	mov	r0, r3
 800167e:	f005 f8ed 	bl	800685c <siprintf>
 8001682:	e005      	b.n	8001690 <clcdDisplayClock+0x64>

	} else {
		sprintf(buzzOnOff, "BZ OFF");
 8001684:	f107 0310 	add.w	r3, r7, #16
 8001688:	4950      	ldr	r1, [pc, #320]	@ (80017cc <clcdDisplayClock+0x1a0>)
 800168a:	4618      	mov	r0, r3
 800168c:	f005 f8e6 	bl	800685c <siprintf>
	}

	if(getTimeFormet() == TRUE) {  // 24 
 8001690:	f000 fcae 	bl	8001ff0 <getTimeFormet>
 8001694:	4603      	mov	r3, r0
 8001696:	2b01      	cmp	r3, #1
 8001698:	d115      	bne.n	80016c6 <clcdDisplayClock+0x9a>
		if(clock.blink == TRUE) {
 800169a:	4b47      	ldr	r3, [pc, #284]	@ (80017b8 <clcdDisplayClock+0x18c>)
 800169c:	7f9b      	ldrb	r3, [r3, #30]
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d108      	bne.n	80016b4 <clcdDisplayClock+0x88>
			sprintf(formet, "   %02d:%02d", clock.hour, clock.minute);
 80016a2:	4b45      	ldr	r3, [pc, #276]	@ (80017b8 <clcdDisplayClock+0x18c>)
 80016a4:	68da      	ldr	r2, [r3, #12]
 80016a6:	4b44      	ldr	r3, [pc, #272]	@ (80017b8 <clcdDisplayClock+0x18c>)
 80016a8:	691b      	ldr	r3, [r3, #16]
 80016aa:	1d38      	adds	r0, r7, #4
 80016ac:	4948      	ldr	r1, [pc, #288]	@ (80017d0 <clcdDisplayClock+0x1a4>)
 80016ae:	f005 f8d5 	bl	800685c <siprintf>
 80016b2:	e06b      	b.n	800178c <clcdDisplayClock+0x160>
		} else { 	// X
			sprintf(formet, "   %02d %02d", clock.hour, clock.minute);
 80016b4:	4b40      	ldr	r3, [pc, #256]	@ (80017b8 <clcdDisplayClock+0x18c>)
 80016b6:	68da      	ldr	r2, [r3, #12]
 80016b8:	4b3f      	ldr	r3, [pc, #252]	@ (80017b8 <clcdDisplayClock+0x18c>)
 80016ba:	691b      	ldr	r3, [r3, #16]
 80016bc:	1d38      	adds	r0, r7, #4
 80016be:	4945      	ldr	r1, [pc, #276]	@ (80017d4 <clcdDisplayClock+0x1a8>)
 80016c0:	f005 f8cc 	bl	800685c <siprintf>
 80016c4:	e062      	b.n	800178c <clcdDisplayClock+0x160>
		}
	} else {					// AM/PM (12 ) 
		if(clock.blink == TRUE) {
 80016c6:	4b3c      	ldr	r3, [pc, #240]	@ (80017b8 <clcdDisplayClock+0x18c>)
 80016c8:	7f9b      	ldrb	r3, [r3, #30]
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d12f      	bne.n	800172e <clcdDisplayClock+0x102>
			if(clock.hour < 12) {	// AM
 80016ce:	4b3a      	ldr	r3, [pc, #232]	@ (80017b8 <clcdDisplayClock+0x18c>)
 80016d0:	68db      	ldr	r3, [r3, #12]
 80016d2:	2b0b      	cmp	r3, #11
 80016d4:	dc14      	bgt.n	8001700 <clcdDisplayClock+0xd4>
				if(clock.hour == 0) {
 80016d6:	4b38      	ldr	r3, [pc, #224]	@ (80017b8 <clcdDisplayClock+0x18c>)
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d107      	bne.n	80016ee <clcdDisplayClock+0xc2>
					// 24 
					sprintf(formet, "AM %02d:%02d", 12, clock.minute);
 80016de:	4b36      	ldr	r3, [pc, #216]	@ (80017b8 <clcdDisplayClock+0x18c>)
 80016e0:	691b      	ldr	r3, [r3, #16]
 80016e2:	1d38      	adds	r0, r7, #4
 80016e4:	220c      	movs	r2, #12
 80016e6:	493c      	ldr	r1, [pc, #240]	@ (80017d8 <clcdDisplayClock+0x1ac>)
 80016e8:	f005 f8b8 	bl	800685c <siprintf>
 80016ec:	e04e      	b.n	800178c <clcdDisplayClock+0x160>
				} else {
					sprintf(formet, "AM %02d:%02d", clock.hour, clock.minute);
 80016ee:	4b32      	ldr	r3, [pc, #200]	@ (80017b8 <clcdDisplayClock+0x18c>)
 80016f0:	68da      	ldr	r2, [r3, #12]
 80016f2:	4b31      	ldr	r3, [pc, #196]	@ (80017b8 <clcdDisplayClock+0x18c>)
 80016f4:	691b      	ldr	r3, [r3, #16]
 80016f6:	1d38      	adds	r0, r7, #4
 80016f8:	4937      	ldr	r1, [pc, #220]	@ (80017d8 <clcdDisplayClock+0x1ac>)
 80016fa:	f005 f8af 	bl	800685c <siprintf>
 80016fe:	e045      	b.n	800178c <clcdDisplayClock+0x160>
				}
			} else {				// PM
				if(clock.hour == 12) {
 8001700:	4b2d      	ldr	r3, [pc, #180]	@ (80017b8 <clcdDisplayClock+0x18c>)
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	2b0c      	cmp	r3, #12
 8001706:	d107      	bne.n	8001718 <clcdDisplayClock+0xec>
					// 12 
					sprintf(formet, "PM %02d:%02d", 12, clock.minute);
 8001708:	4b2b      	ldr	r3, [pc, #172]	@ (80017b8 <clcdDisplayClock+0x18c>)
 800170a:	691b      	ldr	r3, [r3, #16]
 800170c:	1d38      	adds	r0, r7, #4
 800170e:	220c      	movs	r2, #12
 8001710:	4932      	ldr	r1, [pc, #200]	@ (80017dc <clcdDisplayClock+0x1b0>)
 8001712:	f005 f8a3 	bl	800685c <siprintf>
 8001716:	e039      	b.n	800178c <clcdDisplayClock+0x160>
				} else {
					sprintf(formet, "PM %02d:%02d", (clock.hour - 12), clock.minute);
 8001718:	4b27      	ldr	r3, [pc, #156]	@ (80017b8 <clcdDisplayClock+0x18c>)
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	f1a3 020c 	sub.w	r2, r3, #12
 8001720:	4b25      	ldr	r3, [pc, #148]	@ (80017b8 <clcdDisplayClock+0x18c>)
 8001722:	691b      	ldr	r3, [r3, #16]
 8001724:	1d38      	adds	r0, r7, #4
 8001726:	492d      	ldr	r1, [pc, #180]	@ (80017dc <clcdDisplayClock+0x1b0>)
 8001728:	f005 f898 	bl	800685c <siprintf>
 800172c:	e02e      	b.n	800178c <clcdDisplayClock+0x160>
				}
			}
		} else {	// X
			if(clock.hour < 12) {	// AM
 800172e:	4b22      	ldr	r3, [pc, #136]	@ (80017b8 <clcdDisplayClock+0x18c>)
 8001730:	68db      	ldr	r3, [r3, #12]
 8001732:	2b0b      	cmp	r3, #11
 8001734:	dc14      	bgt.n	8001760 <clcdDisplayClock+0x134>
				if (clock.hour == 0) {
 8001736:	4b20      	ldr	r3, [pc, #128]	@ (80017b8 <clcdDisplayClock+0x18c>)
 8001738:	68db      	ldr	r3, [r3, #12]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d107      	bne.n	800174e <clcdDisplayClock+0x122>
					// 24 
					sprintf(formet, "AM %02d %02d", 12, clock.minute);
 800173e:	4b1e      	ldr	r3, [pc, #120]	@ (80017b8 <clcdDisplayClock+0x18c>)
 8001740:	691b      	ldr	r3, [r3, #16]
 8001742:	1d38      	adds	r0, r7, #4
 8001744:	220c      	movs	r2, #12
 8001746:	4926      	ldr	r1, [pc, #152]	@ (80017e0 <clcdDisplayClock+0x1b4>)
 8001748:	f005 f888 	bl	800685c <siprintf>
 800174c:	e01e      	b.n	800178c <clcdDisplayClock+0x160>
				} else {
					sprintf(formet, "AM %02d %02d", clock.hour, clock.minute);
 800174e:	4b1a      	ldr	r3, [pc, #104]	@ (80017b8 <clcdDisplayClock+0x18c>)
 8001750:	68da      	ldr	r2, [r3, #12]
 8001752:	4b19      	ldr	r3, [pc, #100]	@ (80017b8 <clcdDisplayClock+0x18c>)
 8001754:	691b      	ldr	r3, [r3, #16]
 8001756:	1d38      	adds	r0, r7, #4
 8001758:	4921      	ldr	r1, [pc, #132]	@ (80017e0 <clcdDisplayClock+0x1b4>)
 800175a:	f005 f87f 	bl	800685c <siprintf>
 800175e:	e015      	b.n	800178c <clcdDisplayClock+0x160>
				}
			} else {				// PM
				if (clock.hour == 12) {
 8001760:	4b15      	ldr	r3, [pc, #84]	@ (80017b8 <clcdDisplayClock+0x18c>)
 8001762:	68db      	ldr	r3, [r3, #12]
 8001764:	2b0c      	cmp	r3, #12
 8001766:	d107      	bne.n	8001778 <clcdDisplayClock+0x14c>
					// 12 
					sprintf(formet, "PM %02d %02d", 12, clock.minute);
 8001768:	4b13      	ldr	r3, [pc, #76]	@ (80017b8 <clcdDisplayClock+0x18c>)
 800176a:	691b      	ldr	r3, [r3, #16]
 800176c:	1d38      	adds	r0, r7, #4
 800176e:	220c      	movs	r2, #12
 8001770:	491c      	ldr	r1, [pc, #112]	@ (80017e4 <clcdDisplayClock+0x1b8>)
 8001772:	f005 f873 	bl	800685c <siprintf>
 8001776:	e009      	b.n	800178c <clcdDisplayClock+0x160>
				} else {
					sprintf(formet, "PM %02d %02d", (clock.hour - 12), clock.minute);
 8001778:	4b0f      	ldr	r3, [pc, #60]	@ (80017b8 <clcdDisplayClock+0x18c>)
 800177a:	68db      	ldr	r3, [r3, #12]
 800177c:	f1a3 020c 	sub.w	r2, r3, #12
 8001780:	4b0d      	ldr	r3, [pc, #52]	@ (80017b8 <clcdDisplayClock+0x18c>)
 8001782:	691b      	ldr	r3, [r3, #16]
 8001784:	1d38      	adds	r0, r7, #4
 8001786:	4917      	ldr	r1, [pc, #92]	@ (80017e4 <clcdDisplayClock+0x1b8>)
 8001788:	f005 f868 	bl	800685c <siprintf>
				}
			}
		}
	}
	CLCD_Puts(0, 0, clock.buffer);
 800178c:	4a0c      	ldr	r2, [pc, #48]	@ (80017c0 <clcdDisplayClock+0x194>)
 800178e:	2100      	movs	r1, #0
 8001790:	2000      	movs	r0, #0
 8001792:	f7ff fdb1 	bl	80012f8 <CLCD_Puts>
	sprintf(clock.buffer, "%s  %s", buzzOnOff, formet);
 8001796:	1d3b      	adds	r3, r7, #4
 8001798:	f107 0210 	add.w	r2, r7, #16
 800179c:	4912      	ldr	r1, [pc, #72]	@ (80017e8 <clcdDisplayClock+0x1bc>)
 800179e:	4808      	ldr	r0, [pc, #32]	@ (80017c0 <clcdDisplayClock+0x194>)
 80017a0:	f005 f85c 	bl	800685c <siprintf>
	CLCD_Puts(0, 1, clock.buffer);
 80017a4:	4a06      	ldr	r2, [pc, #24]	@ (80017c0 <clcdDisplayClock+0x194>)
 80017a6:	2101      	movs	r1, #1
 80017a8:	2000      	movs	r0, #0
 80017aa:	f7ff fda5 	bl	80012f8 <CLCD_Puts>
}
 80017ae:	bf00      	nop
 80017b0:	3718      	adds	r7, #24
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20000018 	.word	0x20000018
 80017bc:	080071b4 	.word	0x080071b4
 80017c0:	20000039 	.word	0x20000039
 80017c4:	080071c8 	.word	0x080071c8
 80017c8:	080071dc 	.word	0x080071dc
 80017cc:	080071e4 	.word	0x080071e4
 80017d0:	080071ec 	.word	0x080071ec
 80017d4:	080071fc 	.word	0x080071fc
 80017d8:	0800720c 	.word	0x0800720c
 80017dc:	0800721c 	.word	0x0800721c
 80017e0:	0800722c 	.word	0x0800722c
 80017e4:	0800723c 	.word	0x0800723c
 80017e8:	0800724c 	.word	0x0800724c

080017ec <tickClock>:

void tickClock() {
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
	// 0.5  
	if(clock.millisecond < 500) {
 80017f0:	4b16      	ldr	r3, [pc, #88]	@ (800184c <tickClock+0x60>)
 80017f2:	699b      	ldr	r3, [r3, #24]
 80017f4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80017f8:	da03      	bge.n	8001802 <tickClock+0x16>
		clock.blink = 1;
 80017fa:	4b14      	ldr	r3, [pc, #80]	@ (800184c <tickClock+0x60>)
 80017fc:	2201      	movs	r2, #1
 80017fe:	779a      	strb	r2, [r3, #30]
 8001800:	e002      	b.n	8001808 <tickClock+0x1c>
	} else {
		clock.blink = 0;
 8001802:	4b12      	ldr	r3, [pc, #72]	@ (800184c <tickClock+0x60>)
 8001804:	2200      	movs	r2, #0
 8001806:	779a      	strb	r2, [r3, #30]
	}
	// 7   
	_7SEG_SetNumber(DGT1, clock.second / 10, 0);
 8001808:	4b10      	ldr	r3, [pc, #64]	@ (800184c <tickClock+0x60>)
 800180a:	695b      	ldr	r3, [r3, #20]
 800180c:	4a10      	ldr	r2, [pc, #64]	@ (8001850 <tickClock+0x64>)
 800180e:	fb82 1203 	smull	r1, r2, r2, r3
 8001812:	1092      	asrs	r2, r2, #2
 8001814:	17db      	asrs	r3, r3, #31
 8001816:	1ad3      	subs	r3, r2, r3
 8001818:	2200      	movs	r2, #0
 800181a:	4619      	mov	r1, r3
 800181c:	2000      	movs	r0, #0
 800181e:	f7fe ff85 	bl	800072c <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, clock.second % 10, clock.blink);
 8001822:	4b0a      	ldr	r3, [pc, #40]	@ (800184c <tickClock+0x60>)
 8001824:	695a      	ldr	r2, [r3, #20]
 8001826:	4b0a      	ldr	r3, [pc, #40]	@ (8001850 <tickClock+0x64>)
 8001828:	fb83 1302 	smull	r1, r3, r3, r2
 800182c:	1099      	asrs	r1, r3, #2
 800182e:	17d3      	asrs	r3, r2, #31
 8001830:	1ac9      	subs	r1, r1, r3
 8001832:	460b      	mov	r3, r1
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	440b      	add	r3, r1
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	1ad1      	subs	r1, r2, r3
 800183c:	4b03      	ldr	r3, [pc, #12]	@ (800184c <tickClock+0x60>)
 800183e:	7f9b      	ldrb	r3, [r3, #30]
 8001840:	461a      	mov	r2, r3
 8001842:	2001      	movs	r0, #1
 8001844:	f7fe ff72 	bl	800072c <_7SEG_SetNumber>

}
 8001848:	bf00      	nop
 800184a:	bd80      	pop	{r7, pc}
 800184c:	20000018 	.word	0x20000018
 8001850:	66666667 	.word	0x66666667

08001854 <leapYearCalculator>:

int leapYearCalculator(int year) {
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
	//  
	if(year % 4 == 0){
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	f003 0303 	and.w	r3, r3, #3
 8001862:	2b00      	cmp	r3, #0
 8001864:	d120      	bne.n	80018a8 <leapYearCalculator+0x54>
		if(year % 100 == 0) {
 8001866:	687a      	ldr	r2, [r7, #4]
 8001868:	4b13      	ldr	r3, [pc, #76]	@ (80018b8 <leapYearCalculator+0x64>)
 800186a:	fb83 1302 	smull	r1, r3, r3, r2
 800186e:	1159      	asrs	r1, r3, #5
 8001870:	17d3      	asrs	r3, r2, #31
 8001872:	1acb      	subs	r3, r1, r3
 8001874:	2164      	movs	r1, #100	@ 0x64
 8001876:	fb01 f303 	mul.w	r3, r1, r3
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	2b00      	cmp	r3, #0
 800187e:	d111      	bne.n	80018a4 <leapYearCalculator+0x50>
			if(year % 400 == 0) {
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	4b0d      	ldr	r3, [pc, #52]	@ (80018b8 <leapYearCalculator+0x64>)
 8001884:	fb83 1302 	smull	r1, r3, r3, r2
 8001888:	11d9      	asrs	r1, r3, #7
 800188a:	17d3      	asrs	r3, r2, #31
 800188c:	1acb      	subs	r3, r1, r3
 800188e:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8001892:	fb01 f303 	mul.w	r3, r1, r3
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	2b00      	cmp	r3, #0
 800189a:	d101      	bne.n	80018a0 <leapYearCalculator+0x4c>
				return TRUE; // 4, 100, 400    
 800189c:	2301      	movs	r3, #1
 800189e:	e004      	b.n	80018aa <leapYearCalculator+0x56>
			} else {
				return FALSE; // 4, 100    400    
 80018a0:	2300      	movs	r3, #0
 80018a2:	e002      	b.n	80018aa <leapYearCalculator+0x56>
			}
		} else {
			return TRUE;	// 4   100    
 80018a4:	2301      	movs	r3, #1
 80018a6:	e000      	b.n	80018aa <leapYearCalculator+0x56>
		}
	} else {
		return FALSE;	// 4    
 80018a8:	2300      	movs	r3, #0
	}
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	51eb851f 	.word	0x51eb851f

080018bc <isThirtyDays>:

int isThirtyDays(int month) {
 80018bc:	b480      	push	{r7}
 80018be:	b085      	sub	sp, #20
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
	// 30   
	int bool = FALSE;
 80018c4:	2300      	movs	r3, #0
 80018c6:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < sizeof(thirtyDays) / sizeof(int); i++) {
 80018c8:	2300      	movs	r3, #0
 80018ca:	60bb      	str	r3, [r7, #8]
 80018cc:	e00c      	b.n	80018e8 <isThirtyDays+0x2c>
		if(thirtyDays[i] == month) {
 80018ce:	4a0b      	ldr	r2, [pc, #44]	@ (80018fc <isThirtyDays+0x40>)
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018d6:	687a      	ldr	r2, [r7, #4]
 80018d8:	429a      	cmp	r2, r3
 80018da:	d102      	bne.n	80018e2 <isThirtyDays+0x26>
			bool = TRUE;
 80018dc:	2301      	movs	r3, #1
 80018de:	60fb      	str	r3, [r7, #12]
			break;
 80018e0:	e005      	b.n	80018ee <isThirtyDays+0x32>
	for(int i = 0; i < sizeof(thirtyDays) / sizeof(int); i++) {
 80018e2:	68bb      	ldr	r3, [r7, #8]
 80018e4:	3301      	adds	r3, #1
 80018e6:	60bb      	str	r3, [r7, #8]
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	2b03      	cmp	r3, #3
 80018ec:	d9ef      	bls.n	80018ce <isThirtyDays+0x12>
		}
	}
	return bool;
 80018ee:	68fb      	ldr	r3, [r7, #12]
}
 80018f0:	4618      	mov	r0, r3
 80018f2:	3714      	adds	r7, #20
 80018f4:	46bd      	mov	sp, r7
 80018f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fa:	4770      	bx	lr
 80018fc:	20000008 	.word	0x20000008

08001900 <switchClockMode>:

void switchClockMode() { //    
 8001900:	b580      	push	{r7, lr}
 8001902:	af00      	add	r7, sp, #0
	if(mode == CLOCK && getPressCount(1) == 700) {
 8001904:	4b18      	ldr	r3, [pc, #96]	@ (8001968 <switchClockMode+0x68>)
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d110      	bne.n	800192e <switchClockMode+0x2e>
 800190c:	2001      	movs	r0, #1
 800190e:	f001 fd07 	bl	8003320 <getPressCount>
 8001912:	4603      	mov	r3, r0
 8001914:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8001918:	d109      	bne.n	800192e <switchClockMode+0x2e>
		//     700 
		mode = CLOCK_SETTING;
 800191a:	4b13      	ldr	r3, [pc, #76]	@ (8001968 <switchClockMode+0x68>)
 800191c:	2202      	movs	r2, #2
 800191e:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 8001920:	2120      	movs	r1, #32
 8001922:	4812      	ldr	r0, [pc, #72]	@ (800196c <switchClockMode+0x6c>)
 8001924:	f002 fabb 	bl	8003e9e <HAL_GPIO_TogglePin>
		playMidTone();
 8001928:	f7ff fd68 	bl	80013fc <playMidTone>
		mode = CLOCK;
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
		playMidTone();
		clock.waitingTime = 0;
	}
}
 800192c:	e01a      	b.n	8001964 <switchClockMode+0x64>
	} else if((mode == CLOCK_SETTING && getPressCount(1) == 700) || clock.waitingTime > 30) {
 800192e:	4b0e      	ldr	r3, [pc, #56]	@ (8001968 <switchClockMode+0x68>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	2b02      	cmp	r3, #2
 8001934:	d106      	bne.n	8001944 <switchClockMode+0x44>
 8001936:	2001      	movs	r0, #1
 8001938:	f001 fcf2 	bl	8003320 <getPressCount>
 800193c:	4603      	mov	r3, r0
 800193e:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8001942:	d003      	beq.n	800194c <switchClockMode+0x4c>
 8001944:	4b0a      	ldr	r3, [pc, #40]	@ (8001970 <switchClockMode+0x70>)
 8001946:	7fdb      	ldrb	r3, [r3, #31]
 8001948:	2b1e      	cmp	r3, #30
 800194a:	d90b      	bls.n	8001964 <switchClockMode+0x64>
		mode = CLOCK;
 800194c:	4b06      	ldr	r3, [pc, #24]	@ (8001968 <switchClockMode+0x68>)
 800194e:	2200      	movs	r2, #0
 8001950:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 8001952:	2120      	movs	r1, #32
 8001954:	4805      	ldr	r0, [pc, #20]	@ (800196c <switchClockMode+0x6c>)
 8001956:	f002 faa2 	bl	8003e9e <HAL_GPIO_TogglePin>
		playMidTone();
 800195a:	f7ff fd4f 	bl	80013fc <playMidTone>
		clock.waitingTime = 0;
 800195e:	4b04      	ldr	r3, [pc, #16]	@ (8001970 <switchClockMode+0x70>)
 8001960:	2200      	movs	r2, #0
 8001962:	77da      	strb	r2, [r3, #31]
}
 8001964:	bf00      	nop
 8001966:	bd80      	pop	{r7, pc}
 8001968:	200002e1 	.word	0x200002e1
 800196c:	40020400 	.word	0x40020400
 8001970:	20000018 	.word	0x20000018

08001974 <clcdDisplayClockSetting>:

void clcdDisplayClockSetting() { //  clcd
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af02      	add	r7, sp, #8
	// 0.5  
	if(clock.millisecond < 500) {
 800197a:	4b92      	ldr	r3, [pc, #584]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 800197c:	699b      	ldr	r3, [r3, #24]
 800197e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001982:	da03      	bge.n	800198c <clcdDisplayClockSetting+0x18>
		clock.blink = 1;
 8001984:	4b8f      	ldr	r3, [pc, #572]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001986:	2201      	movs	r2, #1
 8001988:	779a      	strb	r2, [r3, #30]
 800198a:	e002      	b.n	8001992 <clcdDisplayClockSetting+0x1e>
	} else {
		clock.blink = 0;
 800198c:	4b8d      	ldr	r3, [pc, #564]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 800198e:	2200      	movs	r2, #0
 8001990:	779a      	strb	r2, [r3, #30]
	}
	switch(clockSet) {
 8001992:	4b8d      	ldr	r3, [pc, #564]	@ (8001bc8 <clcdDisplayClockSetting+0x254>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	2b05      	cmp	r3, #5
 8001998:	f200 815c 	bhi.w	8001c54 <clcdDisplayClockSetting+0x2e0>
 800199c:	a201      	add	r2, pc, #4	@ (adr r2, 80019a4 <clcdDisplayClockSetting+0x30>)
 800199e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019a2:	bf00      	nop
 80019a4:	080019bd 	.word	0x080019bd
 80019a8:	08001a25 	.word	0x08001a25
 80019ac:	08001a8d 	.word	0x08001a8d
 80019b0:	08001af5 	.word	0x08001af5
 80019b4:	08001b5d 	.word	0x08001b5d
 80019b8:	08001bed 	.word	0x08001bed
	case SECOND:
		sprintf(clock.buffer, "CLOCK %4d.%2d.%2d", clock.year, clock.month, clock.date);
 80019bc:	4b81      	ldr	r3, [pc, #516]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	4b80      	ldr	r3, [pc, #512]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 80019c2:	6859      	ldr	r1, [r3, #4]
 80019c4:	4b7f      	ldr	r3, [pc, #508]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	9300      	str	r3, [sp, #0]
 80019ca:	460b      	mov	r3, r1
 80019cc:	497f      	ldr	r1, [pc, #508]	@ (8001bcc <clcdDisplayClockSetting+0x258>)
 80019ce:	4880      	ldr	r0, [pc, #512]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 80019d0:	f004 ff44 	bl	800685c <siprintf>
		CLCD_Puts(0, 0, clock.buffer);
 80019d4:	4a7e      	ldr	r2, [pc, #504]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 80019d6:	2100      	movs	r1, #0
 80019d8:	2000      	movs	r0, #0
 80019da:	f7ff fc8d 	bl	80012f8 <CLCD_Puts>
		if(clock.waitingTime == 0 || clock.blink == TRUE) {
 80019de:	4b79      	ldr	r3, [pc, #484]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 80019e0:	7fdb      	ldrb	r3, [r3, #31]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d003      	beq.n	80019ee <clcdDisplayClockSetting+0x7a>
 80019e6:	4b77      	ldr	r3, [pc, #476]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 80019e8:	7f9b      	ldrb	r3, [r3, #30]
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d10c      	bne.n	8001a08 <clcdDisplayClockSetting+0x94>
			sprintf(clock.buffer, "SET     %02d:%02d:%02d", clock.hour, clock.minute, clock.second);
 80019ee:	4b75      	ldr	r3, [pc, #468]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 80019f0:	68da      	ldr	r2, [r3, #12]
 80019f2:	4b74      	ldr	r3, [pc, #464]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 80019f4:	6919      	ldr	r1, [r3, #16]
 80019f6:	4b73      	ldr	r3, [pc, #460]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 80019f8:	695b      	ldr	r3, [r3, #20]
 80019fa:	9300      	str	r3, [sp, #0]
 80019fc:	460b      	mov	r3, r1
 80019fe:	4975      	ldr	r1, [pc, #468]	@ (8001bd4 <clcdDisplayClockSetting+0x260>)
 8001a00:	4873      	ldr	r0, [pc, #460]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001a02:	f004 ff2b 	bl	800685c <siprintf>
 8001a06:	e007      	b.n	8001a18 <clcdDisplayClockSetting+0xa4>
		} else {
			sprintf(clock.buffer, "SET     %02d:%02d:  ", clock.hour, clock.minute);
 8001a08:	4b6e      	ldr	r3, [pc, #440]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001a0a:	68da      	ldr	r2, [r3, #12]
 8001a0c:	4b6d      	ldr	r3, [pc, #436]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001a0e:	691b      	ldr	r3, [r3, #16]
 8001a10:	4971      	ldr	r1, [pc, #452]	@ (8001bd8 <clcdDisplayClockSetting+0x264>)
 8001a12:	486f      	ldr	r0, [pc, #444]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001a14:	f004 ff22 	bl	800685c <siprintf>
		}
		CLCD_Puts(0, 1, clock.buffer);
 8001a18:	4a6d      	ldr	r2, [pc, #436]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	2000      	movs	r0, #0
 8001a1e:	f7ff fc6b 	bl	80012f8 <CLCD_Puts>
		break;
 8001a22:	e117      	b.n	8001c54 <clcdDisplayClockSetting+0x2e0>
	case MINUTE:
		sprintf(clock.buffer, "CLOCK %4d.%2d.%2d", clock.year, clock.month, clock.date);
 8001a24:	4b67      	ldr	r3, [pc, #412]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	4b66      	ldr	r3, [pc, #408]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001a2a:	6859      	ldr	r1, [r3, #4]
 8001a2c:	4b65      	ldr	r3, [pc, #404]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	9300      	str	r3, [sp, #0]
 8001a32:	460b      	mov	r3, r1
 8001a34:	4965      	ldr	r1, [pc, #404]	@ (8001bcc <clcdDisplayClockSetting+0x258>)
 8001a36:	4866      	ldr	r0, [pc, #408]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001a38:	f004 ff10 	bl	800685c <siprintf>
		CLCD_Puts(0, 0, clock.buffer);
 8001a3c:	4a64      	ldr	r2, [pc, #400]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001a3e:	2100      	movs	r1, #0
 8001a40:	2000      	movs	r0, #0
 8001a42:	f7ff fc59 	bl	80012f8 <CLCD_Puts>
		if(clock.waitingTime == 0 || clock.blink == TRUE) {
 8001a46:	4b5f      	ldr	r3, [pc, #380]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001a48:	7fdb      	ldrb	r3, [r3, #31]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d003      	beq.n	8001a56 <clcdDisplayClockSetting+0xe2>
 8001a4e:	4b5d      	ldr	r3, [pc, #372]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001a50:	7f9b      	ldrb	r3, [r3, #30]
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d10c      	bne.n	8001a70 <clcdDisplayClockSetting+0xfc>
			sprintf(clock.buffer, "SET     %02d:%02d:%02d", clock.hour, clock.minute, clock.second);
 8001a56:	4b5b      	ldr	r3, [pc, #364]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001a58:	68da      	ldr	r2, [r3, #12]
 8001a5a:	4b5a      	ldr	r3, [pc, #360]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001a5c:	6919      	ldr	r1, [r3, #16]
 8001a5e:	4b59      	ldr	r3, [pc, #356]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001a60:	695b      	ldr	r3, [r3, #20]
 8001a62:	9300      	str	r3, [sp, #0]
 8001a64:	460b      	mov	r3, r1
 8001a66:	495b      	ldr	r1, [pc, #364]	@ (8001bd4 <clcdDisplayClockSetting+0x260>)
 8001a68:	4859      	ldr	r0, [pc, #356]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001a6a:	f004 fef7 	bl	800685c <siprintf>
 8001a6e:	e007      	b.n	8001a80 <clcdDisplayClockSetting+0x10c>
		} else {
			sprintf(clock.buffer, "SET     %02d:  :%02d", clock.hour, clock.second);
 8001a70:	4b54      	ldr	r3, [pc, #336]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001a72:	68da      	ldr	r2, [r3, #12]
 8001a74:	4b53      	ldr	r3, [pc, #332]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001a76:	695b      	ldr	r3, [r3, #20]
 8001a78:	4958      	ldr	r1, [pc, #352]	@ (8001bdc <clcdDisplayClockSetting+0x268>)
 8001a7a:	4855      	ldr	r0, [pc, #340]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001a7c:	f004 feee 	bl	800685c <siprintf>
		}
		CLCD_Puts(0, 1, clock.buffer);
 8001a80:	4a53      	ldr	r2, [pc, #332]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001a82:	2101      	movs	r1, #1
 8001a84:	2000      	movs	r0, #0
 8001a86:	f7ff fc37 	bl	80012f8 <CLCD_Puts>
		break;
 8001a8a:	e0e3      	b.n	8001c54 <clcdDisplayClockSetting+0x2e0>
	case HOUR:
		sprintf(clock.buffer, "CLOCK %4d.%2d.%2d", clock.year, clock.month, clock.date);
 8001a8c:	4b4d      	ldr	r3, [pc, #308]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4b4c      	ldr	r3, [pc, #304]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001a92:	6859      	ldr	r1, [r3, #4]
 8001a94:	4b4b      	ldr	r3, [pc, #300]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	9300      	str	r3, [sp, #0]
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	494b      	ldr	r1, [pc, #300]	@ (8001bcc <clcdDisplayClockSetting+0x258>)
 8001a9e:	484c      	ldr	r0, [pc, #304]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001aa0:	f004 fedc 	bl	800685c <siprintf>
		CLCD_Puts(0, 0, clock.buffer);
 8001aa4:	4a4a      	ldr	r2, [pc, #296]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	f7ff fc25 	bl	80012f8 <CLCD_Puts>
		if(clock.waitingTime == 0 || clock.blink == TRUE) {
 8001aae:	4b45      	ldr	r3, [pc, #276]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001ab0:	7fdb      	ldrb	r3, [r3, #31]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d003      	beq.n	8001abe <clcdDisplayClockSetting+0x14a>
 8001ab6:	4b43      	ldr	r3, [pc, #268]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001ab8:	7f9b      	ldrb	r3, [r3, #30]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d10c      	bne.n	8001ad8 <clcdDisplayClockSetting+0x164>
			sprintf(clock.buffer, "SET     %02d:%02d:%02d", clock.hour, clock.minute, clock.second);
 8001abe:	4b41      	ldr	r3, [pc, #260]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001ac0:	68da      	ldr	r2, [r3, #12]
 8001ac2:	4b40      	ldr	r3, [pc, #256]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001ac4:	6919      	ldr	r1, [r3, #16]
 8001ac6:	4b3f      	ldr	r3, [pc, #252]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001ac8:	695b      	ldr	r3, [r3, #20]
 8001aca:	9300      	str	r3, [sp, #0]
 8001acc:	460b      	mov	r3, r1
 8001ace:	4941      	ldr	r1, [pc, #260]	@ (8001bd4 <clcdDisplayClockSetting+0x260>)
 8001ad0:	483f      	ldr	r0, [pc, #252]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001ad2:	f004 fec3 	bl	800685c <siprintf>
 8001ad6:	e007      	b.n	8001ae8 <clcdDisplayClockSetting+0x174>
		} else {
			sprintf(clock.buffer, "SET       :%02d:%02d", clock.minute, clock.second);
 8001ad8:	4b3a      	ldr	r3, [pc, #232]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001ada:	691a      	ldr	r2, [r3, #16]
 8001adc:	4b39      	ldr	r3, [pc, #228]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001ade:	695b      	ldr	r3, [r3, #20]
 8001ae0:	493f      	ldr	r1, [pc, #252]	@ (8001be0 <clcdDisplayClockSetting+0x26c>)
 8001ae2:	483b      	ldr	r0, [pc, #236]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001ae4:	f004 feba 	bl	800685c <siprintf>
		}
		CLCD_Puts(0, 1, clock.buffer);
 8001ae8:	4a39      	ldr	r2, [pc, #228]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001aea:	2101      	movs	r1, #1
 8001aec:	2000      	movs	r0, #0
 8001aee:	f7ff fc03 	bl	80012f8 <CLCD_Puts>
		break;
 8001af2:	e0af      	b.n	8001c54 <clcdDisplayClockSetting+0x2e0>
	case DATE:
		if(clock.waitingTime == 0 || clock.blink == TRUE) {
 8001af4:	4b33      	ldr	r3, [pc, #204]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001af6:	7fdb      	ldrb	r3, [r3, #31]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d003      	beq.n	8001b04 <clcdDisplayClockSetting+0x190>
 8001afc:	4b31      	ldr	r3, [pc, #196]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001afe:	7f9b      	ldrb	r3, [r3, #30]
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d10c      	bne.n	8001b1e <clcdDisplayClockSetting+0x1aa>
			sprintf(clock.buffer, "CLOCK %4d.%2d.%2d", clock.year, clock.month, clock.date);
 8001b04:	4b2f      	ldr	r3, [pc, #188]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	4b2e      	ldr	r3, [pc, #184]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001b0a:	6859      	ldr	r1, [r3, #4]
 8001b0c:	4b2d      	ldr	r3, [pc, #180]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	9300      	str	r3, [sp, #0]
 8001b12:	460b      	mov	r3, r1
 8001b14:	492d      	ldr	r1, [pc, #180]	@ (8001bcc <clcdDisplayClockSetting+0x258>)
 8001b16:	482e      	ldr	r0, [pc, #184]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001b18:	f004 fea0 	bl	800685c <siprintf>
 8001b1c:	e007      	b.n	8001b2e <clcdDisplayClockSetting+0x1ba>
		} else {
			sprintf(clock.buffer, "CLOCK %4d.%2d.  ", clock.year, clock.month);
 8001b1e:	4b29      	ldr	r3, [pc, #164]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	4b28      	ldr	r3, [pc, #160]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	492f      	ldr	r1, [pc, #188]	@ (8001be4 <clcdDisplayClockSetting+0x270>)
 8001b28:	4829      	ldr	r0, [pc, #164]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001b2a:	f004 fe97 	bl	800685c <siprintf>
		}
		CLCD_Puts(0, 0, clock.buffer);
 8001b2e:	4a28      	ldr	r2, [pc, #160]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001b30:	2100      	movs	r1, #0
 8001b32:	2000      	movs	r0, #0
 8001b34:	f7ff fbe0 	bl	80012f8 <CLCD_Puts>
		sprintf(clock.buffer, "SET     %02d:%02d:%02d", clock.hour, clock.minute, clock.second);
 8001b38:	4b22      	ldr	r3, [pc, #136]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001b3a:	68da      	ldr	r2, [r3, #12]
 8001b3c:	4b21      	ldr	r3, [pc, #132]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001b3e:	6919      	ldr	r1, [r3, #16]
 8001b40:	4b20      	ldr	r3, [pc, #128]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001b42:	695b      	ldr	r3, [r3, #20]
 8001b44:	9300      	str	r3, [sp, #0]
 8001b46:	460b      	mov	r3, r1
 8001b48:	4922      	ldr	r1, [pc, #136]	@ (8001bd4 <clcdDisplayClockSetting+0x260>)
 8001b4a:	4821      	ldr	r0, [pc, #132]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001b4c:	f004 fe86 	bl	800685c <siprintf>
		CLCD_Puts(0, 1, clock.buffer);
 8001b50:	4a1f      	ldr	r2, [pc, #124]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001b52:	2101      	movs	r1, #1
 8001b54:	2000      	movs	r0, #0
 8001b56:	f7ff fbcf 	bl	80012f8 <CLCD_Puts>
		break;
 8001b5a:	e07b      	b.n	8001c54 <clcdDisplayClockSetting+0x2e0>
	case MONTH:
		if(clock.waitingTime == 0 || clock.blink == TRUE) {
 8001b5c:	4b19      	ldr	r3, [pc, #100]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001b5e:	7fdb      	ldrb	r3, [r3, #31]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d003      	beq.n	8001b6c <clcdDisplayClockSetting+0x1f8>
 8001b64:	4b17      	ldr	r3, [pc, #92]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001b66:	7f9b      	ldrb	r3, [r3, #30]
 8001b68:	2b01      	cmp	r3, #1
 8001b6a:	d10c      	bne.n	8001b86 <clcdDisplayClockSetting+0x212>
			sprintf(clock.buffer, "CLOCK %4d.%2d.%2d", clock.year, clock.month, clock.date);
 8001b6c:	4b15      	ldr	r3, [pc, #84]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	4b14      	ldr	r3, [pc, #80]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001b72:	6859      	ldr	r1, [r3, #4]
 8001b74:	4b13      	ldr	r3, [pc, #76]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	9300      	str	r3, [sp, #0]
 8001b7a:	460b      	mov	r3, r1
 8001b7c:	4913      	ldr	r1, [pc, #76]	@ (8001bcc <clcdDisplayClockSetting+0x258>)
 8001b7e:	4814      	ldr	r0, [pc, #80]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001b80:	f004 fe6c 	bl	800685c <siprintf>
 8001b84:	e007      	b.n	8001b96 <clcdDisplayClockSetting+0x222>
		} else {
			sprintf(clock.buffer, "CLOCK %4d.  .%2d", clock.year, clock.date);
 8001b86:	4b0f      	ldr	r3, [pc, #60]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	4916      	ldr	r1, [pc, #88]	@ (8001be8 <clcdDisplayClockSetting+0x274>)
 8001b90:	480f      	ldr	r0, [pc, #60]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001b92:	f004 fe63 	bl	800685c <siprintf>
		}
		CLCD_Puts(0, 0, clock.buffer);
 8001b96:	4a0e      	ldr	r2, [pc, #56]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001b98:	2100      	movs	r1, #0
 8001b9a:	2000      	movs	r0, #0
 8001b9c:	f7ff fbac 	bl	80012f8 <CLCD_Puts>
		sprintf(clock.buffer, "SET     %02d:%02d:%02d", clock.hour, clock.minute, clock.second);
 8001ba0:	4b08      	ldr	r3, [pc, #32]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001ba2:	68da      	ldr	r2, [r3, #12]
 8001ba4:	4b07      	ldr	r3, [pc, #28]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001ba6:	6919      	ldr	r1, [r3, #16]
 8001ba8:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <clcdDisplayClockSetting+0x250>)
 8001baa:	695b      	ldr	r3, [r3, #20]
 8001bac:	9300      	str	r3, [sp, #0]
 8001bae:	460b      	mov	r3, r1
 8001bb0:	4908      	ldr	r1, [pc, #32]	@ (8001bd4 <clcdDisplayClockSetting+0x260>)
 8001bb2:	4807      	ldr	r0, [pc, #28]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001bb4:	f004 fe52 	bl	800685c <siprintf>
		CLCD_Puts(0, 1, clock.buffer);
 8001bb8:	4a05      	ldr	r2, [pc, #20]	@ (8001bd0 <clcdDisplayClockSetting+0x25c>)
 8001bba:	2101      	movs	r1, #1
 8001bbc:	2000      	movs	r0, #0
 8001bbe:	f7ff fb9b 	bl	80012f8 <CLCD_Puts>
		break;
 8001bc2:	e047      	b.n	8001c54 <clcdDisplayClockSetting+0x2e0>
 8001bc4:	20000018 	.word	0x20000018
 8001bc8:	20000184 	.word	0x20000184
 8001bcc:	08007254 	.word	0x08007254
 8001bd0:	20000039 	.word	0x20000039
 8001bd4:	08007268 	.word	0x08007268
 8001bd8:	08007280 	.word	0x08007280
 8001bdc:	08007298 	.word	0x08007298
 8001be0:	080072b0 	.word	0x080072b0
 8001be4:	080072c8 	.word	0x080072c8
 8001be8:	080072dc 	.word	0x080072dc
	case YEAR:
		if(clock.waitingTime == 0 || clock.blink == TRUE) {
 8001bec:	4b1b      	ldr	r3, [pc, #108]	@ (8001c5c <clcdDisplayClockSetting+0x2e8>)
 8001bee:	7fdb      	ldrb	r3, [r3, #31]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d003      	beq.n	8001bfc <clcdDisplayClockSetting+0x288>
 8001bf4:	4b19      	ldr	r3, [pc, #100]	@ (8001c5c <clcdDisplayClockSetting+0x2e8>)
 8001bf6:	7f9b      	ldrb	r3, [r3, #30]
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	d10c      	bne.n	8001c16 <clcdDisplayClockSetting+0x2a2>
			sprintf(clock.buffer, "CLOCK %4d.%2d.%2d", clock.year, clock.month, clock.date);
 8001bfc:	4b17      	ldr	r3, [pc, #92]	@ (8001c5c <clcdDisplayClockSetting+0x2e8>)
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	4b16      	ldr	r3, [pc, #88]	@ (8001c5c <clcdDisplayClockSetting+0x2e8>)
 8001c02:	6859      	ldr	r1, [r3, #4]
 8001c04:	4b15      	ldr	r3, [pc, #84]	@ (8001c5c <clcdDisplayClockSetting+0x2e8>)
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	9300      	str	r3, [sp, #0]
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	4914      	ldr	r1, [pc, #80]	@ (8001c60 <clcdDisplayClockSetting+0x2ec>)
 8001c0e:	4815      	ldr	r0, [pc, #84]	@ (8001c64 <clcdDisplayClockSetting+0x2f0>)
 8001c10:	f004 fe24 	bl	800685c <siprintf>
 8001c14:	e007      	b.n	8001c26 <clcdDisplayClockSetting+0x2b2>
		} else {
			sprintf(clock.buffer, "CLOCK     .%2d.%2d", clock.month, clock.date);
 8001c16:	4b11      	ldr	r3, [pc, #68]	@ (8001c5c <clcdDisplayClockSetting+0x2e8>)
 8001c18:	685a      	ldr	r2, [r3, #4]
 8001c1a:	4b10      	ldr	r3, [pc, #64]	@ (8001c5c <clcdDisplayClockSetting+0x2e8>)
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	4912      	ldr	r1, [pc, #72]	@ (8001c68 <clcdDisplayClockSetting+0x2f4>)
 8001c20:	4810      	ldr	r0, [pc, #64]	@ (8001c64 <clcdDisplayClockSetting+0x2f0>)
 8001c22:	f004 fe1b 	bl	800685c <siprintf>
		}
		CLCD_Puts(0, 0, clock.buffer);
 8001c26:	4a0f      	ldr	r2, [pc, #60]	@ (8001c64 <clcdDisplayClockSetting+0x2f0>)
 8001c28:	2100      	movs	r1, #0
 8001c2a:	2000      	movs	r0, #0
 8001c2c:	f7ff fb64 	bl	80012f8 <CLCD_Puts>
		sprintf(clock.buffer, "SET     %02d:%02d:%02d", clock.hour, clock.minute, clock.second);
 8001c30:	4b0a      	ldr	r3, [pc, #40]	@ (8001c5c <clcdDisplayClockSetting+0x2e8>)
 8001c32:	68da      	ldr	r2, [r3, #12]
 8001c34:	4b09      	ldr	r3, [pc, #36]	@ (8001c5c <clcdDisplayClockSetting+0x2e8>)
 8001c36:	6919      	ldr	r1, [r3, #16]
 8001c38:	4b08      	ldr	r3, [pc, #32]	@ (8001c5c <clcdDisplayClockSetting+0x2e8>)
 8001c3a:	695b      	ldr	r3, [r3, #20]
 8001c3c:	9300      	str	r3, [sp, #0]
 8001c3e:	460b      	mov	r3, r1
 8001c40:	490a      	ldr	r1, [pc, #40]	@ (8001c6c <clcdDisplayClockSetting+0x2f8>)
 8001c42:	4808      	ldr	r0, [pc, #32]	@ (8001c64 <clcdDisplayClockSetting+0x2f0>)
 8001c44:	f004 fe0a 	bl	800685c <siprintf>
		CLCD_Puts(0, 1, clock.buffer);
 8001c48:	4a06      	ldr	r2, [pc, #24]	@ (8001c64 <clcdDisplayClockSetting+0x2f0>)
 8001c4a:	2101      	movs	r1, #1
 8001c4c:	2000      	movs	r0, #0
 8001c4e:	f7ff fb53 	bl	80012f8 <CLCD_Puts>
		break;
 8001c52:	bf00      	nop
	}
}
 8001c54:	bf00      	nop
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000018 	.word	0x20000018
 8001c60:	08007254 	.word	0x08007254
 8001c64:	20000039 	.word	0x20000039
 8001c68:	080072f0 	.word	0x080072f0
 8001c6c:	08007268 	.word	0x08007268

08001c70 <settingTime>:

void settingTime() {	//  2    
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
	if(clockSet == YEAR) {
 8001c74:	4b09      	ldr	r3, [pc, #36]	@ (8001c9c <settingTime+0x2c>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	2b05      	cmp	r3, #5
 8001c7a:	d103      	bne.n	8001c84 <settingTime+0x14>
		clockSet = SECOND;
 8001c7c:	4b07      	ldr	r3, [pc, #28]	@ (8001c9c <settingTime+0x2c>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	701a      	strb	r2, [r3, #0]
	} else {
		clockSet++;
	}
}
 8001c82:	e005      	b.n	8001c90 <settingTime+0x20>
		clockSet++;
 8001c84:	4b05      	ldr	r3, [pc, #20]	@ (8001c9c <settingTime+0x2c>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	3301      	adds	r3, #1
 8001c8a:	b2da      	uxtb	r2, r3
 8001c8c:	4b03      	ldr	r3, [pc, #12]	@ (8001c9c <settingTime+0x2c>)
 8001c8e:	701a      	strb	r2, [r3, #0]
}
 8001c90:	bf00      	nop
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	20000184 	.word	0x20000184

08001ca0 <incrementTime>:

void incrementTime() {	//  3 ( )
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
	switch(clockSet) {
 8001ca4:	4b64      	ldr	r3, [pc, #400]	@ (8001e38 <incrementTime+0x198>)
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	2b05      	cmp	r3, #5
 8001caa:	f200 80c3 	bhi.w	8001e34 <incrementTime+0x194>
 8001cae:	a201      	add	r2, pc, #4	@ (adr r2, 8001cb4 <incrementTime+0x14>)
 8001cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cb4:	08001ccd 	.word	0x08001ccd
 8001cb8:	08001cdb 	.word	0x08001cdb
 8001cbc:	08001cf7 	.word	0x08001cf7
 8001cc0:	08001d13 	.word	0x08001d13
 8001cc4:	08001d7d 	.word	0x08001d7d
 8001cc8:	08001def 	.word	0x08001def
	case SECOND:
		clock.second = 0;
 8001ccc:	4b5b      	ldr	r3, [pc, #364]	@ (8001e3c <incrementTime+0x19c>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	615a      	str	r2, [r3, #20]
		clock.millisecond = 0;
 8001cd2:	4b5a      	ldr	r3, [pc, #360]	@ (8001e3c <incrementTime+0x19c>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	619a      	str	r2, [r3, #24]
		break;
 8001cd8:	e0ac      	b.n	8001e34 <incrementTime+0x194>
	case MINUTE:
		if(clock.minute == 59) {
 8001cda:	4b58      	ldr	r3, [pc, #352]	@ (8001e3c <incrementTime+0x19c>)
 8001cdc:	691b      	ldr	r3, [r3, #16]
 8001cde:	2b3b      	cmp	r3, #59	@ 0x3b
 8001ce0:	d103      	bne.n	8001cea <incrementTime+0x4a>
			clock.minute = 0;
 8001ce2:	4b56      	ldr	r3, [pc, #344]	@ (8001e3c <incrementTime+0x19c>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	611a      	str	r2, [r3, #16]
		} else {
			clock.minute++;
		}
		break;
 8001ce8:	e0a4      	b.n	8001e34 <incrementTime+0x194>
			clock.minute++;
 8001cea:	4b54      	ldr	r3, [pc, #336]	@ (8001e3c <incrementTime+0x19c>)
 8001cec:	691b      	ldr	r3, [r3, #16]
 8001cee:	3301      	adds	r3, #1
 8001cf0:	4a52      	ldr	r2, [pc, #328]	@ (8001e3c <incrementTime+0x19c>)
 8001cf2:	6113      	str	r3, [r2, #16]
		break;
 8001cf4:	e09e      	b.n	8001e34 <incrementTime+0x194>
	case HOUR:
		if(clock.hour == 23) {
 8001cf6:	4b51      	ldr	r3, [pc, #324]	@ (8001e3c <incrementTime+0x19c>)
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	2b17      	cmp	r3, #23
 8001cfc:	d103      	bne.n	8001d06 <incrementTime+0x66>
			clock.hour = 0;
 8001cfe:	4b4f      	ldr	r3, [pc, #316]	@ (8001e3c <incrementTime+0x19c>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	60da      	str	r2, [r3, #12]
		} else {
			clock.hour++;
		}
		break;
 8001d04:	e096      	b.n	8001e34 <incrementTime+0x194>
			clock.hour++;
 8001d06:	4b4d      	ldr	r3, [pc, #308]	@ (8001e3c <incrementTime+0x19c>)
 8001d08:	68db      	ldr	r3, [r3, #12]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	4a4b      	ldr	r2, [pc, #300]	@ (8001e3c <incrementTime+0x19c>)
 8001d0e:	60d3      	str	r3, [r2, #12]
		break;
 8001d10:	e090      	b.n	8001e34 <incrementTime+0x194>
	case DATE:
		clock.date++;
 8001d12:	4b4a      	ldr	r3, [pc, #296]	@ (8001e3c <incrementTime+0x19c>)
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	3301      	adds	r3, #1
 8001d18:	4a48      	ldr	r2, [pc, #288]	@ (8001e3c <incrementTime+0x19c>)
 8001d1a:	6093      	str	r3, [r2, #8]
		if(clock.month == 2) {
 8001d1c:	4b47      	ldr	r3, [pc, #284]	@ (8001e3c <incrementTime+0x19c>)
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	2b02      	cmp	r3, #2
 8001d22:	d113      	bne.n	8001d4c <incrementTime+0xac>
			if(clock.leapYear == TRUE) {
 8001d24:	4b45      	ldr	r3, [pc, #276]	@ (8001e3c <incrementTime+0x19c>)
 8001d26:	7f1b      	ldrb	r3, [r3, #28]
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d107      	bne.n	8001d3c <incrementTime+0x9c>
				if(clock.date > 29) {
 8001d2c:	4b43      	ldr	r3, [pc, #268]	@ (8001e3c <incrementTime+0x19c>)
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	2b1d      	cmp	r3, #29
 8001d32:	dd7a      	ble.n	8001e2a <incrementTime+0x18a>
					clock.date = 1;
 8001d34:	4b41      	ldr	r3, [pc, #260]	@ (8001e3c <incrementTime+0x19c>)
 8001d36:	2201      	movs	r2, #1
 8001d38:	609a      	str	r2, [r3, #8]
		} else if(clock.thiryMonth == FALSE) { //  31  1, 3, 5, 7, 8, 10, 12
			if(clock.date > 31) {
				clock.date = 1;
			}
		}
		break;
 8001d3a:	e076      	b.n	8001e2a <incrementTime+0x18a>
				if(clock.date > 28) {
 8001d3c:	4b3f      	ldr	r3, [pc, #252]	@ (8001e3c <incrementTime+0x19c>)
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	2b1c      	cmp	r3, #28
 8001d42:	dd72      	ble.n	8001e2a <incrementTime+0x18a>
					clock.date = 1;
 8001d44:	4b3d      	ldr	r3, [pc, #244]	@ (8001e3c <incrementTime+0x19c>)
 8001d46:	2201      	movs	r2, #1
 8001d48:	609a      	str	r2, [r3, #8]
		break;
 8001d4a:	e06e      	b.n	8001e2a <incrementTime+0x18a>
		} else if(clock.thiryMonth == TRUE) { //  30  4, 6, 9, 11
 8001d4c:	4b3b      	ldr	r3, [pc, #236]	@ (8001e3c <incrementTime+0x19c>)
 8001d4e:	7f5b      	ldrb	r3, [r3, #29]
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d107      	bne.n	8001d64 <incrementTime+0xc4>
			if(clock.date > 30) {
 8001d54:	4b39      	ldr	r3, [pc, #228]	@ (8001e3c <incrementTime+0x19c>)
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	2b1e      	cmp	r3, #30
 8001d5a:	dd66      	ble.n	8001e2a <incrementTime+0x18a>
				clock.date = 1;
 8001d5c:	4b37      	ldr	r3, [pc, #220]	@ (8001e3c <incrementTime+0x19c>)
 8001d5e:	2201      	movs	r2, #1
 8001d60:	609a      	str	r2, [r3, #8]
		break;
 8001d62:	e062      	b.n	8001e2a <incrementTime+0x18a>
		} else if(clock.thiryMonth == FALSE) { //  31  1, 3, 5, 7, 8, 10, 12
 8001d64:	4b35      	ldr	r3, [pc, #212]	@ (8001e3c <incrementTime+0x19c>)
 8001d66:	7f5b      	ldrb	r3, [r3, #29]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d15e      	bne.n	8001e2a <incrementTime+0x18a>
			if(clock.date > 31) {
 8001d6c:	4b33      	ldr	r3, [pc, #204]	@ (8001e3c <incrementTime+0x19c>)
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	2b1f      	cmp	r3, #31
 8001d72:	dd5a      	ble.n	8001e2a <incrementTime+0x18a>
				clock.date = 1;
 8001d74:	4b31      	ldr	r3, [pc, #196]	@ (8001e3c <incrementTime+0x19c>)
 8001d76:	2201      	movs	r2, #1
 8001d78:	609a      	str	r2, [r3, #8]
		break;
 8001d7a:	e056      	b.n	8001e2a <incrementTime+0x18a>
	case MONTH:
		clock.month++;
 8001d7c:	4b2f      	ldr	r3, [pc, #188]	@ (8001e3c <incrementTime+0x19c>)
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	3301      	adds	r3, #1
 8001d82:	4a2e      	ldr	r2, [pc, #184]	@ (8001e3c <incrementTime+0x19c>)
 8001d84:	6053      	str	r3, [r2, #4]
		clock.thiryMonth = isThirtyDays(clock.month);
 8001d86:	4b2d      	ldr	r3, [pc, #180]	@ (8001e3c <incrementTime+0x19c>)
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7ff fd96 	bl	80018bc <isThirtyDays>
 8001d90:	4603      	mov	r3, r0
 8001d92:	b2da      	uxtb	r2, r3
 8001d94:	4b29      	ldr	r3, [pc, #164]	@ (8001e3c <incrementTime+0x19c>)
 8001d96:	775a      	strb	r2, [r3, #29]
		if(clock.month == 2) {
 8001d98:	4b28      	ldr	r3, [pc, #160]	@ (8001e3c <incrementTime+0x19c>)
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	2b02      	cmp	r3, #2
 8001d9e:	d113      	bne.n	8001dc8 <incrementTime+0x128>
			if(clock.leapYear == TRUE) {
 8001da0:	4b26      	ldr	r3, [pc, #152]	@ (8001e3c <incrementTime+0x19c>)
 8001da2:	7f1b      	ldrb	r3, [r3, #28]
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d107      	bne.n	8001db8 <incrementTime+0x118>
				if(clock.date > 29) {
 8001da8:	4b24      	ldr	r3, [pc, #144]	@ (8001e3c <incrementTime+0x19c>)
 8001daa:	689b      	ldr	r3, [r3, #8]
 8001dac:	2b1d      	cmp	r3, #29
 8001dae:	dd16      	ble.n	8001dde <incrementTime+0x13e>
					clock.date = 29;
 8001db0:	4b22      	ldr	r3, [pc, #136]	@ (8001e3c <incrementTime+0x19c>)
 8001db2:	221d      	movs	r2, #29
 8001db4:	609a      	str	r2, [r3, #8]
 8001db6:	e012      	b.n	8001dde <incrementTime+0x13e>
				}
			} else {
				if(clock.date > 28) {
 8001db8:	4b20      	ldr	r3, [pc, #128]	@ (8001e3c <incrementTime+0x19c>)
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	2b1c      	cmp	r3, #28
 8001dbe:	dd0e      	ble.n	8001dde <incrementTime+0x13e>
					clock.date = 28;
 8001dc0:	4b1e      	ldr	r3, [pc, #120]	@ (8001e3c <incrementTime+0x19c>)
 8001dc2:	221c      	movs	r2, #28
 8001dc4:	609a      	str	r2, [r3, #8]
 8001dc6:	e00a      	b.n	8001dde <incrementTime+0x13e>
				}
			}
		} else if(clock.thiryMonth == TRUE) {
 8001dc8:	4b1c      	ldr	r3, [pc, #112]	@ (8001e3c <incrementTime+0x19c>)
 8001dca:	7f5b      	ldrb	r3, [r3, #29]
 8001dcc:	2b01      	cmp	r3, #1
 8001dce:	d106      	bne.n	8001dde <incrementTime+0x13e>
			if(clock.date > 30) {
 8001dd0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e3c <incrementTime+0x19c>)
 8001dd2:	689b      	ldr	r3, [r3, #8]
 8001dd4:	2b1e      	cmp	r3, #30
 8001dd6:	dd02      	ble.n	8001dde <incrementTime+0x13e>
				clock.date = 30;
 8001dd8:	4b18      	ldr	r3, [pc, #96]	@ (8001e3c <incrementTime+0x19c>)
 8001dda:	221e      	movs	r2, #30
 8001ddc:	609a      	str	r2, [r3, #8]
			}
		}
		if(clock.month > 12) {
 8001dde:	4b17      	ldr	r3, [pc, #92]	@ (8001e3c <incrementTime+0x19c>)
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	2b0c      	cmp	r3, #12
 8001de4:	dd23      	ble.n	8001e2e <incrementTime+0x18e>
			clock.month = 1;
 8001de6:	4b15      	ldr	r3, [pc, #84]	@ (8001e3c <incrementTime+0x19c>)
 8001de8:	2201      	movs	r2, #1
 8001dea:	605a      	str	r2, [r3, #4]
		}
		break;
 8001dec:	e01f      	b.n	8001e2e <incrementTime+0x18e>
	case YEAR:
		clock.year++;
 8001dee:	4b13      	ldr	r3, [pc, #76]	@ (8001e3c <incrementTime+0x19c>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	3301      	adds	r3, #1
 8001df4:	4a11      	ldr	r2, [pc, #68]	@ (8001e3c <incrementTime+0x19c>)
 8001df6:	6013      	str	r3, [r2, #0]
		clock.leapYear = leapYearCalculator(clock.year);
 8001df8:	4b10      	ldr	r3, [pc, #64]	@ (8001e3c <incrementTime+0x19c>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff fd29 	bl	8001854 <leapYearCalculator>
 8001e02:	4603      	mov	r3, r0
 8001e04:	b2da      	uxtb	r2, r3
 8001e06:	4b0d      	ldr	r3, [pc, #52]	@ (8001e3c <incrementTime+0x19c>)
 8001e08:	771a      	strb	r2, [r3, #28]
		if(clock.leapYear == FALSE) {
 8001e0a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e3c <incrementTime+0x19c>)
 8001e0c:	7f1b      	ldrb	r3, [r3, #28]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d10f      	bne.n	8001e32 <incrementTime+0x192>
			if(clock.month == 2 && clock.date > 28) {
 8001e12:	4b0a      	ldr	r3, [pc, #40]	@ (8001e3c <incrementTime+0x19c>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	2b02      	cmp	r3, #2
 8001e18:	d10b      	bne.n	8001e32 <incrementTime+0x192>
 8001e1a:	4b08      	ldr	r3, [pc, #32]	@ (8001e3c <incrementTime+0x19c>)
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	2b1c      	cmp	r3, #28
 8001e20:	dd07      	ble.n	8001e32 <incrementTime+0x192>
				clock.date = 28;
 8001e22:	4b06      	ldr	r3, [pc, #24]	@ (8001e3c <incrementTime+0x19c>)
 8001e24:	221c      	movs	r2, #28
 8001e26:	609a      	str	r2, [r3, #8]
			}
		}
		break;
 8001e28:	e003      	b.n	8001e32 <incrementTime+0x192>
		break;
 8001e2a:	bf00      	nop
 8001e2c:	e002      	b.n	8001e34 <incrementTime+0x194>
		break;
 8001e2e:	bf00      	nop
 8001e30:	e000      	b.n	8001e34 <incrementTime+0x194>
		break;
 8001e32:	bf00      	nop
	}
}
 8001e34:	bf00      	nop
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	20000184 	.word	0x20000184
 8001e3c:	20000018 	.word	0x20000018

08001e40 <decrementTime>:

void decrementTime() {	//  4 ( )
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
	switch(clockSet) {
 8001e44:	4b68      	ldr	r3, [pc, #416]	@ (8001fe8 <decrementTime+0x1a8>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	2b05      	cmp	r3, #5
 8001e4a:	f200 80ca 	bhi.w	8001fe2 <decrementTime+0x1a2>
 8001e4e:	a201      	add	r2, pc, #4	@ (adr r2, 8001e54 <decrementTime+0x14>)
 8001e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e54:	08001e6d 	.word	0x08001e6d
 8001e58:	08001e7b 	.word	0x08001e7b
 8001e5c:	08001e97 	.word	0x08001e97
 8001e60:	08001eb3 	.word	0x08001eb3
 8001e64:	08001f1f 	.word	0x08001f1f
 8001e68:	08001f91 	.word	0x08001f91
	case SECOND:
		clock.second = 0;
 8001e6c:	4b5f      	ldr	r3, [pc, #380]	@ (8001fec <decrementTime+0x1ac>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	615a      	str	r2, [r3, #20]
		clock.millisecond = 0;
 8001e72:	4b5e      	ldr	r3, [pc, #376]	@ (8001fec <decrementTime+0x1ac>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	619a      	str	r2, [r3, #24]
		break;
 8001e78:	e0b3      	b.n	8001fe2 <decrementTime+0x1a2>
	case MINUTE:
		if(clock.minute == 0) {
 8001e7a:	4b5c      	ldr	r3, [pc, #368]	@ (8001fec <decrementTime+0x1ac>)
 8001e7c:	691b      	ldr	r3, [r3, #16]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d103      	bne.n	8001e8a <decrementTime+0x4a>
			clock.minute = 59;
 8001e82:	4b5a      	ldr	r3, [pc, #360]	@ (8001fec <decrementTime+0x1ac>)
 8001e84:	223b      	movs	r2, #59	@ 0x3b
 8001e86:	611a      	str	r2, [r3, #16]
		} else {
			clock.minute--;
		}
		break;
 8001e88:	e0ab      	b.n	8001fe2 <decrementTime+0x1a2>
			clock.minute--;
 8001e8a:	4b58      	ldr	r3, [pc, #352]	@ (8001fec <decrementTime+0x1ac>)
 8001e8c:	691b      	ldr	r3, [r3, #16]
 8001e8e:	3b01      	subs	r3, #1
 8001e90:	4a56      	ldr	r2, [pc, #344]	@ (8001fec <decrementTime+0x1ac>)
 8001e92:	6113      	str	r3, [r2, #16]
		break;
 8001e94:	e0a5      	b.n	8001fe2 <decrementTime+0x1a2>
	case HOUR:
		if(clock.hour == 0) {
 8001e96:	4b55      	ldr	r3, [pc, #340]	@ (8001fec <decrementTime+0x1ac>)
 8001e98:	68db      	ldr	r3, [r3, #12]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d103      	bne.n	8001ea6 <decrementTime+0x66>
			clock.hour = 23;
 8001e9e:	4b53      	ldr	r3, [pc, #332]	@ (8001fec <decrementTime+0x1ac>)
 8001ea0:	2217      	movs	r2, #23
 8001ea2:	60da      	str	r2, [r3, #12]
		} else {
			clock.hour--;
		}
		break;
 8001ea4:	e09d      	b.n	8001fe2 <decrementTime+0x1a2>
			clock.hour--;
 8001ea6:	4b51      	ldr	r3, [pc, #324]	@ (8001fec <decrementTime+0x1ac>)
 8001ea8:	68db      	ldr	r3, [r3, #12]
 8001eaa:	3b01      	subs	r3, #1
 8001eac:	4a4f      	ldr	r2, [pc, #316]	@ (8001fec <decrementTime+0x1ac>)
 8001eae:	60d3      	str	r3, [r2, #12]
		break;
 8001eb0:	e097      	b.n	8001fe2 <decrementTime+0x1a2>
	case DATE:
		clock.date--;
 8001eb2:	4b4e      	ldr	r3, [pc, #312]	@ (8001fec <decrementTime+0x1ac>)
 8001eb4:	689b      	ldr	r3, [r3, #8]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	4a4c      	ldr	r2, [pc, #304]	@ (8001fec <decrementTime+0x1ac>)
 8001eba:	6093      	str	r3, [r2, #8]
		if(clock.month == 2) {
 8001ebc:	4b4b      	ldr	r3, [pc, #300]	@ (8001fec <decrementTime+0x1ac>)
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	2b02      	cmp	r3, #2
 8001ec2:	d114      	bne.n	8001eee <decrementTime+0xae>
			if(clock.leapYear == TRUE) {
 8001ec4:	4b49      	ldr	r3, [pc, #292]	@ (8001fec <decrementTime+0x1ac>)
 8001ec6:	7f1b      	ldrb	r3, [r3, #28]
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d108      	bne.n	8001ede <decrementTime+0x9e>
				if(clock.date < 1) {
 8001ecc:	4b47      	ldr	r3, [pc, #284]	@ (8001fec <decrementTime+0x1ac>)
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	f300 8081 	bgt.w	8001fd8 <decrementTime+0x198>
					clock.date = 29;
 8001ed6:	4b45      	ldr	r3, [pc, #276]	@ (8001fec <decrementTime+0x1ac>)
 8001ed8:	221d      	movs	r2, #29
 8001eda:	609a      	str	r2, [r3, #8]
		} else if(clock.thiryMonth == FALSE) { //  31  1, 3, 5, 7, 8, 10, 12
			if(clock.date < 1) {
				clock.date = 31;
			}
		}
		break;
 8001edc:	e07c      	b.n	8001fd8 <decrementTime+0x198>
				if(clock.date < 1) {
 8001ede:	4b43      	ldr	r3, [pc, #268]	@ (8001fec <decrementTime+0x1ac>)
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	dc78      	bgt.n	8001fd8 <decrementTime+0x198>
					clock.date = 28;
 8001ee6:	4b41      	ldr	r3, [pc, #260]	@ (8001fec <decrementTime+0x1ac>)
 8001ee8:	221c      	movs	r2, #28
 8001eea:	609a      	str	r2, [r3, #8]
		break;
 8001eec:	e074      	b.n	8001fd8 <decrementTime+0x198>
		} else if(clock.thiryMonth == TRUE) { //  30  4, 6, 9, 11
 8001eee:	4b3f      	ldr	r3, [pc, #252]	@ (8001fec <decrementTime+0x1ac>)
 8001ef0:	7f5b      	ldrb	r3, [r3, #29]
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d107      	bne.n	8001f06 <decrementTime+0xc6>
			if(clock.date < 1) {
 8001ef6:	4b3d      	ldr	r3, [pc, #244]	@ (8001fec <decrementTime+0x1ac>)
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	dc6c      	bgt.n	8001fd8 <decrementTime+0x198>
				clock.date = 30;
 8001efe:	4b3b      	ldr	r3, [pc, #236]	@ (8001fec <decrementTime+0x1ac>)
 8001f00:	221e      	movs	r2, #30
 8001f02:	609a      	str	r2, [r3, #8]
		break;
 8001f04:	e068      	b.n	8001fd8 <decrementTime+0x198>
		} else if(clock.thiryMonth == FALSE) { //  31  1, 3, 5, 7, 8, 10, 12
 8001f06:	4b39      	ldr	r3, [pc, #228]	@ (8001fec <decrementTime+0x1ac>)
 8001f08:	7f5b      	ldrb	r3, [r3, #29]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d164      	bne.n	8001fd8 <decrementTime+0x198>
			if(clock.date < 1) {
 8001f0e:	4b37      	ldr	r3, [pc, #220]	@ (8001fec <decrementTime+0x1ac>)
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	dc60      	bgt.n	8001fd8 <decrementTime+0x198>
				clock.date = 31;
 8001f16:	4b35      	ldr	r3, [pc, #212]	@ (8001fec <decrementTime+0x1ac>)
 8001f18:	221f      	movs	r2, #31
 8001f1a:	609a      	str	r2, [r3, #8]
		break;
 8001f1c:	e05c      	b.n	8001fd8 <decrementTime+0x198>
	case MONTH:
		clock.month--;
 8001f1e:	4b33      	ldr	r3, [pc, #204]	@ (8001fec <decrementTime+0x1ac>)
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	3b01      	subs	r3, #1
 8001f24:	4a31      	ldr	r2, [pc, #196]	@ (8001fec <decrementTime+0x1ac>)
 8001f26:	6053      	str	r3, [r2, #4]
		clock.thiryMonth = isThirtyDays(clock.month);
 8001f28:	4b30      	ldr	r3, [pc, #192]	@ (8001fec <decrementTime+0x1ac>)
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	f7ff fcc5 	bl	80018bc <isThirtyDays>
 8001f32:	4603      	mov	r3, r0
 8001f34:	b2da      	uxtb	r2, r3
 8001f36:	4b2d      	ldr	r3, [pc, #180]	@ (8001fec <decrementTime+0x1ac>)
 8001f38:	775a      	strb	r2, [r3, #29]
		if(clock.month == 2) {
 8001f3a:	4b2c      	ldr	r3, [pc, #176]	@ (8001fec <decrementTime+0x1ac>)
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d113      	bne.n	8001f6a <decrementTime+0x12a>
			if(clock.leapYear == TRUE) {
 8001f42:	4b2a      	ldr	r3, [pc, #168]	@ (8001fec <decrementTime+0x1ac>)
 8001f44:	7f1b      	ldrb	r3, [r3, #28]
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d107      	bne.n	8001f5a <decrementTime+0x11a>
				if(clock.date > 29) {
 8001f4a:	4b28      	ldr	r3, [pc, #160]	@ (8001fec <decrementTime+0x1ac>)
 8001f4c:	689b      	ldr	r3, [r3, #8]
 8001f4e:	2b1d      	cmp	r3, #29
 8001f50:	dd16      	ble.n	8001f80 <decrementTime+0x140>
					clock.date = 29;
 8001f52:	4b26      	ldr	r3, [pc, #152]	@ (8001fec <decrementTime+0x1ac>)
 8001f54:	221d      	movs	r2, #29
 8001f56:	609a      	str	r2, [r3, #8]
 8001f58:	e012      	b.n	8001f80 <decrementTime+0x140>
				}
			} else {
				if(clock.date > 28) {
 8001f5a:	4b24      	ldr	r3, [pc, #144]	@ (8001fec <decrementTime+0x1ac>)
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	2b1c      	cmp	r3, #28
 8001f60:	dd0e      	ble.n	8001f80 <decrementTime+0x140>
					clock.date = 28;
 8001f62:	4b22      	ldr	r3, [pc, #136]	@ (8001fec <decrementTime+0x1ac>)
 8001f64:	221c      	movs	r2, #28
 8001f66:	609a      	str	r2, [r3, #8]
 8001f68:	e00a      	b.n	8001f80 <decrementTime+0x140>
				}
			}
		} else if(clock.thiryMonth == TRUE) {
 8001f6a:	4b20      	ldr	r3, [pc, #128]	@ (8001fec <decrementTime+0x1ac>)
 8001f6c:	7f5b      	ldrb	r3, [r3, #29]
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d106      	bne.n	8001f80 <decrementTime+0x140>
			if(clock.date > 30) {
 8001f72:	4b1e      	ldr	r3, [pc, #120]	@ (8001fec <decrementTime+0x1ac>)
 8001f74:	689b      	ldr	r3, [r3, #8]
 8001f76:	2b1e      	cmp	r3, #30
 8001f78:	dd02      	ble.n	8001f80 <decrementTime+0x140>
				clock.date = 30;
 8001f7a:	4b1c      	ldr	r3, [pc, #112]	@ (8001fec <decrementTime+0x1ac>)
 8001f7c:	221e      	movs	r2, #30
 8001f7e:	609a      	str	r2, [r3, #8]
			}
		}
		if(clock.month < 1) {
 8001f80:	4b1a      	ldr	r3, [pc, #104]	@ (8001fec <decrementTime+0x1ac>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	dc29      	bgt.n	8001fdc <decrementTime+0x19c>
			clock.month = 12;
 8001f88:	4b18      	ldr	r3, [pc, #96]	@ (8001fec <decrementTime+0x1ac>)
 8001f8a:	220c      	movs	r2, #12
 8001f8c:	605a      	str	r2, [r3, #4]
		}
		break;
 8001f8e:	e025      	b.n	8001fdc <decrementTime+0x19c>
	case YEAR:
		if(clock.year > 1900) {
 8001f90:	4b16      	ldr	r3, [pc, #88]	@ (8001fec <decrementTime+0x1ac>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f240 726c 	movw	r2, #1900	@ 0x76c
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	dd04      	ble.n	8001fa6 <decrementTime+0x166>
			clock.year--;
 8001f9c:	4b13      	ldr	r3, [pc, #76]	@ (8001fec <decrementTime+0x1ac>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	3b01      	subs	r3, #1
 8001fa2:	4a12      	ldr	r2, [pc, #72]	@ (8001fec <decrementTime+0x1ac>)
 8001fa4:	6013      	str	r3, [r2, #0]
		}
		clock.leapYear = leapYearCalculator(clock.year);
 8001fa6:	4b11      	ldr	r3, [pc, #68]	@ (8001fec <decrementTime+0x1ac>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff fc52 	bl	8001854 <leapYearCalculator>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	b2da      	uxtb	r2, r3
 8001fb4:	4b0d      	ldr	r3, [pc, #52]	@ (8001fec <decrementTime+0x1ac>)
 8001fb6:	771a      	strb	r2, [r3, #28]
		if(clock.leapYear == FALSE) {
 8001fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001fec <decrementTime+0x1ac>)
 8001fba:	7f1b      	ldrb	r3, [r3, #28]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d10f      	bne.n	8001fe0 <decrementTime+0x1a0>
			if(clock.month == 2 && clock.date > 28) {
 8001fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001fec <decrementTime+0x1ac>)
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	2b02      	cmp	r3, #2
 8001fc6:	d10b      	bne.n	8001fe0 <decrementTime+0x1a0>
 8001fc8:	4b08      	ldr	r3, [pc, #32]	@ (8001fec <decrementTime+0x1ac>)
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	2b1c      	cmp	r3, #28
 8001fce:	dd07      	ble.n	8001fe0 <decrementTime+0x1a0>
				clock.date = 28;
 8001fd0:	4b06      	ldr	r3, [pc, #24]	@ (8001fec <decrementTime+0x1ac>)
 8001fd2:	221c      	movs	r2, #28
 8001fd4:	609a      	str	r2, [r3, #8]
			}
		}
		break;
 8001fd6:	e003      	b.n	8001fe0 <decrementTime+0x1a0>
		break;
 8001fd8:	bf00      	nop
 8001fda:	e002      	b.n	8001fe2 <decrementTime+0x1a2>
		break;
 8001fdc:	bf00      	nop
 8001fde:	e000      	b.n	8001fe2 <decrementTime+0x1a2>
		break;
 8001fe0:	bf00      	nop
	}

}
 8001fe2:	bf00      	nop
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	20000184 	.word	0x20000184
 8001fec:	20000018 	.word	0x20000018

08001ff0 <getTimeFormet>:

uint8_t getTimeFormet() {
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
	return clock.timeFormet;
 8001ff4:	4b03      	ldr	r3, [pc, #12]	@ (8002004 <getTimeFormet+0x14>)
 8001ff6:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002002:	4770      	bx	lr
 8002004:	20000018 	.word	0x20000018

08002008 <setTimeFormet>:

void setTimeFormet(int onOff) {
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
	clock.timeFormet = onOff;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	b2da      	uxtb	r2, r3
 8002014:	4b04      	ldr	r3, [pc, #16]	@ (8002028 <setTimeFormet+0x20>)
 8002016:	f883 2020 	strb.w	r2, [r3, #32]
}
 800201a:	bf00      	nop
 800201c:	370c      	adds	r7, #12
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	20000018 	.word	0x20000018

0800202c <setWaitingTime>:

uint8_t getWaitingTime() {
	return clock.waitingTime;
}

void setWaitingTime(uint8_t t) {
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	4603      	mov	r3, r0
 8002034:	71fb      	strb	r3, [r7, #7]
	clock.waitingTime = t;
 8002036:	4a04      	ldr	r2, [pc, #16]	@ (8002048 <setWaitingTime+0x1c>)
 8002038:	79fb      	ldrb	r3, [r7, #7]
 800203a:	77d3      	strb	r3, [r2, #31]
}
 800203c:	bf00      	nop
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr
 8002048:	20000018 	.word	0x20000018

0800204c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002050:	f001 fb1e 	bl	8003690 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002054:	f000 f86a 	bl	800212c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  clock.leapYear = leapYearCalculator(Y);//        
 8002058:	f44f 60fd 	mov.w	r0, #2024	@ 0x7e8
 800205c:	f7ff fbfa 	bl	8001854 <leapYearCalculator>
 8002060:	4603      	mov	r3, r0
 8002062:	b2da      	uxtb	r2, r3
 8002064:	4b2a      	ldr	r3, [pc, #168]	@ (8002110 <main+0xc4>)
 8002066:	771a      	strb	r2, [r3, #28]
  clock.thiryMonth = isThirtyDays(M); 	//         30  
 8002068:	2002      	movs	r0, #2
 800206a:	f7ff fc27 	bl	80018bc <isThirtyDays>
 800206e:	4603      	mov	r3, r0
 8002070:	b2da      	uxtb	r2, r3
 8002072:	4b27      	ldr	r3, [pc, #156]	@ (8002110 <main+0xc4>)
 8002074:	775a      	strb	r2, [r3, #29]
  CLCD_GPIO_Init();
 8002076:	f7fe ff3b 	bl	8000ef0 <CLCD_GPIO_Init>
  CLCD_Init();
 800207a:	f7ff f962 	bl	8001342 <CLCD_Init>
  _7SEG_GPIO_Init();
 800207e:	f7fe fa6f 	bl	8000560 <_7SEG_GPIO_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002082:	f000 f9b7 	bl	80023f4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002086:	f000 f98b 	bl	80023a0 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 800208a:	f000 f953 	bl	8002334 <MX_TIM6_Init>
  MX_TIM2_Init();
 800208e:	f000 f8db 	bl	8002248 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8002092:	f000 f8b5 	bl	8002200 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  // UART call
  HAL_UART_Receive_IT(&huart3, &uartRxfd.uart3_rx_data, sizeof(uartRxfd.uart3_rx_data));
 8002096:	2201      	movs	r2, #1
 8002098:	491e      	ldr	r1, [pc, #120]	@ (8002114 <main+0xc8>)
 800209a:	481f      	ldr	r0, [pc, #124]	@ (8002118 <main+0xcc>)
 800209c:	f003 fcba 	bl	8005a14 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim6);
 80020a0:	481e      	ldr	r0, [pc, #120]	@ (800211c <main+0xd0>)
 80020a2:	f002 fc17 	bl	80048d4 <HAL_TIM_Base_Start_IT>

  TIM2 -> CCR1 = TIM2 -> ARR / 2;
 80020a6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80020aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020ac:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80020b0:	085b      	lsrs	r3, r3, #1
 80020b2:	6353      	str	r3, [r2, #52]	@ 0x34

  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 1);
 80020b4:	2201      	movs	r2, #1
 80020b6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80020ba:	4819      	ldr	r0, [pc, #100]	@ (8002120 <main+0xd4>)
 80020bc:	f001 fed6 	bl	8003e6c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, 1);
 80020c0:	2201      	movs	r2, #1
 80020c2:	2140      	movs	r1, #64	@ 0x40
 80020c4:	4817      	ldr	r0, [pc, #92]	@ (8002124 <main+0xd8>)
 80020c6:	f001 fed1 	bl	8003e6c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, 1);
 80020ca:	2201      	movs	r2, #1
 80020cc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80020d0:	4813      	ldr	r0, [pc, #76]	@ (8002120 <main+0xd4>)
 80020d2:	f001 fecb 	bl	8003e6c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 80020d6:	2201      	movs	r2, #1
 80020d8:	2120      	movs	r1, #32
 80020da:	4813      	ldr	r0, [pc, #76]	@ (8002128 <main+0xdc>)
 80020dc:	f001 fec6 	bl	8003e6c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, 1);
 80020e0:	2201      	movs	r2, #1
 80020e2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80020e6:	480e      	ldr	r0, [pc, #56]	@ (8002120 <main+0xd4>)
 80020e8:	f001 fec0 	bl	8003e6c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 80020ec:	2201      	movs	r2, #1
 80020ee:	2101      	movs	r1, #1
 80020f0:	480d      	ldr	r0, [pc, #52]	@ (8002128 <main+0xdc>)
 80020f2:	f001 febb 	bl	8003e6c <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  running();
 80020f6:	f000 fe93 	bl	8002e20 <running>
	  sw1Controll();
 80020fa:	f000 fea9 	bl	8002e50 <sw1Controll>
	  sw2Controll();
 80020fe:	f000 fef9 	bl	8002ef4 <sw2Controll>
	  sw3Controll();
 8002102:	f000 ffb7 	bl	8003074 <sw3Controll>
	  sw4Controll();
 8002106:	f001 f883 	bl	8003210 <sw4Controll>
	  running();
 800210a:	bf00      	nop
 800210c:	e7f3      	b.n	80020f6 <main+0xaa>
 800210e:	bf00      	nop
 8002110:	20000018 	.word	0x20000018
 8002114:	200002e8 	.word	0x200002e8
 8002118:	20000218 	.word	0x20000218
 800211c:	200001d0 	.word	0x200001d0
 8002120:	40020c00 	.word	0x40020c00
 8002124:	40020800 	.word	0x40020800
 8002128:	40020400 	.word	0x40020400

0800212c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b094      	sub	sp, #80	@ 0x50
 8002130:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002132:	f107 0320 	add.w	r3, r7, #32
 8002136:	2230      	movs	r2, #48	@ 0x30
 8002138:	2100      	movs	r1, #0
 800213a:	4618      	mov	r0, r3
 800213c:	f004 fbae 	bl	800689c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002140:	f107 030c 	add.w	r3, r7, #12
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]
 8002148:	605a      	str	r2, [r3, #4]
 800214a:	609a      	str	r2, [r3, #8]
 800214c:	60da      	str	r2, [r3, #12]
 800214e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002150:	2300      	movs	r3, #0
 8002152:	60bb      	str	r3, [r7, #8]
 8002154:	4b28      	ldr	r3, [pc, #160]	@ (80021f8 <SystemClock_Config+0xcc>)
 8002156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002158:	4a27      	ldr	r2, [pc, #156]	@ (80021f8 <SystemClock_Config+0xcc>)
 800215a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800215e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002160:	4b25      	ldr	r3, [pc, #148]	@ (80021f8 <SystemClock_Config+0xcc>)
 8002162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002164:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002168:	60bb      	str	r3, [r7, #8]
 800216a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800216c:	2300      	movs	r3, #0
 800216e:	607b      	str	r3, [r7, #4]
 8002170:	4b22      	ldr	r3, [pc, #136]	@ (80021fc <SystemClock_Config+0xd0>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	4a21      	ldr	r2, [pc, #132]	@ (80021fc <SystemClock_Config+0xd0>)
 8002176:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800217a:	6013      	str	r3, [r2, #0]
 800217c:	4b1f      	ldr	r3, [pc, #124]	@ (80021fc <SystemClock_Config+0xd0>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002184:	607b      	str	r3, [r7, #4]
 8002186:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002188:	2301      	movs	r3, #1
 800218a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800218c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002190:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002192:	2302      	movs	r3, #2
 8002194:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002196:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800219a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800219c:	2304      	movs	r3, #4
 800219e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80021a0:	23a8      	movs	r3, #168	@ 0xa8
 80021a2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80021a4:	2302      	movs	r3, #2
 80021a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80021a8:	2304      	movs	r3, #4
 80021aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021ac:	f107 0320 	add.w	r3, r7, #32
 80021b0:	4618      	mov	r0, r3
 80021b2:	f001 fea7 	bl	8003f04 <HAL_RCC_OscConfig>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d001      	beq.n	80021c0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80021bc:	f000 faa2 	bl	8002704 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021c0:	230f      	movs	r3, #15
 80021c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021c4:	2302      	movs	r3, #2
 80021c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021c8:	2300      	movs	r3, #0
 80021ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80021cc:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80021d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80021d2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80021d8:	f107 030c 	add.w	r3, r7, #12
 80021dc:	2105      	movs	r1, #5
 80021de:	4618      	mov	r0, r3
 80021e0:	f002 f908 	bl	80043f4 <HAL_RCC_ClockConfig>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d001      	beq.n	80021ee <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80021ea:	f000 fa8b 	bl	8002704 <Error_Handler>
  }
}
 80021ee:	bf00      	nop
 80021f0:	3750      	adds	r7, #80	@ 0x50
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	40023800 	.word	0x40023800
 80021fc:	40007000 	.word	0x40007000

08002200 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	af00      	add	r7, sp, #0
  /* USART3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002204:	2200      	movs	r2, #0
 8002206:	2100      	movs	r1, #0
 8002208:	2027      	movs	r0, #39	@ 0x27
 800220a:	f001 fbb2 	bl	8003972 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 800220e:	2027      	movs	r0, #39	@ 0x27
 8002210:	f001 fbcb 	bl	80039aa <HAL_NVIC_EnableIRQ>
  /* EXTI4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8002214:	2200      	movs	r2, #0
 8002216:	2100      	movs	r1, #0
 8002218:	200a      	movs	r0, #10
 800221a:	f001 fbaa 	bl	8003972 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800221e:	200a      	movs	r0, #10
 8002220:	f001 fbc3 	bl	80039aa <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002224:	2200      	movs	r2, #0
 8002226:	2100      	movs	r1, #0
 8002228:	2028      	movs	r0, #40	@ 0x28
 800222a:	f001 fba2 	bl	8003972 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800222e:	2028      	movs	r0, #40	@ 0x28
 8002230:	f001 fbbb 	bl	80039aa <HAL_NVIC_EnableIRQ>
  /* TIM6_DAC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002234:	2200      	movs	r2, #0
 8002236:	2100      	movs	r1, #0
 8002238:	2036      	movs	r0, #54	@ 0x36
 800223a:	f001 fb9a 	bl	8003972 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800223e:	2036      	movs	r0, #54	@ 0x36
 8002240:	f001 fbb3 	bl	80039aa <HAL_NVIC_EnableIRQ>
}
 8002244:	bf00      	nop
 8002246:	bd80      	pop	{r7, pc}

08002248 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b08e      	sub	sp, #56	@ 0x38
 800224c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800224e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002252:	2200      	movs	r2, #0
 8002254:	601a      	str	r2, [r3, #0]
 8002256:	605a      	str	r2, [r3, #4]
 8002258:	609a      	str	r2, [r3, #8]
 800225a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800225c:	f107 0320 	add.w	r3, r7, #32
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]
 8002264:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002266:	1d3b      	adds	r3, r7, #4
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	605a      	str	r2, [r3, #4]
 800226e:	609a      	str	r2, [r3, #8]
 8002270:	60da      	str	r2, [r3, #12]
 8002272:	611a      	str	r2, [r3, #16]
 8002274:	615a      	str	r2, [r3, #20]
 8002276:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002278:	4b2d      	ldr	r3, [pc, #180]	@ (8002330 <MX_TIM2_Init+0xe8>)
 800227a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800227e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 41999;
 8002280:	4b2b      	ldr	r3, [pc, #172]	@ (8002330 <MX_TIM2_Init+0xe8>)
 8002282:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8002286:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002288:	4b29      	ldr	r3, [pc, #164]	@ (8002330 <MX_TIM2_Init+0xe8>)
 800228a:	2200      	movs	r2, #0
 800228c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800228e:	4b28      	ldr	r3, [pc, #160]	@ (8002330 <MX_TIM2_Init+0xe8>)
 8002290:	2209      	movs	r2, #9
 8002292:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002294:	4b26      	ldr	r3, [pc, #152]	@ (8002330 <MX_TIM2_Init+0xe8>)
 8002296:	2200      	movs	r2, #0
 8002298:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800229a:	4b25      	ldr	r3, [pc, #148]	@ (8002330 <MX_TIM2_Init+0xe8>)
 800229c:	2200      	movs	r2, #0
 800229e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80022a0:	4823      	ldr	r0, [pc, #140]	@ (8002330 <MX_TIM2_Init+0xe8>)
 80022a2:	f002 fac7 	bl	8004834 <HAL_TIM_Base_Init>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d001      	beq.n	80022b0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80022ac:	f000 fa2a 	bl	8002704 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80022b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80022ba:	4619      	mov	r1, r3
 80022bc:	481c      	ldr	r0, [pc, #112]	@ (8002330 <MX_TIM2_Init+0xe8>)
 80022be:	f002 febd 	bl	800503c <HAL_TIM_ConfigClockSource>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80022c8:	f000 fa1c 	bl	8002704 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80022cc:	4818      	ldr	r0, [pc, #96]	@ (8002330 <MX_TIM2_Init+0xe8>)
 80022ce:	f002 fb71 	bl	80049b4 <HAL_TIM_PWM_Init>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d001      	beq.n	80022dc <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80022d8:	f000 fa14 	bl	8002704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022dc:	2300      	movs	r3, #0
 80022de:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022e0:	2300      	movs	r3, #0
 80022e2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80022e4:	f107 0320 	add.w	r3, r7, #32
 80022e8:	4619      	mov	r1, r3
 80022ea:	4811      	ldr	r0, [pc, #68]	@ (8002330 <MX_TIM2_Init+0xe8>)
 80022ec:	f003 fab2 	bl	8005854 <HAL_TIMEx_MasterConfigSynchronization>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d001      	beq.n	80022fa <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80022f6:	f000 fa05 	bl	8002704 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022fa:	2360      	movs	r3, #96	@ 0x60
 80022fc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80022fe:	2300      	movs	r3, #0
 8002300:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002302:	2300      	movs	r3, #0
 8002304:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002306:	2300      	movs	r3, #0
 8002308:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800230a:	1d3b      	adds	r3, r7, #4
 800230c:	2200      	movs	r2, #0
 800230e:	4619      	mov	r1, r3
 8002310:	4807      	ldr	r0, [pc, #28]	@ (8002330 <MX_TIM2_Init+0xe8>)
 8002312:	f002 fdd1 	bl	8004eb8 <HAL_TIM_PWM_ConfigChannel>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d001      	beq.n	8002320 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800231c:	f000 f9f2 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002320:	4803      	ldr	r0, [pc, #12]	@ (8002330 <MX_TIM2_Init+0xe8>)
 8002322:	f000 fa53 	bl	80027cc <HAL_TIM_MspPostInit>

}
 8002326:	bf00      	nop
 8002328:	3738      	adds	r7, #56	@ 0x38
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	20000188 	.word	0x20000188

08002334 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800233a:	463b      	mov	r3, r7
 800233c:	2200      	movs	r2, #0
 800233e:	601a      	str	r2, [r3, #0]
 8002340:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002342:	4b15      	ldr	r3, [pc, #84]	@ (8002398 <MX_TIM6_Init+0x64>)
 8002344:	4a15      	ldr	r2, [pc, #84]	@ (800239c <MX_TIM6_Init+0x68>)
 8002346:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 99;
 8002348:	4b13      	ldr	r3, [pc, #76]	@ (8002398 <MX_TIM6_Init+0x64>)
 800234a:	2263      	movs	r2, #99	@ 0x63
 800234c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800234e:	4b12      	ldr	r3, [pc, #72]	@ (8002398 <MX_TIM6_Init+0x64>)
 8002350:	2200      	movs	r2, #0
 8002352:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 839;
 8002354:	4b10      	ldr	r3, [pc, #64]	@ (8002398 <MX_TIM6_Init+0x64>)
 8002356:	f240 3247 	movw	r2, #839	@ 0x347
 800235a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800235c:	4b0e      	ldr	r3, [pc, #56]	@ (8002398 <MX_TIM6_Init+0x64>)
 800235e:	2280      	movs	r2, #128	@ 0x80
 8002360:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002362:	480d      	ldr	r0, [pc, #52]	@ (8002398 <MX_TIM6_Init+0x64>)
 8002364:	f002 fa66 	bl	8004834 <HAL_TIM_Base_Init>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d001      	beq.n	8002372 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800236e:	f000 f9c9 	bl	8002704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002372:	2300      	movs	r3, #0
 8002374:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002376:	2300      	movs	r3, #0
 8002378:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800237a:	463b      	mov	r3, r7
 800237c:	4619      	mov	r1, r3
 800237e:	4806      	ldr	r0, [pc, #24]	@ (8002398 <MX_TIM6_Init+0x64>)
 8002380:	f003 fa68 	bl	8005854 <HAL_TIMEx_MasterConfigSynchronization>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d001      	beq.n	800238e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800238a:	f000 f9bb 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800238e:	bf00      	nop
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	200001d0 	.word	0x200001d0
 800239c:	40001000 	.word	0x40001000

080023a0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80023a4:	4b11      	ldr	r3, [pc, #68]	@ (80023ec <MX_USART3_UART_Init+0x4c>)
 80023a6:	4a12      	ldr	r2, [pc, #72]	@ (80023f0 <MX_USART3_UART_Init+0x50>)
 80023a8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80023aa:	4b10      	ldr	r3, [pc, #64]	@ (80023ec <MX_USART3_UART_Init+0x4c>)
 80023ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80023b0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80023b2:	4b0e      	ldr	r3, [pc, #56]	@ (80023ec <MX_USART3_UART_Init+0x4c>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80023b8:	4b0c      	ldr	r3, [pc, #48]	@ (80023ec <MX_USART3_UART_Init+0x4c>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80023be:	4b0b      	ldr	r3, [pc, #44]	@ (80023ec <MX_USART3_UART_Init+0x4c>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80023c4:	4b09      	ldr	r3, [pc, #36]	@ (80023ec <MX_USART3_UART_Init+0x4c>)
 80023c6:	220c      	movs	r2, #12
 80023c8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023ca:	4b08      	ldr	r3, [pc, #32]	@ (80023ec <MX_USART3_UART_Init+0x4c>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80023d0:	4b06      	ldr	r3, [pc, #24]	@ (80023ec <MX_USART3_UART_Init+0x4c>)
 80023d2:	2200      	movs	r2, #0
 80023d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80023d6:	4805      	ldr	r0, [pc, #20]	@ (80023ec <MX_USART3_UART_Init+0x4c>)
 80023d8:	f003 facc 	bl	8005974 <HAL_UART_Init>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d001      	beq.n	80023e6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80023e2:	f000 f98f 	bl	8002704 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80023e6:	bf00      	nop
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	20000218 	.word	0x20000218
 80023f0:	40004800 	.word	0x40004800

080023f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b08c      	sub	sp, #48	@ 0x30
 80023f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023fa:	f107 031c 	add.w	r3, r7, #28
 80023fe:	2200      	movs	r2, #0
 8002400:	601a      	str	r2, [r3, #0]
 8002402:	605a      	str	r2, [r3, #4]
 8002404:	609a      	str	r2, [r3, #8]
 8002406:	60da      	str	r2, [r3, #12]
 8002408:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800240a:	2300      	movs	r3, #0
 800240c:	61bb      	str	r3, [r7, #24]
 800240e:	4b61      	ldr	r3, [pc, #388]	@ (8002594 <MX_GPIO_Init+0x1a0>)
 8002410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002412:	4a60      	ldr	r2, [pc, #384]	@ (8002594 <MX_GPIO_Init+0x1a0>)
 8002414:	f043 0310 	orr.w	r3, r3, #16
 8002418:	6313      	str	r3, [r2, #48]	@ 0x30
 800241a:	4b5e      	ldr	r3, [pc, #376]	@ (8002594 <MX_GPIO_Init+0x1a0>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800241e:	f003 0310 	and.w	r3, r3, #16
 8002422:	61bb      	str	r3, [r7, #24]
 8002424:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002426:	2300      	movs	r3, #0
 8002428:	617b      	str	r3, [r7, #20]
 800242a:	4b5a      	ldr	r3, [pc, #360]	@ (8002594 <MX_GPIO_Init+0x1a0>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242e:	4a59      	ldr	r2, [pc, #356]	@ (8002594 <MX_GPIO_Init+0x1a0>)
 8002430:	f043 0304 	orr.w	r3, r3, #4
 8002434:	6313      	str	r3, [r2, #48]	@ 0x30
 8002436:	4b57      	ldr	r3, [pc, #348]	@ (8002594 <MX_GPIO_Init+0x1a0>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243a:	f003 0304 	and.w	r3, r3, #4
 800243e:	617b      	str	r3, [r7, #20]
 8002440:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002442:	2300      	movs	r3, #0
 8002444:	613b      	str	r3, [r7, #16]
 8002446:	4b53      	ldr	r3, [pc, #332]	@ (8002594 <MX_GPIO_Init+0x1a0>)
 8002448:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800244a:	4a52      	ldr	r2, [pc, #328]	@ (8002594 <MX_GPIO_Init+0x1a0>)
 800244c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002450:	6313      	str	r3, [r2, #48]	@ 0x30
 8002452:	4b50      	ldr	r3, [pc, #320]	@ (8002594 <MX_GPIO_Init+0x1a0>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800245a:	613b      	str	r3, [r7, #16]
 800245c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800245e:	2300      	movs	r3, #0
 8002460:	60fb      	str	r3, [r7, #12]
 8002462:	4b4c      	ldr	r3, [pc, #304]	@ (8002594 <MX_GPIO_Init+0x1a0>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002466:	4a4b      	ldr	r2, [pc, #300]	@ (8002594 <MX_GPIO_Init+0x1a0>)
 8002468:	f043 0301 	orr.w	r3, r3, #1
 800246c:	6313      	str	r3, [r2, #48]	@ 0x30
 800246e:	4b49      	ldr	r3, [pc, #292]	@ (8002594 <MX_GPIO_Init+0x1a0>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002472:	f003 0301 	and.w	r3, r3, #1
 8002476:	60fb      	str	r3, [r7, #12]
 8002478:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800247a:	2300      	movs	r3, #0
 800247c:	60bb      	str	r3, [r7, #8]
 800247e:	4b45      	ldr	r3, [pc, #276]	@ (8002594 <MX_GPIO_Init+0x1a0>)
 8002480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002482:	4a44      	ldr	r2, [pc, #272]	@ (8002594 <MX_GPIO_Init+0x1a0>)
 8002484:	f043 0302 	orr.w	r3, r3, #2
 8002488:	6313      	str	r3, [r2, #48]	@ 0x30
 800248a:	4b42      	ldr	r3, [pc, #264]	@ (8002594 <MX_GPIO_Init+0x1a0>)
 800248c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248e:	f003 0302 	and.w	r3, r3, #2
 8002492:	60bb      	str	r3, [r7, #8]
 8002494:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002496:	2300      	movs	r3, #0
 8002498:	607b      	str	r3, [r7, #4]
 800249a:	4b3e      	ldr	r3, [pc, #248]	@ (8002594 <MX_GPIO_Init+0x1a0>)
 800249c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249e:	4a3d      	ldr	r2, [pc, #244]	@ (8002594 <MX_GPIO_Init+0x1a0>)
 80024a0:	f043 0308 	orr.w	r3, r3, #8
 80024a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024a6:	4b3b      	ldr	r3, [pc, #236]	@ (8002594 <MX_GPIO_Init+0x1a0>)
 80024a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024aa:	f003 0308 	and.w	r3, r3, #8
 80024ae:	607b      	str	r3, [r7, #4]
 80024b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 80024b2:	2200      	movs	r2, #0
 80024b4:	2121      	movs	r1, #33	@ 0x21
 80024b6:	4838      	ldr	r0, [pc, #224]	@ (8002598 <MX_GPIO_Init+0x1a4>)
 80024b8:	f001 fcd8 	bl	8003e6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80024bc:	2200      	movs	r2, #0
 80024be:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 80024c2:	4836      	ldr	r0, [pc, #216]	@ (800259c <MX_GPIO_Init+0x1a8>)
 80024c4:	f001 fcd2 	bl	8003e6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80024c8:	2200      	movs	r2, #0
 80024ca:	2140      	movs	r1, #64	@ 0x40
 80024cc:	4834      	ldr	r0, [pc, #208]	@ (80025a0 <MX_GPIO_Init+0x1ac>)
 80024ce:	f001 fccd 	bl	8003e6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80024d2:	2308      	movs	r3, #8
 80024d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80024d6:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80024da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024dc:	2300      	movs	r3, #0
 80024de:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024e0:	f107 031c 	add.w	r3, r7, #28
 80024e4:	4619      	mov	r1, r3
 80024e6:	482f      	ldr	r0, [pc, #188]	@ (80025a4 <MX_GPIO_Init+0x1b0>)
 80024e8:	f001 fb0c 	bl	8003b04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80024ec:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80024f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80024f2:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80024f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f8:	2300      	movs	r3, #0
 80024fa:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024fc:	f107 031c 	add.w	r3, r7, #28
 8002500:	4619      	mov	r1, r3
 8002502:	4827      	ldr	r0, [pc, #156]	@ (80025a0 <MX_GPIO_Init+0x1ac>)
 8002504:	f001 fafe 	bl	8003b04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 8002508:	2321      	movs	r3, #33	@ 0x21
 800250a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800250c:	2301      	movs	r3, #1
 800250e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002510:	2300      	movs	r3, #0
 8002512:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002514:	2300      	movs	r3, #0
 8002516:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002518:	f107 031c 	add.w	r3, r7, #28
 800251c:	4619      	mov	r1, r3
 800251e:	481e      	ldr	r0, [pc, #120]	@ (8002598 <MX_GPIO_Init+0x1a4>)
 8002520:	f001 faf0 	bl	8003b04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 8002524:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8002528:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800252a:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800252e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002530:	2300      	movs	r3, #0
 8002532:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002534:	f107 031c 	add.w	r3, r7, #28
 8002538:	4619      	mov	r1, r3
 800253a:	4818      	ldr	r0, [pc, #96]	@ (800259c <MX_GPIO_Init+0x1a8>)
 800253c:	f001 fae2 	bl	8003b04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002540:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8002544:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002546:	2301      	movs	r3, #1
 8002548:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254a:	2300      	movs	r3, #0
 800254c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800254e:	2300      	movs	r3, #0
 8002550:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002552:	f107 031c 	add.w	r3, r7, #28
 8002556:	4619      	mov	r1, r3
 8002558:	4810      	ldr	r0, [pc, #64]	@ (800259c <MX_GPIO_Init+0x1a8>)
 800255a:	f001 fad3 	bl	8003b04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800255e:	2340      	movs	r3, #64	@ 0x40
 8002560:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002562:	2301      	movs	r3, #1
 8002564:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002566:	2300      	movs	r3, #0
 8002568:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800256a:	2300      	movs	r3, #0
 800256c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800256e:	f107 031c 	add.w	r3, r7, #28
 8002572:	4619      	mov	r1, r3
 8002574:	480a      	ldr	r0, [pc, #40]	@ (80025a0 <MX_GPIO_Init+0x1ac>)
 8002576:	f001 fac5 	bl	8003b04 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800257a:	2200      	movs	r2, #0
 800257c:	2100      	movs	r1, #0
 800257e:	2009      	movs	r0, #9
 8002580:	f001 f9f7 	bl	8003972 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002584:	2009      	movs	r0, #9
 8002586:	f001 fa10 	bl	80039aa <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800258a:	bf00      	nop
 800258c:	3730      	adds	r7, #48	@ 0x30
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	40023800 	.word	0x40023800
 8002598:	40020400 	.word	0x40020400
 800259c:	40020c00 	.word	0x40020c00
 80025a0:	40020800 	.word	0x40020800
 80025a4:	40021000 	.word	0x40021000

080025a8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  if(huart -> Instance == USART3) {
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	4a07      	ldr	r2, [pc, #28]	@ (80025d4 <HAL_UART_RxCpltCallback+0x2c>)
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d107      	bne.n	80025ca <HAL_UART_RxCpltCallback+0x22>
	  HAL_UART_Receive_IT(&huart3, &uartRxfd.uart3_rx_data, sizeof(uartRxfd.uart3_rx_data));
 80025ba:	2201      	movs	r2, #1
 80025bc:	4906      	ldr	r1, [pc, #24]	@ (80025d8 <HAL_UART_RxCpltCallback+0x30>)
 80025be:	4807      	ldr	r0, [pc, #28]	@ (80025dc <HAL_UART_RxCpltCallback+0x34>)
 80025c0:	f003 fa28 	bl	8005a14 <HAL_UART_Receive_IT>
	  uartRxfd.uart3_rx_flag = 1;
 80025c4:	4b04      	ldr	r3, [pc, #16]	@ (80025d8 <HAL_UART_RxCpltCallback+0x30>)
 80025c6:	2201      	movs	r2, #1
 80025c8:	705a      	strb	r2, [r3, #1]
  }
}
 80025ca:	bf00      	nop
 80025cc:	3708      	adds	r7, #8
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	40004800 	.word	0x40004800
 80025d8:	200002e8 	.word	0x200002e8
 80025dc:	20000218 	.word	0x20000218

080025e0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b082      	sub	sp, #8
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6) {
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a0a      	ldr	r2, [pc, #40]	@ (8002618 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d10e      	bne.n	8002610 <HAL_TIM_PeriodElapsedCallback+0x30>
		stopwatch.time.millisecond++;
 80025f2:	4b0a      	ldr	r3, [pc, #40]	@ (800261c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80025f4:	691b      	ldr	r3, [r3, #16]
 80025f6:	3301      	adds	r3, #1
 80025f8:	4a08      	ldr	r2, [pc, #32]	@ (800261c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80025fa:	6113      	str	r3, [r2, #16]
		stopwatchTime(); 	//   
 80025fc:	f000 fa5a 	bl	8002ab4 <stopwatchTime>
		holdEvent();		// presstime 
 8002600:	f000 fec2 	bl	8003388 <holdEvent>
		startClock(); 		//   
 8002604:	f7fe ff4a 	bl	800149c <startClock>
		switchClockMode(); 	//  
 8002608:	f7ff f97a 	bl	8001900 <switchClockMode>
		buzOnOff();
 800260c:	f7fe fec6 	bl	800139c <buzOnOff>
	}

}
 8002610:	bf00      	nop
 8002612:	3708      	adds	r7, #8
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	40001000 	.word	0x40001000
 800261c:	20000050 	.word	0x20000050

08002620 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	4603      	mov	r3, r0
 8002628:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_3 && HAL_GPIO_ReadPin(GPIOE, GPIO_PIN_3)) {
 800262a:	88fb      	ldrh	r3, [r7, #6]
 800262c:	2b08      	cmp	r3, #8
 800262e:	d10a      	bne.n	8002646 <HAL_GPIO_EXTI_Callback+0x26>
 8002630:	2108      	movs	r1, #8
 8002632:	482b      	ldr	r0, [pc, #172]	@ (80026e0 <HAL_GPIO_EXTI_Callback+0xc0>)
 8002634:	f001 fc02 	bl	8003e3c <HAL_GPIO_ReadPin>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d003      	beq.n	8002646 <HAL_GPIO_EXTI_Callback+0x26>
		sw1.state = 1;
 800263e:	4b29      	ldr	r3, [pc, #164]	@ (80026e4 <HAL_GPIO_EXTI_Callback+0xc4>)
 8002640:	2201      	movs	r2, #1
 8002642:	701a      	strb	r2, [r3, #0]
 8002644:	e002      	b.n	800264c <HAL_GPIO_EXTI_Callback+0x2c>
	} else {
		sw1.state = 0;
 8002646:	4b27      	ldr	r3, [pc, #156]	@ (80026e4 <HAL_GPIO_EXTI_Callback+0xc4>)
 8002648:	2200      	movs	r2, #0
 800264a:	701a      	strb	r2, [r3, #0]
	}

	if(GPIO_Pin == GPIO_PIN_15 && HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15)) {
 800264c:	88fb      	ldrh	r3, [r7, #6]
 800264e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002652:	d119      	bne.n	8002688 <HAL_GPIO_EXTI_Callback+0x68>
 8002654:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002658:	4823      	ldr	r0, [pc, #140]	@ (80026e8 <HAL_GPIO_EXTI_Callback+0xc8>)
 800265a:	f001 fbef 	bl	8003e3c <HAL_GPIO_ReadPin>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d011      	beq.n	8002688 <HAL_GPIO_EXTI_Callback+0x68>
		sw2.state = 1;
 8002664:	4b21      	ldr	r3, [pc, #132]	@ (80026ec <HAL_GPIO_EXTI_Callback+0xcc>)
 8002666:	2201      	movs	r2, #1
 8002668:	701a      	strb	r2, [r3, #0]
		if(mode == STOPWATCH) {
 800266a:	4b21      	ldr	r3, [pc, #132]	@ (80026f0 <HAL_GPIO_EXTI_Callback+0xd0>)
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	2b01      	cmp	r3, #1
 8002670:	d10d      	bne.n	800268e <HAL_GPIO_EXTI_Callback+0x6e>
			stopwatch.onOffState = !stopwatch.onOffState;
 8002672:	4b20      	ldr	r3, [pc, #128]	@ (80026f4 <HAL_GPIO_EXTI_Callback+0xd4>)
 8002674:	781b      	ldrb	r3, [r3, #0]
 8002676:	2b00      	cmp	r3, #0
 8002678:	bf0c      	ite	eq
 800267a:	2301      	moveq	r3, #1
 800267c:	2300      	movne	r3, #0
 800267e:	b2db      	uxtb	r3, r3
 8002680:	461a      	mov	r2, r3
 8002682:	4b1c      	ldr	r3, [pc, #112]	@ (80026f4 <HAL_GPIO_EXTI_Callback+0xd4>)
 8002684:	701a      	strb	r2, [r3, #0]
		if(mode == STOPWATCH) {
 8002686:	e002      	b.n	800268e <HAL_GPIO_EXTI_Callback+0x6e>
		}

	} else {
		sw2.state = 0;
 8002688:	4b18      	ldr	r3, [pc, #96]	@ (80026ec <HAL_GPIO_EXTI_Callback+0xcc>)
 800268a:	2200      	movs	r2, #0
 800268c:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == GPIO_PIN_4 && HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_4)) {
 800268e:	88fb      	ldrh	r3, [r7, #6]
 8002690:	2b10      	cmp	r3, #16
 8002692:	d10a      	bne.n	80026aa <HAL_GPIO_EXTI_Callback+0x8a>
 8002694:	2110      	movs	r1, #16
 8002696:	4818      	ldr	r0, [pc, #96]	@ (80026f8 <HAL_GPIO_EXTI_Callback+0xd8>)
 8002698:	f001 fbd0 	bl	8003e3c <HAL_GPIO_ReadPin>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d003      	beq.n	80026aa <HAL_GPIO_EXTI_Callback+0x8a>
		sw3.state = 1;
 80026a2:	4b16      	ldr	r3, [pc, #88]	@ (80026fc <HAL_GPIO_EXTI_Callback+0xdc>)
 80026a4:	2201      	movs	r2, #1
 80026a6:	701a      	strb	r2, [r3, #0]
 80026a8:	e002      	b.n	80026b0 <HAL_GPIO_EXTI_Callback+0x90>
	} else {
		sw3.state = 0;
 80026aa:	4b14      	ldr	r3, [pc, #80]	@ (80026fc <HAL_GPIO_EXTI_Callback+0xdc>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	701a      	strb	r2, [r3, #0]
	}
	if(GPIO_Pin == GPIO_PIN_10 && HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_10)) {
 80026b0:	88fb      	ldrh	r3, [r7, #6]
 80026b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026b6:	d10b      	bne.n	80026d0 <HAL_GPIO_EXTI_Callback+0xb0>
 80026b8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80026bc:	480e      	ldr	r0, [pc, #56]	@ (80026f8 <HAL_GPIO_EXTI_Callback+0xd8>)
 80026be:	f001 fbbd 	bl	8003e3c <HAL_GPIO_ReadPin>
 80026c2:	4603      	mov	r3, r0
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d003      	beq.n	80026d0 <HAL_GPIO_EXTI_Callback+0xb0>
		sw4.state = 1;
 80026c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002700 <HAL_GPIO_EXTI_Callback+0xe0>)
 80026ca:	2201      	movs	r2, #1
 80026cc:	701a      	strb	r2, [r3, #0]
 80026ce:	e003      	b.n	80026d8 <HAL_GPIO_EXTI_Callback+0xb8>
	} else {
		sw4.state = 0;
 80026d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002700 <HAL_GPIO_EXTI_Callback+0xe0>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	701a      	strb	r2, [r3, #0]
	}

}
 80026d6:	bf00      	nop
 80026d8:	bf00      	nop
 80026da:	3708      	adds	r7, #8
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	40021000 	.word	0x40021000
 80026e4:	20000260 	.word	0x20000260
 80026e8:	40020800 	.word	0x40020800
 80026ec:	2000027c 	.word	0x2000027c
 80026f0:	200002e1 	.word	0x200002e1
 80026f4:	20000050 	.word	0x20000050
 80026f8:	40020c00 	.word	0x40020c00
 80026fc:	20000298 	.word	0x20000298
 8002700:	200002b4 	.word	0x200002b4

08002704 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002708:	b672      	cpsid	i
}
 800270a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800270c:	bf00      	nop
 800270e:	e7fd      	b.n	800270c <Error_Handler+0x8>

08002710 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002710:	b480      	push	{r7}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002716:	2300      	movs	r3, #0
 8002718:	607b      	str	r3, [r7, #4]
 800271a:	4b10      	ldr	r3, [pc, #64]	@ (800275c <HAL_MspInit+0x4c>)
 800271c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800271e:	4a0f      	ldr	r2, [pc, #60]	@ (800275c <HAL_MspInit+0x4c>)
 8002720:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002724:	6453      	str	r3, [r2, #68]	@ 0x44
 8002726:	4b0d      	ldr	r3, [pc, #52]	@ (800275c <HAL_MspInit+0x4c>)
 8002728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800272a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800272e:	607b      	str	r3, [r7, #4]
 8002730:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002732:	2300      	movs	r3, #0
 8002734:	603b      	str	r3, [r7, #0]
 8002736:	4b09      	ldr	r3, [pc, #36]	@ (800275c <HAL_MspInit+0x4c>)
 8002738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273a:	4a08      	ldr	r2, [pc, #32]	@ (800275c <HAL_MspInit+0x4c>)
 800273c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002740:	6413      	str	r3, [r2, #64]	@ 0x40
 8002742:	4b06      	ldr	r3, [pc, #24]	@ (800275c <HAL_MspInit+0x4c>)
 8002744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800274a:	603b      	str	r3, [r7, #0]
 800274c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800274e:	bf00      	nop
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	40023800 	.word	0x40023800

08002760 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002760:	b480      	push	{r7}
 8002762:	b085      	sub	sp, #20
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002770:	d10e      	bne.n	8002790 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002772:	2300      	movs	r3, #0
 8002774:	60fb      	str	r3, [r7, #12]
 8002776:	4b13      	ldr	r3, [pc, #76]	@ (80027c4 <HAL_TIM_Base_MspInit+0x64>)
 8002778:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800277a:	4a12      	ldr	r2, [pc, #72]	@ (80027c4 <HAL_TIM_Base_MspInit+0x64>)
 800277c:	f043 0301 	orr.w	r3, r3, #1
 8002780:	6413      	str	r3, [r2, #64]	@ 0x40
 8002782:	4b10      	ldr	r3, [pc, #64]	@ (80027c4 <HAL_TIM_Base_MspInit+0x64>)
 8002784:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	60fb      	str	r3, [r7, #12]
 800278c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800278e:	e012      	b.n	80027b6 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM6)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a0c      	ldr	r2, [pc, #48]	@ (80027c8 <HAL_TIM_Base_MspInit+0x68>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d10d      	bne.n	80027b6 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800279a:	2300      	movs	r3, #0
 800279c:	60bb      	str	r3, [r7, #8]
 800279e:	4b09      	ldr	r3, [pc, #36]	@ (80027c4 <HAL_TIM_Base_MspInit+0x64>)
 80027a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027a2:	4a08      	ldr	r2, [pc, #32]	@ (80027c4 <HAL_TIM_Base_MspInit+0x64>)
 80027a4:	f043 0310 	orr.w	r3, r3, #16
 80027a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80027aa:	4b06      	ldr	r3, [pc, #24]	@ (80027c4 <HAL_TIM_Base_MspInit+0x64>)
 80027ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ae:	f003 0310 	and.w	r3, r3, #16
 80027b2:	60bb      	str	r3, [r7, #8]
 80027b4:	68bb      	ldr	r3, [r7, #8]
}
 80027b6:	bf00      	nop
 80027b8:	3714      	adds	r7, #20
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr
 80027c2:	bf00      	nop
 80027c4:	40023800 	.word	0x40023800
 80027c8:	40001000 	.word	0x40001000

080027cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b088      	sub	sp, #32
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027d4:	f107 030c 	add.w	r3, r7, #12
 80027d8:	2200      	movs	r2, #0
 80027da:	601a      	str	r2, [r3, #0]
 80027dc:	605a      	str	r2, [r3, #4]
 80027de:	609a      	str	r2, [r3, #8]
 80027e0:	60da      	str	r2, [r3, #12]
 80027e2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027ec:	d11d      	bne.n	800282a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027ee:	2300      	movs	r3, #0
 80027f0:	60bb      	str	r3, [r7, #8]
 80027f2:	4b10      	ldr	r3, [pc, #64]	@ (8002834 <HAL_TIM_MspPostInit+0x68>)
 80027f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f6:	4a0f      	ldr	r2, [pc, #60]	@ (8002834 <HAL_TIM_MspPostInit+0x68>)
 80027f8:	f043 0301 	orr.w	r3, r3, #1
 80027fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80027fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002834 <HAL_TIM_MspPostInit+0x68>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002802:	f003 0301 	and.w	r3, r3, #1
 8002806:	60bb      	str	r3, [r7, #8]
 8002808:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800280a:	2320      	movs	r3, #32
 800280c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800280e:	2302      	movs	r3, #2
 8002810:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002812:	2300      	movs	r3, #0
 8002814:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002816:	2300      	movs	r3, #0
 8002818:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800281a:	2301      	movs	r3, #1
 800281c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800281e:	f107 030c 	add.w	r3, r7, #12
 8002822:	4619      	mov	r1, r3
 8002824:	4804      	ldr	r0, [pc, #16]	@ (8002838 <HAL_TIM_MspPostInit+0x6c>)
 8002826:	f001 f96d 	bl	8003b04 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800282a:	bf00      	nop
 800282c:	3720      	adds	r7, #32
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	40023800 	.word	0x40023800
 8002838:	40020000 	.word	0x40020000

0800283c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b08a      	sub	sp, #40	@ 0x28
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002844:	f107 0314 	add.w	r3, r7, #20
 8002848:	2200      	movs	r2, #0
 800284a:	601a      	str	r2, [r3, #0]
 800284c:	605a      	str	r2, [r3, #4]
 800284e:	609a      	str	r2, [r3, #8]
 8002850:	60da      	str	r2, [r3, #12]
 8002852:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a19      	ldr	r2, [pc, #100]	@ (80028c0 <HAL_UART_MspInit+0x84>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d12c      	bne.n	80028b8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800285e:	2300      	movs	r3, #0
 8002860:	613b      	str	r3, [r7, #16]
 8002862:	4b18      	ldr	r3, [pc, #96]	@ (80028c4 <HAL_UART_MspInit+0x88>)
 8002864:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002866:	4a17      	ldr	r2, [pc, #92]	@ (80028c4 <HAL_UART_MspInit+0x88>)
 8002868:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800286c:	6413      	str	r3, [r2, #64]	@ 0x40
 800286e:	4b15      	ldr	r3, [pc, #84]	@ (80028c4 <HAL_UART_MspInit+0x88>)
 8002870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002872:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002876:	613b      	str	r3, [r7, #16]
 8002878:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800287a:	2300      	movs	r3, #0
 800287c:	60fb      	str	r3, [r7, #12]
 800287e:	4b11      	ldr	r3, [pc, #68]	@ (80028c4 <HAL_UART_MspInit+0x88>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002882:	4a10      	ldr	r2, [pc, #64]	@ (80028c4 <HAL_UART_MspInit+0x88>)
 8002884:	f043 0308 	orr.w	r3, r3, #8
 8002888:	6313      	str	r3, [r2, #48]	@ 0x30
 800288a:	4b0e      	ldr	r3, [pc, #56]	@ (80028c4 <HAL_UART_MspInit+0x88>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800288e:	f003 0308 	and.w	r3, r3, #8
 8002892:	60fb      	str	r3, [r7, #12]
 8002894:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002896:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800289a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800289c:	2302      	movs	r3, #2
 800289e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a0:	2300      	movs	r3, #0
 80028a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028a4:	2303      	movs	r3, #3
 80028a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80028a8:	2307      	movs	r3, #7
 80028aa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80028ac:	f107 0314 	add.w	r3, r7, #20
 80028b0:	4619      	mov	r1, r3
 80028b2:	4805      	ldr	r0, [pc, #20]	@ (80028c8 <HAL_UART_MspInit+0x8c>)
 80028b4:	f001 f926 	bl	8003b04 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80028b8:	bf00      	nop
 80028ba:	3728      	adds	r7, #40	@ 0x28
 80028bc:	46bd      	mov	sp, r7
 80028be:	bd80      	pop	{r7, pc}
 80028c0:	40004800 	.word	0x40004800
 80028c4:	40023800 	.word	0x40023800
 80028c8:	40020c00 	.word	0x40020c00

080028cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028cc:	b480      	push	{r7}
 80028ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80028d0:	bf00      	nop
 80028d2:	e7fd      	b.n	80028d0 <NMI_Handler+0x4>

080028d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028d8:	bf00      	nop
 80028da:	e7fd      	b.n	80028d8 <HardFault_Handler+0x4>

080028dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028dc:	b480      	push	{r7}
 80028de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028e0:	bf00      	nop
 80028e2:	e7fd      	b.n	80028e0 <MemManage_Handler+0x4>

080028e4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028e8:	bf00      	nop
 80028ea:	e7fd      	b.n	80028e8 <BusFault_Handler+0x4>

080028ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028f0:	bf00      	nop
 80028f2:	e7fd      	b.n	80028f0 <UsageFault_Handler+0x4>

080028f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028f8:	bf00      	nop
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr

08002902 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002902:	b480      	push	{r7}
 8002904:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002906:	bf00      	nop
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr

08002910 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002910:	b480      	push	{r7}
 8002912:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002914:	bf00      	nop
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr

0800291e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800291e:	b580      	push	{r7, lr}
 8002920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002922:	f000 ff07 	bl	8003734 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002926:	bf00      	nop
 8002928:	bd80      	pop	{r7, pc}

0800292a <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800292a:	b580      	push	{r7, lr}
 800292c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 800292e:	2008      	movs	r0, #8
 8002930:	f001 fad0 	bl	8003ed4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002934:	bf00      	nop
 8002936:	bd80      	pop	{r7, pc}

08002938 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 800293c:	2010      	movs	r0, #16
 800293e:	f001 fac9 	bl	8003ed4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002942:	bf00      	nop
 8002944:	bd80      	pop	{r7, pc}
	...

08002948 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800294c:	4802      	ldr	r0, [pc, #8]	@ (8002958 <USART3_IRQHandler+0x10>)
 800294e:	f003 f887 	bl	8005a60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002952:	bf00      	nop
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	20000218 	.word	0x20000218

0800295c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8002960:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002964:	f001 fab6 	bl	8003ed4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002968:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800296c:	f001 fab2 	bl	8003ed4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002970:	bf00      	nop
 8002972:	bd80      	pop	{r7, pc}

08002974 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002978:	4802      	ldr	r0, [pc, #8]	@ (8002984 <TIM6_DAC_IRQHandler+0x10>)
 800297a:	f002 f9ad 	bl	8004cd8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800297e:	bf00      	nop
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	200001d0 	.word	0x200001d0

08002988 <segUpCount>:

#include "stopWatch.h"
stopWatchTime pausedTimer = {0, 0, 0, 0};
extern stopWatch stopwatch;

void segUpCount() {
 8002988:	b580      	push	{r7, lr}
 800298a:	af00      	add	r7, sp, #0
	//   
	if(stopwatch.time.millisecond < 500) {
 800298c:	4b18      	ldr	r3, [pc, #96]	@ (80029f0 <segUpCount+0x68>)
 800298e:	691b      	ldr	r3, [r3, #16]
 8002990:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002994:	da04      	bge.n	80029a0 <segUpCount+0x18>
		stopwatch.laptime.decimalPoint = 1;
 8002996:	4b16      	ldr	r3, [pc, #88]	@ (80029f0 <segUpCount+0x68>)
 8002998:	2201      	movs	r2, #1
 800299a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
 800299e:	e003      	b.n	80029a8 <segUpCount+0x20>
	} else {
		stopwatch.laptime.decimalPoint = 0;
 80029a0:	4b13      	ldr	r3, [pc, #76]	@ (80029f0 <segUpCount+0x68>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	}
	_7SEG_SetNumber(DGT1, stopwatch.time.second % 10, stopwatch.laptime.decimalPoint);
 80029a8:	4b11      	ldr	r3, [pc, #68]	@ (80029f0 <segUpCount+0x68>)
 80029aa:	68da      	ldr	r2, [r3, #12]
 80029ac:	4b11      	ldr	r3, [pc, #68]	@ (80029f4 <segUpCount+0x6c>)
 80029ae:	fb83 1302 	smull	r1, r3, r3, r2
 80029b2:	1099      	asrs	r1, r3, #2
 80029b4:	17d3      	asrs	r3, r2, #31
 80029b6:	1ac9      	subs	r1, r1, r3
 80029b8:	460b      	mov	r3, r1
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	440b      	add	r3, r1
 80029be:	005b      	lsls	r3, r3, #1
 80029c0:	1ad1      	subs	r1, r2, r3
 80029c2:	4b0b      	ldr	r3, [pc, #44]	@ (80029f0 <segUpCount+0x68>)
 80029c4:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80029c8:	461a      	mov	r2, r3
 80029ca:	2000      	movs	r0, #0
 80029cc:	f7fd feae 	bl	800072c <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, stopwatch.time.millisecond / 100, 0);
 80029d0:	4b07      	ldr	r3, [pc, #28]	@ (80029f0 <segUpCount+0x68>)
 80029d2:	691b      	ldr	r3, [r3, #16]
 80029d4:	4a08      	ldr	r2, [pc, #32]	@ (80029f8 <segUpCount+0x70>)
 80029d6:	fb82 1203 	smull	r1, r2, r2, r3
 80029da:	1152      	asrs	r2, r2, #5
 80029dc:	17db      	asrs	r3, r3, #31
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	2200      	movs	r2, #0
 80029e2:	4619      	mov	r1, r3
 80029e4:	2001      	movs	r0, #1
 80029e6:	f7fd fea1 	bl	800072c <_7SEG_SetNumber>

}
 80029ea:	bf00      	nop
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	20000050 	.word	0x20000050
 80029f4:	66666667 	.word	0x66666667
 80029f8:	51eb851f 	.word	0x51eb851f

080029fc <segReset>:

void segReset() {
 80029fc:	b580      	push	{r7, lr}
 80029fe:	af00      	add	r7, sp, #0
	// 7  
	_7SEG_SetNumber(DGT1, 0, 1);
 8002a00:	2201      	movs	r2, #1
 8002a02:	2100      	movs	r1, #0
 8002a04:	2000      	movs	r0, #0
 8002a06:	f7fd fe91 	bl	800072c <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, 0);
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	2001      	movs	r0, #1
 8002a10:	f7fd fe8c 	bl	800072c <_7SEG_SetNumber>
}
 8002a14:	bf00      	nop
 8002a16:	bd80      	pop	{r7, pc}

08002a18 <timerReset>:

void timerReset() {
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
	//    
	stopwatch.time.hour = 0;
 8002a1c:	4b08      	ldr	r3, [pc, #32]	@ (8002a40 <timerReset+0x28>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	605a      	str	r2, [r3, #4]
	stopwatch.time.minute = 0;
 8002a22:	4b07      	ldr	r3, [pc, #28]	@ (8002a40 <timerReset+0x28>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	609a      	str	r2, [r3, #8]
	stopwatch.time.second = 0;
 8002a28:	4b05      	ldr	r3, [pc, #20]	@ (8002a40 <timerReset+0x28>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	60da      	str	r2, [r3, #12]
	stopwatch.time.millisecond = 0;
 8002a2e:	4b04      	ldr	r3, [pc, #16]	@ (8002a40 <timerReset+0x28>)
 8002a30:	2200      	movs	r2, #0
 8002a32:	611a      	str	r2, [r3, #16]
}
 8002a34:	bf00      	nop
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	20000050 	.word	0x20000050

08002a44 <timerPaused>:

void timerPaused() {
 8002a44:	b480      	push	{r7}
 8002a46:	af00      	add	r7, sp, #0
	//   
	pausedTimer.hour = stopwatch.time.hour;
 8002a48:	4b0a      	ldr	r3, [pc, #40]	@ (8002a74 <timerPaused+0x30>)
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	4a0a      	ldr	r2, [pc, #40]	@ (8002a78 <timerPaused+0x34>)
 8002a4e:	6013      	str	r3, [r2, #0]
	pausedTimer.minute = stopwatch.time.minute;
 8002a50:	4b08      	ldr	r3, [pc, #32]	@ (8002a74 <timerPaused+0x30>)
 8002a52:	689b      	ldr	r3, [r3, #8]
 8002a54:	4a08      	ldr	r2, [pc, #32]	@ (8002a78 <timerPaused+0x34>)
 8002a56:	6053      	str	r3, [r2, #4]
	pausedTimer.second = stopwatch.time.second;
 8002a58:	4b06      	ldr	r3, [pc, #24]	@ (8002a74 <timerPaused+0x30>)
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	4a06      	ldr	r2, [pc, #24]	@ (8002a78 <timerPaused+0x34>)
 8002a5e:	6093      	str	r3, [r2, #8]
	pausedTimer.millisecond = stopwatch.time.millisecond;
 8002a60:	4b04      	ldr	r3, [pc, #16]	@ (8002a74 <timerPaused+0x30>)
 8002a62:	691b      	ldr	r3, [r3, #16]
 8002a64:	4a04      	ldr	r2, [pc, #16]	@ (8002a78 <timerPaused+0x34>)
 8002a66:	60d3      	str	r3, [r2, #12]
}
 8002a68:	bf00      	nop
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop
 8002a74:	20000050 	.word	0x20000050
 8002a78:	200002d0 	.word	0x200002d0

08002a7c <timerResum>:

void timerResum() {
 8002a7c:	b480      	push	{r7}
 8002a7e:	af00      	add	r7, sp, #0
	//   
	stopwatch.time.hour = pausedTimer.hour;
 8002a80:	4b0a      	ldr	r3, [pc, #40]	@ (8002aac <timerResum+0x30>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a0a      	ldr	r2, [pc, #40]	@ (8002ab0 <timerResum+0x34>)
 8002a86:	6053      	str	r3, [r2, #4]
	stopwatch.time.minute = pausedTimer.minute;
 8002a88:	4b08      	ldr	r3, [pc, #32]	@ (8002aac <timerResum+0x30>)
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	4a08      	ldr	r2, [pc, #32]	@ (8002ab0 <timerResum+0x34>)
 8002a8e:	6093      	str	r3, [r2, #8]
	stopwatch.time.second = pausedTimer.second;
 8002a90:	4b06      	ldr	r3, [pc, #24]	@ (8002aac <timerResum+0x30>)
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	4a06      	ldr	r2, [pc, #24]	@ (8002ab0 <timerResum+0x34>)
 8002a96:	60d3      	str	r3, [r2, #12]
	stopwatch.time.millisecond = pausedTimer.millisecond;
 8002a98:	4b04      	ldr	r3, [pc, #16]	@ (8002aac <timerResum+0x30>)
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	4a04      	ldr	r2, [pc, #16]	@ (8002ab0 <timerResum+0x34>)
 8002a9e:	6113      	str	r3, [r2, #16]
}
 8002aa0:	bf00      	nop
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	200002d0 	.word	0x200002d0
 8002ab0:	20000050 	.word	0x20000050

08002ab4 <stopwatchTime>:

void stopwatchTime() {
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0
	//   
	if(stopwatch.time.millisecond % 1000 == 0) {
 8002ab8:	4b1d      	ldr	r3, [pc, #116]	@ (8002b30 <stopwatchTime+0x7c>)
 8002aba:	691a      	ldr	r2, [r3, #16]
 8002abc:	4b1d      	ldr	r3, [pc, #116]	@ (8002b34 <stopwatchTime+0x80>)
 8002abe:	fb83 1302 	smull	r1, r3, r3, r2
 8002ac2:	1199      	asrs	r1, r3, #6
 8002ac4:	17d3      	asrs	r3, r2, #31
 8002ac6:	1acb      	subs	r3, r1, r3
 8002ac8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002acc:	fb01 f303 	mul.w	r3, r1, r3
 8002ad0:	1ad3      	subs	r3, r2, r3
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d107      	bne.n	8002ae6 <stopwatchTime+0x32>
		stopwatch.time.millisecond = 0;
 8002ad6:	4b16      	ldr	r3, [pc, #88]	@ (8002b30 <stopwatchTime+0x7c>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	611a      	str	r2, [r3, #16]
		stopwatch.time.second++;
 8002adc:	4b14      	ldr	r3, [pc, #80]	@ (8002b30 <stopwatchTime+0x7c>)
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	3301      	adds	r3, #1
 8002ae2:	4a13      	ldr	r2, [pc, #76]	@ (8002b30 <stopwatchTime+0x7c>)
 8002ae4:	60d3      	str	r3, [r2, #12]
	}
	if(stopwatch.time.second == 60) {
 8002ae6:	4b12      	ldr	r3, [pc, #72]	@ (8002b30 <stopwatchTime+0x7c>)
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	2b3c      	cmp	r3, #60	@ 0x3c
 8002aec:	d107      	bne.n	8002afe <stopwatchTime+0x4a>
		stopwatch.time.second = 0;
 8002aee:	4b10      	ldr	r3, [pc, #64]	@ (8002b30 <stopwatchTime+0x7c>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	60da      	str	r2, [r3, #12]
		stopwatch.time.minute++;
 8002af4:	4b0e      	ldr	r3, [pc, #56]	@ (8002b30 <stopwatchTime+0x7c>)
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	3301      	adds	r3, #1
 8002afa:	4a0d      	ldr	r2, [pc, #52]	@ (8002b30 <stopwatchTime+0x7c>)
 8002afc:	6093      	str	r3, [r2, #8]
	}
	if(stopwatch.time.minute == 60) {
 8002afe:	4b0c      	ldr	r3, [pc, #48]	@ (8002b30 <stopwatchTime+0x7c>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	2b3c      	cmp	r3, #60	@ 0x3c
 8002b04:	d107      	bne.n	8002b16 <stopwatchTime+0x62>
		stopwatch.time.minute = 0;
 8002b06:	4b0a      	ldr	r3, [pc, #40]	@ (8002b30 <stopwatchTime+0x7c>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	609a      	str	r2, [r3, #8]
		stopwatch.time.hour++;
 8002b0c:	4b08      	ldr	r3, [pc, #32]	@ (8002b30 <stopwatchTime+0x7c>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	3301      	adds	r3, #1
 8002b12:	4a07      	ldr	r2, [pc, #28]	@ (8002b30 <stopwatchTime+0x7c>)
 8002b14:	6053      	str	r3, [r2, #4]
	}
	if(stopwatch.time.hour == 24) {
 8002b16:	4b06      	ldr	r3, [pc, #24]	@ (8002b30 <stopwatchTime+0x7c>)
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	2b18      	cmp	r3, #24
 8002b1c:	d102      	bne.n	8002b24 <stopwatchTime+0x70>
		stopwatch.time.hour = 0;
 8002b1e:	4b04      	ldr	r3, [pc, #16]	@ (8002b30 <stopwatchTime+0x7c>)
 8002b20:	2200      	movs	r2, #0
 8002b22:	605a      	str	r2, [r3, #4]
	}
}
 8002b24:	bf00      	nop
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	20000050 	.word	0x20000050
 8002b34:	10624dd3 	.word	0x10624dd3

08002b38 <laptimeSave>:

void laptimeSave() {
 8002b38:	b5b0      	push	{r4, r5, r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af04      	add	r7, sp, #16
	//   
	if(stopwatch.laptime.cnt < 9) {
 8002b3e:	4b41      	ldr	r3, [pc, #260]	@ (8002c44 <laptimeSave+0x10c>)
 8002b40:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8002b44:	2b08      	cmp	r3, #8
 8002b46:	d86a      	bhi.n	8002c1e <laptimeSave+0xe6>
		stopwatch.laptime.saveSpace[stopwatch.laptime.cnt].hour  = stopwatch.time.hour;
 8002b48:	4b3e      	ldr	r3, [pc, #248]	@ (8002c44 <laptimeSave+0x10c>)
 8002b4a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8002b4e:	4618      	mov	r0, r3
 8002b50:	4b3c      	ldr	r3, [pc, #240]	@ (8002c44 <laptimeSave+0x10c>)
 8002b52:	685a      	ldr	r2, [r3, #4]
 8002b54:	493b      	ldr	r1, [pc, #236]	@ (8002c44 <laptimeSave+0x10c>)
 8002b56:	1c43      	adds	r3, r0, #1
 8002b58:	011b      	lsls	r3, r3, #4
 8002b5a:	440b      	add	r3, r1
 8002b5c:	3304      	adds	r3, #4
 8002b5e:	601a      	str	r2, [r3, #0]
		stopwatch.laptime.saveSpace[stopwatch.laptime.cnt].minute = stopwatch.time.minute;
 8002b60:	4b38      	ldr	r3, [pc, #224]	@ (8002c44 <laptimeSave+0x10c>)
 8002b62:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8002b66:	4618      	mov	r0, r3
 8002b68:	4b36      	ldr	r3, [pc, #216]	@ (8002c44 <laptimeSave+0x10c>)
 8002b6a:	689a      	ldr	r2, [r3, #8]
 8002b6c:	4935      	ldr	r1, [pc, #212]	@ (8002c44 <laptimeSave+0x10c>)
 8002b6e:	1c43      	adds	r3, r0, #1
 8002b70:	011b      	lsls	r3, r3, #4
 8002b72:	440b      	add	r3, r1
 8002b74:	3308      	adds	r3, #8
 8002b76:	601a      	str	r2, [r3, #0]
		stopwatch.laptime.saveSpace[stopwatch.laptime.cnt].second = stopwatch.time.second;
 8002b78:	4b32      	ldr	r3, [pc, #200]	@ (8002c44 <laptimeSave+0x10c>)
 8002b7a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8002b7e:	4618      	mov	r0, r3
 8002b80:	4b30      	ldr	r3, [pc, #192]	@ (8002c44 <laptimeSave+0x10c>)
 8002b82:	68da      	ldr	r2, [r3, #12]
 8002b84:	492f      	ldr	r1, [pc, #188]	@ (8002c44 <laptimeSave+0x10c>)
 8002b86:	0103      	lsls	r3, r0, #4
 8002b88:	440b      	add	r3, r1
 8002b8a:	331c      	adds	r3, #28
 8002b8c:	601a      	str	r2, [r3, #0]
		stopwatch.laptime.saveSpace[stopwatch.laptime.cnt].millisecond = stopwatch.time.millisecond;
 8002b8e:	4b2d      	ldr	r3, [pc, #180]	@ (8002c44 <laptimeSave+0x10c>)
 8002b90:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8002b94:	4618      	mov	r0, r3
 8002b96:	4b2b      	ldr	r3, [pc, #172]	@ (8002c44 <laptimeSave+0x10c>)
 8002b98:	691a      	ldr	r2, [r3, #16]
 8002b9a:	492a      	ldr	r1, [pc, #168]	@ (8002c44 <laptimeSave+0x10c>)
 8002b9c:	0103      	lsls	r3, r0, #4
 8002b9e:	440b      	add	r3, r1
 8002ba0:	3320      	adds	r3, #32
 8002ba2:	601a      	str	r2, [r3, #0]

		sprintf(stopwatch.laptime.buffer, "LP%d %02d:%02d:%02d.%03d", //  
				(stopwatch.laptime.cnt + 1),
 8002ba4:	4b27      	ldr	r3, [pc, #156]	@ (8002c44 <laptimeSave+0x10c>)
 8002ba6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
		sprintf(stopwatch.laptime.buffer, "LP%d %02d:%02d:%02d.%03d", //  
 8002baa:	1c58      	adds	r0, r3, #1
				stopwatch.laptime.saveSpace[stopwatch.laptime.cnt].hour,
 8002bac:	4b25      	ldr	r3, [pc, #148]	@ (8002c44 <laptimeSave+0x10c>)
 8002bae:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
		sprintf(stopwatch.laptime.buffer, "LP%d %02d:%02d:%02d.%03d", //  
 8002bb2:	4a24      	ldr	r2, [pc, #144]	@ (8002c44 <laptimeSave+0x10c>)
 8002bb4:	3301      	adds	r3, #1
 8002bb6:	011b      	lsls	r3, r3, #4
 8002bb8:	4413      	add	r3, r2
 8002bba:	3304      	adds	r3, #4
 8002bbc:	681c      	ldr	r4, [r3, #0]
				stopwatch.laptime.saveSpace[stopwatch.laptime.cnt].minute,
 8002bbe:	4b21      	ldr	r3, [pc, #132]	@ (8002c44 <laptimeSave+0x10c>)
 8002bc0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
		sprintf(stopwatch.laptime.buffer, "LP%d %02d:%02d:%02d.%03d", //  
 8002bc4:	4a1f      	ldr	r2, [pc, #124]	@ (8002c44 <laptimeSave+0x10c>)
 8002bc6:	3301      	adds	r3, #1
 8002bc8:	011b      	lsls	r3, r3, #4
 8002bca:	4413      	add	r3, r2
 8002bcc:	3308      	adds	r3, #8
 8002bce:	681b      	ldr	r3, [r3, #0]
				stopwatch.laptime.saveSpace[stopwatch.laptime.cnt].second,
 8002bd0:	4a1c      	ldr	r2, [pc, #112]	@ (8002c44 <laptimeSave+0x10c>)
 8002bd2:	f892 20a5 	ldrb.w	r2, [r2, #165]	@ 0xa5
		sprintf(stopwatch.laptime.buffer, "LP%d %02d:%02d:%02d.%03d", //  
 8002bd6:	491b      	ldr	r1, [pc, #108]	@ (8002c44 <laptimeSave+0x10c>)
 8002bd8:	0112      	lsls	r2, r2, #4
 8002bda:	440a      	add	r2, r1
 8002bdc:	321c      	adds	r2, #28
 8002bde:	6812      	ldr	r2, [r2, #0]
				stopwatch.laptime.saveSpace[stopwatch.laptime.cnt].millisecond);
 8002be0:	4918      	ldr	r1, [pc, #96]	@ (8002c44 <laptimeSave+0x10c>)
 8002be2:	f891 10a5 	ldrb.w	r1, [r1, #165]	@ 0xa5
		sprintf(stopwatch.laptime.buffer, "LP%d %02d:%02d:%02d.%03d", //  
 8002be6:	4d17      	ldr	r5, [pc, #92]	@ (8002c44 <laptimeSave+0x10c>)
 8002be8:	0109      	lsls	r1, r1, #4
 8002bea:	4429      	add	r1, r5
 8002bec:	3120      	adds	r1, #32
 8002bee:	6809      	ldr	r1, [r1, #0]
 8002bf0:	9102      	str	r1, [sp, #8]
 8002bf2:	9201      	str	r2, [sp, #4]
 8002bf4:	9300      	str	r3, [sp, #0]
 8002bf6:	4623      	mov	r3, r4
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	4913      	ldr	r1, [pc, #76]	@ (8002c48 <laptimeSave+0x110>)
 8002bfc:	4813      	ldr	r0, [pc, #76]	@ (8002c4c <laptimeSave+0x114>)
 8002bfe:	f003 fe2d 	bl	800685c <siprintf>
		CLCD_Puts(0, 1, stopwatch.laptime.buffer); //  
 8002c02:	4a12      	ldr	r2, [pc, #72]	@ (8002c4c <laptimeSave+0x114>)
 8002c04:	2101      	movs	r1, #1
 8002c06:	2000      	movs	r0, #0
 8002c08:	f7fe fb76 	bl	80012f8 <CLCD_Puts>
		stopwatch.laptime.cnt++; //  
 8002c0c:	4b0d      	ldr	r3, [pc, #52]	@ (8002c44 <laptimeSave+0x10c>)
 8002c0e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8002c12:	3301      	adds	r3, #1
 8002c14:	b2da      	uxtb	r2, r3
 8002c16:	4b0b      	ldr	r3, [pc, #44]	@ (8002c44 <laptimeSave+0x10c>)
 8002c18:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
	} else if(stopwatch.laptime.cnt >= 9) {

		CLCD_Puts(0, 1, "                ");
		CLCD_Puts(0, 1, "LAP FULL(9/9)");
	}
}
 8002c1c:	e00e      	b.n	8002c3c <laptimeSave+0x104>
	} else if(stopwatch.laptime.cnt >= 9) {
 8002c1e:	4b09      	ldr	r3, [pc, #36]	@ (8002c44 <laptimeSave+0x10c>)
 8002c20:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8002c24:	2b08      	cmp	r3, #8
 8002c26:	d909      	bls.n	8002c3c <laptimeSave+0x104>
		CLCD_Puts(0, 1, "                ");
 8002c28:	4a09      	ldr	r2, [pc, #36]	@ (8002c50 <laptimeSave+0x118>)
 8002c2a:	2101      	movs	r1, #1
 8002c2c:	2000      	movs	r0, #0
 8002c2e:	f7fe fb63 	bl	80012f8 <CLCD_Puts>
		CLCD_Puts(0, 1, "LAP FULL(9/9)");
 8002c32:	4a08      	ldr	r2, [pc, #32]	@ (8002c54 <laptimeSave+0x11c>)
 8002c34:	2101      	movs	r1, #1
 8002c36:	2000      	movs	r0, #0
 8002c38:	f7fe fb5e 	bl	80012f8 <CLCD_Puts>
}
 8002c3c:	bf00      	nop
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bdb0      	pop	{r4, r5, r7, pc}
 8002c42:	bf00      	nop
 8002c44:	20000050 	.word	0x20000050
 8002c48:	08007304 	.word	0x08007304
 8002c4c:	200000f7 	.word	0x200000f7
 8002c50:	08007320 	.word	0x08007320
 8002c54:	08007334 	.word	0x08007334

08002c58 <laptimeDisplay>:

void laptimeDisplay() {
 8002c58:	b5b0      	push	{r4, r5, r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af04      	add	r7, sp, #16
	// CLCD   
	if(stopwatch.laptime.cnt > 0) {
 8002c5e:	4b2d      	ldr	r3, [pc, #180]	@ (8002d14 <laptimeDisplay+0xbc>)
 8002c60:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d048      	beq.n	8002cfa <laptimeDisplay+0xa2>

		if(stopwatch.laptime.cnt <= stopwatch.laptime.displayCnt) {
 8002c68:	4b2a      	ldr	r3, [pc, #168]	@ (8002d14 <laptimeDisplay+0xbc>)
 8002c6a:	f893 20a5 	ldrb.w	r2, [r3, #165]	@ 0xa5
 8002c6e:	4b29      	ldr	r3, [pc, #164]	@ (8002d14 <laptimeDisplay+0xbc>)
 8002c70:	f893 30a6 	ldrb.w	r3, [r3, #166]	@ 0xa6
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d803      	bhi.n	8002c80 <laptimeDisplay+0x28>
			stopwatch.laptime.displayCnt = 0;
 8002c78:	4b26      	ldr	r3, [pc, #152]	@ (8002d14 <laptimeDisplay+0xbc>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	f883 20a6 	strb.w	r2, [r3, #166]	@ 0xa6
		}

		sprintf(stopwatch.laptime.buffer, "%d/9 %02d:%02d:%02d.%03d",
				(stopwatch.laptime.displayCnt + 1),
 8002c80:	4b24      	ldr	r3, [pc, #144]	@ (8002d14 <laptimeDisplay+0xbc>)
 8002c82:	f893 30a6 	ldrb.w	r3, [r3, #166]	@ 0xa6
		sprintf(stopwatch.laptime.buffer, "%d/9 %02d:%02d:%02d.%03d",
 8002c86:	1c58      	adds	r0, r3, #1
				stopwatch.laptime.saveSpace[stopwatch.laptime.displayCnt].hour,
 8002c88:	4b22      	ldr	r3, [pc, #136]	@ (8002d14 <laptimeDisplay+0xbc>)
 8002c8a:	f893 30a6 	ldrb.w	r3, [r3, #166]	@ 0xa6
		sprintf(stopwatch.laptime.buffer, "%d/9 %02d:%02d:%02d.%03d",
 8002c8e:	4a21      	ldr	r2, [pc, #132]	@ (8002d14 <laptimeDisplay+0xbc>)
 8002c90:	3301      	adds	r3, #1
 8002c92:	011b      	lsls	r3, r3, #4
 8002c94:	4413      	add	r3, r2
 8002c96:	3304      	adds	r3, #4
 8002c98:	681c      	ldr	r4, [r3, #0]
				stopwatch.laptime.saveSpace[stopwatch.laptime.displayCnt].minute,
 8002c9a:	4b1e      	ldr	r3, [pc, #120]	@ (8002d14 <laptimeDisplay+0xbc>)
 8002c9c:	f893 30a6 	ldrb.w	r3, [r3, #166]	@ 0xa6
		sprintf(stopwatch.laptime.buffer, "%d/9 %02d:%02d:%02d.%03d",
 8002ca0:	4a1c      	ldr	r2, [pc, #112]	@ (8002d14 <laptimeDisplay+0xbc>)
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	011b      	lsls	r3, r3, #4
 8002ca6:	4413      	add	r3, r2
 8002ca8:	3308      	adds	r3, #8
 8002caa:	681b      	ldr	r3, [r3, #0]
				stopwatch.laptime.saveSpace[stopwatch.laptime.displayCnt].second,
 8002cac:	4a19      	ldr	r2, [pc, #100]	@ (8002d14 <laptimeDisplay+0xbc>)
 8002cae:	f892 20a6 	ldrb.w	r2, [r2, #166]	@ 0xa6
		sprintf(stopwatch.laptime.buffer, "%d/9 %02d:%02d:%02d.%03d",
 8002cb2:	4918      	ldr	r1, [pc, #96]	@ (8002d14 <laptimeDisplay+0xbc>)
 8002cb4:	0112      	lsls	r2, r2, #4
 8002cb6:	440a      	add	r2, r1
 8002cb8:	321c      	adds	r2, #28
 8002cba:	6812      	ldr	r2, [r2, #0]
				stopwatch.laptime.saveSpace[stopwatch.laptime.displayCnt].millisecond);
 8002cbc:	4915      	ldr	r1, [pc, #84]	@ (8002d14 <laptimeDisplay+0xbc>)
 8002cbe:	f891 10a6 	ldrb.w	r1, [r1, #166]	@ 0xa6
		sprintf(stopwatch.laptime.buffer, "%d/9 %02d:%02d:%02d.%03d",
 8002cc2:	4d14      	ldr	r5, [pc, #80]	@ (8002d14 <laptimeDisplay+0xbc>)
 8002cc4:	0109      	lsls	r1, r1, #4
 8002cc6:	4429      	add	r1, r5
 8002cc8:	3120      	adds	r1, #32
 8002cca:	6809      	ldr	r1, [r1, #0]
 8002ccc:	9102      	str	r1, [sp, #8]
 8002cce:	9201      	str	r2, [sp, #4]
 8002cd0:	9300      	str	r3, [sp, #0]
 8002cd2:	4623      	mov	r3, r4
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	4910      	ldr	r1, [pc, #64]	@ (8002d18 <laptimeDisplay+0xc0>)
 8002cd8:	4810      	ldr	r0, [pc, #64]	@ (8002d1c <laptimeDisplay+0xc4>)
 8002cda:	f003 fdbf 	bl	800685c <siprintf>

		CLCD_Puts(0, 1,stopwatch.laptime.buffer);
 8002cde:	4a0f      	ldr	r2, [pc, #60]	@ (8002d1c <laptimeDisplay+0xc4>)
 8002ce0:	2101      	movs	r1, #1
 8002ce2:	2000      	movs	r0, #0
 8002ce4:	f7fe fb08 	bl	80012f8 <CLCD_Puts>

		stopwatch.laptime.displayCnt++;
 8002ce8:	4b0a      	ldr	r3, [pc, #40]	@ (8002d14 <laptimeDisplay+0xbc>)
 8002cea:	f893 30a6 	ldrb.w	r3, [r3, #166]	@ 0xa6
 8002cee:	3301      	adds	r3, #1
 8002cf0:	b2da      	uxtb	r2, r3
 8002cf2:	4b08      	ldr	r3, [pc, #32]	@ (8002d14 <laptimeDisplay+0xbc>)
 8002cf4:	f883 20a6 	strb.w	r2, [r3, #166]	@ 0xa6
	} else {
		CLCD_Puts(0, 1, "                ");
		CLCD_Puts(0, 1, "NO LAP");
	}

}
 8002cf8:	e009      	b.n	8002d0e <laptimeDisplay+0xb6>
		CLCD_Puts(0, 1, "                ");
 8002cfa:	4a09      	ldr	r2, [pc, #36]	@ (8002d20 <laptimeDisplay+0xc8>)
 8002cfc:	2101      	movs	r1, #1
 8002cfe:	2000      	movs	r0, #0
 8002d00:	f7fe fafa 	bl	80012f8 <CLCD_Puts>
		CLCD_Puts(0, 1, "NO LAP");
 8002d04:	4a07      	ldr	r2, [pc, #28]	@ (8002d24 <laptimeDisplay+0xcc>)
 8002d06:	2101      	movs	r1, #1
 8002d08:	2000      	movs	r0, #0
 8002d0a:	f7fe faf5 	bl	80012f8 <CLCD_Puts>
}
 8002d0e:	bf00      	nop
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bdb0      	pop	{r4, r5, r7, pc}
 8002d14:	20000050 	.word	0x20000050
 8002d18:	08007344 	.word	0x08007344
 8002d1c:	200000f7 	.word	0x200000f7
 8002d20:	08007320 	.word	0x08007320
 8002d24:	08007360 	.word	0x08007360

08002d28 <clcdStopWatchClear>:

void clcdStopWatchClear() {
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
	// CLCD   
	for(int i = 0; i < 9; i++) {
 8002d2e:	2300      	movs	r3, #0
 8002d30:	607b      	str	r3, [r7, #4]
 8002d32:	e020      	b.n	8002d76 <clcdStopWatchClear+0x4e>
		//  
		stopwatch.laptime.saveSpace[i].hour = 0;
 8002d34:	4a1b      	ldr	r2, [pc, #108]	@ (8002da4 <clcdStopWatchClear+0x7c>)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	3301      	adds	r3, #1
 8002d3a:	011b      	lsls	r3, r3, #4
 8002d3c:	4413      	add	r3, r2
 8002d3e:	3304      	adds	r3, #4
 8002d40:	2200      	movs	r2, #0
 8002d42:	601a      	str	r2, [r3, #0]
		stopwatch.laptime.saveSpace[i].minute = 0;
 8002d44:	4a17      	ldr	r2, [pc, #92]	@ (8002da4 <clcdStopWatchClear+0x7c>)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	3301      	adds	r3, #1
 8002d4a:	011b      	lsls	r3, r3, #4
 8002d4c:	4413      	add	r3, r2
 8002d4e:	3308      	adds	r3, #8
 8002d50:	2200      	movs	r2, #0
 8002d52:	601a      	str	r2, [r3, #0]
		stopwatch.laptime.saveSpace[i].second = 0;
 8002d54:	4a13      	ldr	r2, [pc, #76]	@ (8002da4 <clcdStopWatchClear+0x7c>)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	011b      	lsls	r3, r3, #4
 8002d5a:	4413      	add	r3, r2
 8002d5c:	331c      	adds	r3, #28
 8002d5e:	2200      	movs	r2, #0
 8002d60:	601a      	str	r2, [r3, #0]
		stopwatch.laptime.saveSpace[i].millisecond = 0;
 8002d62:	4a10      	ldr	r2, [pc, #64]	@ (8002da4 <clcdStopWatchClear+0x7c>)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	011b      	lsls	r3, r3, #4
 8002d68:	4413      	add	r3, r2
 8002d6a:	3320      	adds	r3, #32
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < 9; i++) {
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	3301      	adds	r3, #1
 8002d74:	607b      	str	r3, [r7, #4]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2b08      	cmp	r3, #8
 8002d7a:	dddb      	ble.n	8002d34 <clcdStopWatchClear+0xc>
	}
	stopwatch.laptime.cnt = 0;
 8002d7c:	4b09      	ldr	r3, [pc, #36]	@ (8002da4 <clcdStopWatchClear+0x7c>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
	stopwatch.laptime.displayCnt = 0;
 8002d84:	4b07      	ldr	r3, [pc, #28]	@ (8002da4 <clcdStopWatchClear+0x7c>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	f883 20a6 	strb.w	r2, [r3, #166]	@ 0xa6
	CLCD_Clear();
 8002d8c:	f7fe fafb 	bl	8001386 <CLCD_Clear>
	CLCD_Puts(0, 0, CLCD_DEFAULT);
 8002d90:	4a05      	ldr	r2, [pc, #20]	@ (8002da8 <clcdStopWatchClear+0x80>)
 8002d92:	2100      	movs	r1, #0
 8002d94:	2000      	movs	r0, #0
 8002d96:	f7fe faaf 	bl	80012f8 <CLCD_Puts>
}
 8002d9a:	bf00      	nop
 8002d9c:	3708      	adds	r7, #8
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	20000050 	.word	0x20000050
 8002da8:	08007368 	.word	0x08007368

08002dac <clcdStopWatchMeasure>:

void clcdStopWatchMeasure() {
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af02      	add	r7, sp, #8
	// CLCD  
	if(stopwatch.laptime.decimalPoint == TRUE) {
 8002db2:	4b17      	ldr	r3, [pc, #92]	@ (8002e10 <clcdStopWatchMeasure+0x64>)
 8002db4:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d110      	bne.n	8002dde <clcdStopWatchMeasure+0x32>
		sprintf(stopwatch.laptime.buffer, "STW %02d:%02d:%02d.%03d",
 8002dbc:	4b14      	ldr	r3, [pc, #80]	@ (8002e10 <clcdStopWatchMeasure+0x64>)
 8002dbe:	6859      	ldr	r1, [r3, #4]
 8002dc0:	4b13      	ldr	r3, [pc, #76]	@ (8002e10 <clcdStopWatchMeasure+0x64>)
 8002dc2:	6898      	ldr	r0, [r3, #8]
 8002dc4:	4b12      	ldr	r3, [pc, #72]	@ (8002e10 <clcdStopWatchMeasure+0x64>)
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	4a11      	ldr	r2, [pc, #68]	@ (8002e10 <clcdStopWatchMeasure+0x64>)
 8002dca:	6912      	ldr	r2, [r2, #16]
 8002dcc:	9201      	str	r2, [sp, #4]
 8002dce:	9300      	str	r3, [sp, #0]
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	460a      	mov	r2, r1
 8002dd4:	490f      	ldr	r1, [pc, #60]	@ (8002e14 <clcdStopWatchMeasure+0x68>)
 8002dd6:	4810      	ldr	r0, [pc, #64]	@ (8002e18 <clcdStopWatchMeasure+0x6c>)
 8002dd8:	f003 fd40 	bl	800685c <siprintf>
 8002ddc:	e00f      	b.n	8002dfe <clcdStopWatchMeasure+0x52>
					stopwatch.time.hour, stopwatch.time.minute,
					stopwatch.time.second, stopwatch.time.millisecond);
	} else {
		sprintf(stopwatch.laptime.buffer, "STW %02d:%02d:%02d %03d",
 8002dde:	4b0c      	ldr	r3, [pc, #48]	@ (8002e10 <clcdStopWatchMeasure+0x64>)
 8002de0:	6859      	ldr	r1, [r3, #4]
 8002de2:	4b0b      	ldr	r3, [pc, #44]	@ (8002e10 <clcdStopWatchMeasure+0x64>)
 8002de4:	6898      	ldr	r0, [r3, #8]
 8002de6:	4b0a      	ldr	r3, [pc, #40]	@ (8002e10 <clcdStopWatchMeasure+0x64>)
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	4a09      	ldr	r2, [pc, #36]	@ (8002e10 <clcdStopWatchMeasure+0x64>)
 8002dec:	6912      	ldr	r2, [r2, #16]
 8002dee:	9201      	str	r2, [sp, #4]
 8002df0:	9300      	str	r3, [sp, #0]
 8002df2:	4603      	mov	r3, r0
 8002df4:	460a      	mov	r2, r1
 8002df6:	4909      	ldr	r1, [pc, #36]	@ (8002e1c <clcdStopWatchMeasure+0x70>)
 8002df8:	4807      	ldr	r0, [pc, #28]	@ (8002e18 <clcdStopWatchMeasure+0x6c>)
 8002dfa:	f003 fd2f 	bl	800685c <siprintf>
					stopwatch.time.hour, stopwatch.time.minute,
					stopwatch.time.second, stopwatch.time.millisecond);
	}
	CLCD_Puts(0, 0, stopwatch.laptime.buffer);
 8002dfe:	4a06      	ldr	r2, [pc, #24]	@ (8002e18 <clcdStopWatchMeasure+0x6c>)
 8002e00:	2100      	movs	r1, #0
 8002e02:	2000      	movs	r0, #0
 8002e04:	f7fe fa78 	bl	80012f8 <CLCD_Puts>
}
 8002e08:	bf00      	nop
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	20000050 	.word	0x20000050
 8002e14:	0800737c 	.word	0x0800737c
 8002e18:	200000f7 	.word	0x200000f7
 8002e1c:	08007394 	.word	0x08007394

08002e20 <running>:
extern button sw1;
extern button sw2;
extern button sw3;
extern button sw4;

void running() {
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
	//  
	switch(mode) {
 8002e24:	4b09      	ldr	r3, [pc, #36]	@ (8002e4c <running+0x2c>)
 8002e26:	781b      	ldrb	r3, [r3, #0]
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d00a      	beq.n	8002e42 <running+0x22>
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	dc0b      	bgt.n	8002e48 <running+0x28>
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d001      	beq.n	8002e38 <running+0x18>
 8002e34:	2b01      	cmp	r3, #1
		clcdDisplayClock();
		break;

	case STOPWATCH :
//		CLCD_Clear();
		break;
 8002e36:	e007      	b.n	8002e48 <running+0x28>
		tickClock();
 8002e38:	f7fe fcd8 	bl	80017ec <tickClock>
		clcdDisplayClock();
 8002e3c:	f7fe fbf6 	bl	800162c <clcdDisplayClock>
		break;
 8002e40:	e002      	b.n	8002e48 <running+0x28>
	case CLOCK_SETTING :
		clcdDisplayClockSetting();
 8002e42:	f7fe fd97 	bl	8001974 <clcdDisplayClockSetting>
		break;
 8002e46:	bf00      	nop
	}
}
 8002e48:	bf00      	nop
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	200002e1 	.word	0x200002e1

08002e50 <sw1Controll>:

void sw1Controll() {
 8002e50:	b580      	push	{r7, lr}
 8002e52:	af00      	add	r7, sp, #0
	// SW1 PE3
	//   
	if(sw1.state == TRUE) {
 8002e54:	4b22      	ldr	r3, [pc, #136]	@ (8002ee0 <sw1Controll+0x90>)
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	2b01      	cmp	r3, #1
 8002e5a:	d11a      	bne.n	8002e92 <sw1Controll+0x42>
		if(sw1.flag == FALSE) {
 8002e5c:	4b20      	ldr	r3, [pc, #128]	@ (8002ee0 <sw1Controll+0x90>)
 8002e5e:	785b      	ldrb	r3, [r3, #1]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d112      	bne.n	8002e8a <sw1Controll+0x3a>
			sw1.pressCnt = 0;
 8002e64:	4b1e      	ldr	r3, [pc, #120]	@ (8002ee0 <sw1Controll+0x90>)
 8002e66:	2200      	movs	r2, #0
 8002e68:	605a      	str	r2, [r3, #4]
			if(getBuzzEnabled() == TRUE) { //    
 8002e6a:	f7fe faeb 	bl	8001444 <getBuzzEnabled>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d102      	bne.n	8002e7a <sw1Controll+0x2a>
				setbuzzerOnOff(1);		   //  on
 8002e74:	2001      	movs	r0, #1
 8002e76:	f7fe fb01 	bl	800147c <setbuzzerOnOff>
			}
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8002e7a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002e7e:	4819      	ldr	r0, [pc, #100]	@ (8002ee4 <sw1Controll+0x94>)
 8002e80:	f001 f80d 	bl	8003e9e <HAL_GPIO_TogglePin>
			sw1.flag = 1;		//   1         
 8002e84:	4b16      	ldr	r3, [pc, #88]	@ (8002ee0 <sw1Controll+0x90>)
 8002e86:	2201      	movs	r2, #1
 8002e88:	705a      	strb	r2, [r3, #1]
		}
		releasePointing(1);
 8002e8a:	2001      	movs	r0, #1
 8002e8c:	f000 fb68 	bl	8003560 <releasePointing>
				}
				sw1.flag = 0;
			}
		}
	}
}
 8002e90:	e024      	b.n	8002edc <sw1Controll+0x8c>
		if(sw1.flag == TRUE) {
 8002e92:	4b13      	ldr	r3, [pc, #76]	@ (8002ee0 <sw1Controll+0x90>)
 8002e94:	785b      	ldrb	r3, [r3, #1]
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d120      	bne.n	8002edc <sw1Controll+0x8c>
			if(sw1.flag == TRUE) {
 8002e9a:	4b11      	ldr	r3, [pc, #68]	@ (8002ee0 <sw1Controll+0x90>)
 8002e9c:	785b      	ldrb	r3, [r3, #1]
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d11c      	bne.n	8002edc <sw1Controll+0x8c>
				if(mode != CLOCK_SETTING) {
 8002ea2:	4b11      	ldr	r3, [pc, #68]	@ (8002ee8 <sw1Controll+0x98>)
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d015      	beq.n	8002ed6 <sw1Controll+0x86>
					if(rsp == SHORT) {
 8002eaa:	4b10      	ldr	r3, [pc, #64]	@ (8002eec <sw1Controll+0x9c>)
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d111      	bne.n	8002ed6 <sw1Controll+0x86>
						if(mode == STOPWATCH) { // 
 8002eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ee8 <sw1Controll+0x98>)
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d103      	bne.n	8002ec2 <sw1Controll+0x72>
							mode = CLOCK;
 8002eba:	4b0b      	ldr	r3, [pc, #44]	@ (8002ee8 <sw1Controll+0x98>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	701a      	strb	r2, [r3, #0]
 8002ec0:	e005      	b.n	8002ece <sw1Controll+0x7e>
							mode++;
 8002ec2:	4b09      	ldr	r3, [pc, #36]	@ (8002ee8 <sw1Controll+0x98>)
 8002ec4:	781b      	ldrb	r3, [r3, #0]
 8002ec6:	3301      	adds	r3, #1
 8002ec8:	b2da      	uxtb	r2, r3
 8002eca:	4b07      	ldr	r3, [pc, #28]	@ (8002ee8 <sw1Controll+0x98>)
 8002ecc:	701a      	strb	r2, [r3, #0]
						HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8002ece:	2140      	movs	r1, #64	@ 0x40
 8002ed0:	4807      	ldr	r0, [pc, #28]	@ (8002ef0 <sw1Controll+0xa0>)
 8002ed2:	f000 ffe4 	bl	8003e9e <HAL_GPIO_TogglePin>
				sw1.flag = 0;
 8002ed6:	4b02      	ldr	r3, [pc, #8]	@ (8002ee0 <sw1Controll+0x90>)
 8002ed8:	2200      	movs	r2, #0
 8002eda:	705a      	strb	r2, [r3, #1]
}
 8002edc:	bf00      	nop
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	20000260 	.word	0x20000260
 8002ee4:	40020c00 	.word	0x40020c00
 8002ee8:	200002e1 	.word	0x200002e1
 8002eec:	200002e0 	.word	0x200002e0
 8002ef0:	40020800 	.word	0x40020800

08002ef4 <sw2Controll>:

void sw2Controll() {
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	af00      	add	r7, sp, #0
	// SW2 PC15
	switch(mode) {
 8002ef8:	4b59      	ldr	r3, [pc, #356]	@ (8003060 <sw2Controll+0x16c>)
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d07c      	beq.n	8002ffa <sw2Controll+0x106>
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	f300 80aa 	bgt.w	800305a <sw2Controll+0x166>
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d002      	beq.n	8002f10 <sw2Controll+0x1c>
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d031      	beq.n	8002f72 <sw2Controll+0x7e>
			}
		}
		break;
	}

}
 8002f0e:	e0a4      	b.n	800305a <sw2Controll+0x166>
		if(sw2.state == TRUE) {
 8002f10:	4b54      	ldr	r3, [pc, #336]	@ (8003064 <sw2Controll+0x170>)
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d120      	bne.n	8002f5a <sw2Controll+0x66>
			if(sw2.flag == FALSE) {
 8002f18:	4b52      	ldr	r3, [pc, #328]	@ (8003064 <sw2Controll+0x170>)
 8002f1a:	785b      	ldrb	r3, [r3, #1]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	f040 8097 	bne.w	8003050 <sw2Controll+0x15c>
				sw2.flag = 1;
 8002f22:	4b50      	ldr	r3, [pc, #320]	@ (8003064 <sw2Controll+0x170>)
 8002f24:	2201      	movs	r2, #1
 8002f26:	705a      	strb	r2, [r3, #1]
				if(getBuzzEnabled() == TRUE) {	//    
 8002f28:	f7fe fa8c 	bl	8001444 <getBuzzEnabled>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d102      	bne.n	8002f38 <sw2Controll+0x44>
					setbuzzerOnOff(1);		//  on
 8002f32:	2001      	movs	r0, #1
 8002f34:	f7fe faa2 	bl	800147c <setbuzzerOnOff>
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8002f38:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002f3c:	484a      	ldr	r0, [pc, #296]	@ (8003068 <sw2Controll+0x174>)
 8002f3e:	f000 ffae 	bl	8003e9e <HAL_GPIO_TogglePin>
				setBuzzEnabled(!getBuzzEnabled()); 	//  ,  
 8002f42:	f7fe fa7f 	bl	8001444 <getBuzzEnabled>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	bf0c      	ite	eq
 8002f4c:	2301      	moveq	r3, #1
 8002f4e:	2300      	movne	r3, #0
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7fe fa82 	bl	800145c <setBuzzEnabled>
		break;
 8002f58:	e07a      	b.n	8003050 <sw2Controll+0x15c>
			if(sw2.flag == TRUE) {
 8002f5a:	4b42      	ldr	r3, [pc, #264]	@ (8003064 <sw2Controll+0x170>)
 8002f5c:	785b      	ldrb	r3, [r3, #1]
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d176      	bne.n	8003050 <sw2Controll+0x15c>
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8002f62:	2140      	movs	r1, #64	@ 0x40
 8002f64:	4841      	ldr	r0, [pc, #260]	@ (800306c <sw2Controll+0x178>)
 8002f66:	f000 ff9a 	bl	8003e9e <HAL_GPIO_TogglePin>
				sw2.flag = 0;
 8002f6a:	4b3e      	ldr	r3, [pc, #248]	@ (8003064 <sw2Controll+0x170>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	705a      	strb	r2, [r3, #1]
		break;
 8002f70:	e06e      	b.n	8003050 <sw2Controll+0x15c>
		if(sw2.state == TRUE) {
 8002f72:	4b3c      	ldr	r3, [pc, #240]	@ (8003064 <sw2Controll+0x170>)
 8002f74:	781b      	ldrb	r3, [r3, #0]
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d10c      	bne.n	8002f94 <sw2Controll+0xa0>
			if(sw2.flag == FALSE){
 8002f7a:	4b3a      	ldr	r3, [pc, #232]	@ (8003064 <sw2Controll+0x170>)
 8002f7c:	785b      	ldrb	r3, [r3, #1]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d10f      	bne.n	8002fa2 <sw2Controll+0xae>
				sw2.flag = 1;
 8002f82:	4b38      	ldr	r3, [pc, #224]	@ (8003064 <sw2Controll+0x170>)
 8002f84:	2201      	movs	r2, #1
 8002f86:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8002f88:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002f8c:	4836      	ldr	r0, [pc, #216]	@ (8003068 <sw2Controll+0x174>)
 8002f8e:	f000 ff86 	bl	8003e9e <HAL_GPIO_TogglePin>
 8002f92:	e006      	b.n	8002fa2 <sw2Controll+0xae>
			if(sw2.flag == TRUE) {
 8002f94:	4b33      	ldr	r3, [pc, #204]	@ (8003064 <sw2Controll+0x170>)
 8002f96:	785b      	ldrb	r3, [r3, #1]
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d102      	bne.n	8002fa2 <sw2Controll+0xae>
				sw2.flag = 0;
 8002f9c:	4b31      	ldr	r3, [pc, #196]	@ (8003064 <sw2Controll+0x170>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	705a      	strb	r2, [r3, #1]
		if (stopwatch.onOffState == TRUE) {
 8002fa2:	4b33      	ldr	r3, [pc, #204]	@ (8003070 <sw2Controll+0x17c>)
 8002fa4:	781b      	ldrb	r3, [r3, #0]
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d119      	bne.n	8002fde <sw2Controll+0xea>
			switch(stopwatch.state) {
 8002faa:	4b31      	ldr	r3, [pc, #196]	@ (8003070 <sw2Controll+0x17c>)
 8002fac:	785b      	ldrb	r3, [r3, #1]
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d006      	beq.n	8002fc0 <sw2Controll+0xcc>
 8002fb2:	2b02      	cmp	r3, #2
 8002fb4:	dc0b      	bgt.n	8002fce <sw2Controll+0xda>
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d008      	beq.n	8002fcc <sw2Controll+0xd8>
 8002fba:	2b01      	cmp	r3, #1
 8002fbc:	d003      	beq.n	8002fc6 <sw2Controll+0xd2>
 8002fbe:	e006      	b.n	8002fce <sw2Controll+0xda>
			case STOP: timerReset(); //    0 
 8002fc0:	f7ff fd2a 	bl	8002a18 <timerReset>
				break;
 8002fc4:	e003      	b.n	8002fce <sw2Controll+0xda>
			case PAUSE: timerResum(); //     
 8002fc6:	f7ff fd59 	bl	8002a7c <timerResum>
				break;
 8002fca:	e000      	b.n	8002fce <sw2Controll+0xda>
			case RUN: break;
 8002fcc:	bf00      	nop
			stopwatch.state = RUN;
 8002fce:	4b28      	ldr	r3, [pc, #160]	@ (8003070 <sw2Controll+0x17c>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	705a      	strb	r2, [r3, #1]
			segUpCount();
 8002fd4:	f7ff fcd8 	bl	8002988 <segUpCount>
			clcdStopWatchMeasure();
 8002fd8:	f7ff fee8 	bl	8002dac <clcdStopWatchMeasure>
		break;
 8002fdc:	e03a      	b.n	8003054 <sw2Controll+0x160>
		} else if(stopwatch.onOffState == FALSE && stopwatch.state == RUN) {
 8002fde:	4b24      	ldr	r3, [pc, #144]	@ (8003070 <sw2Controll+0x17c>)
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d136      	bne.n	8003054 <sw2Controll+0x160>
 8002fe6:	4b22      	ldr	r3, [pc, #136]	@ (8003070 <sw2Controll+0x17c>)
 8002fe8:	785b      	ldrb	r3, [r3, #1]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d132      	bne.n	8003054 <sw2Controll+0x160>
			stopwatch.state = PAUSE;
 8002fee:	4b20      	ldr	r3, [pc, #128]	@ (8003070 <sw2Controll+0x17c>)
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	705a      	strb	r2, [r3, #1]
			timerPaused();
 8002ff4:	f7ff fd26 	bl	8002a44 <timerPaused>
		break;
 8002ff8:	e02c      	b.n	8003054 <sw2Controll+0x160>
		if(sw2.state == TRUE) {
 8002ffa:	4b1a      	ldr	r3, [pc, #104]	@ (8003064 <sw2Controll+0x170>)
 8002ffc:	781b      	ldrb	r3, [r3, #0]
 8002ffe:	2b01      	cmp	r3, #1
 8003000:	d11a      	bne.n	8003038 <sw2Controll+0x144>
			if(sw2.flag == FALSE) {
 8003002:	4b18      	ldr	r3, [pc, #96]	@ (8003064 <sw2Controll+0x170>)
 8003004:	785b      	ldrb	r3, [r3, #1]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d112      	bne.n	8003030 <sw2Controll+0x13c>
				sw2.flag = 1;
 800300a:	4b16      	ldr	r3, [pc, #88]	@ (8003064 <sw2Controll+0x170>)
 800300c:	2201      	movs	r2, #1
 800300e:	705a      	strb	r2, [r3, #1]
				sw2.pressCnt = 0;
 8003010:	4b14      	ldr	r3, [pc, #80]	@ (8003064 <sw2Controll+0x170>)
 8003012:	2200      	movs	r2, #0
 8003014:	605a      	str	r2, [r3, #4]
				setWaitingTime(0);
 8003016:	2000      	movs	r0, #0
 8003018:	f7ff f808 	bl	800202c <setWaitingTime>
				setbuzzerOnOff(1);
 800301c:	2001      	movs	r0, #1
 800301e:	f7fe fa2d 	bl	800147c <setbuzzerOnOff>
				settingTime();
 8003022:	f7fe fe25 	bl	8001c70 <settingTime>
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8003026:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800302a:	480f      	ldr	r0, [pc, #60]	@ (8003068 <sw2Controll+0x174>)
 800302c:	f000 ff37 	bl	8003e9e <HAL_GPIO_TogglePin>
			releasePointing(2);
 8003030:	2002      	movs	r0, #2
 8003032:	f000 fa95 	bl	8003560 <releasePointing>
		break;
 8003036:	e00f      	b.n	8003058 <sw2Controll+0x164>
			if(sw2.flag == TRUE) {
 8003038:	4b0a      	ldr	r3, [pc, #40]	@ (8003064 <sw2Controll+0x170>)
 800303a:	785b      	ldrb	r3, [r3, #1]
 800303c:	2b01      	cmp	r3, #1
 800303e:	d10b      	bne.n	8003058 <sw2Controll+0x164>
				sw2.flag = 0;
 8003040:	4b08      	ldr	r3, [pc, #32]	@ (8003064 <sw2Controll+0x170>)
 8003042:	2200      	movs	r2, #0
 8003044:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8003046:	2140      	movs	r1, #64	@ 0x40
 8003048:	4808      	ldr	r0, [pc, #32]	@ (800306c <sw2Controll+0x178>)
 800304a:	f000 ff28 	bl	8003e9e <HAL_GPIO_TogglePin>
		break;
 800304e:	e003      	b.n	8003058 <sw2Controll+0x164>
		break;
 8003050:	bf00      	nop
 8003052:	e002      	b.n	800305a <sw2Controll+0x166>
		break;
 8003054:	bf00      	nop
 8003056:	e000      	b.n	800305a <sw2Controll+0x166>
		break;
 8003058:	bf00      	nop
}
 800305a:	bf00      	nop
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	200002e1 	.word	0x200002e1
 8003064:	2000027c 	.word	0x2000027c
 8003068:	40020c00 	.word	0x40020c00
 800306c:	40020800 	.word	0x40020800
 8003070:	20000050 	.word	0x20000050

08003074 <sw3Controll>:

void sw3Controll() {
 8003074:	b580      	push	{r7, lr}
 8003076:	af00      	add	r7, sp, #0
	// SW3 PD4
	switch(mode) {
 8003078:	4b5f      	ldr	r3, [pc, #380]	@ (80031f8 <sw3Controll+0x184>)
 800307a:	781b      	ldrb	r3, [r3, #0]
 800307c:	2b02      	cmp	r3, #2
 800307e:	f000 8085 	beq.w	800318c <sw3Controll+0x118>
 8003082:	2b02      	cmp	r3, #2
 8003084:	f300 80b5 	bgt.w	80031f2 <sw3Controll+0x17e>
 8003088:	2b00      	cmp	r3, #0
 800308a:	d002      	beq.n	8003092 <sw3Controll+0x1e>
 800308c:	2b01      	cmp	r3, #1
 800308e:	d032      	beq.n	80030f6 <sw3Controll+0x82>
		}
		break;
	}


}
 8003090:	e0af      	b.n	80031f2 <sw3Controll+0x17e>
		if(sw3.state == TRUE) {
 8003092:	4b5a      	ldr	r3, [pc, #360]	@ (80031fc <sw3Controll+0x188>)
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	2b01      	cmp	r3, #1
 8003098:	d120      	bne.n	80030dc <sw3Controll+0x68>
			if(sw3.flag == FALSE) {
 800309a:	4b58      	ldr	r3, [pc, #352]	@ (80031fc <sw3Controll+0x188>)
 800309c:	785b      	ldrb	r3, [r3, #1]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	f040 80a2 	bne.w	80031e8 <sw3Controll+0x174>
				sw3.flag = 1;
 80030a4:	4b55      	ldr	r3, [pc, #340]	@ (80031fc <sw3Controll+0x188>)
 80030a6:	2201      	movs	r2, #1
 80030a8:	705a      	strb	r2, [r3, #1]
				if(getBuzzEnabled() == TRUE) {	//    
 80030aa:	f7fe f9cb 	bl	8001444 <getBuzzEnabled>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d102      	bne.n	80030ba <sw3Controll+0x46>
					setbuzzerOnOff(1);		//  on
 80030b4:	2001      	movs	r0, #1
 80030b6:	f7fe f9e1 	bl	800147c <setbuzzerOnOff>
				setTimeFormet(!getTimeFormet()); //  
 80030ba:	f7fe ff99 	bl	8001ff0 <getTimeFormet>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	bf0c      	ite	eq
 80030c4:	2301      	moveq	r3, #1
 80030c6:	2300      	movne	r3, #0
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	4618      	mov	r0, r3
 80030cc:	f7fe ff9c 	bl	8002008 <setTimeFormet>
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80030d0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80030d4:	484a      	ldr	r0, [pc, #296]	@ (8003200 <sw3Controll+0x18c>)
 80030d6:	f000 fee2 	bl	8003e9e <HAL_GPIO_TogglePin>
		break;
 80030da:	e085      	b.n	80031e8 <sw3Controll+0x174>
			if(sw3.flag == TRUE) {
 80030dc:	4b47      	ldr	r3, [pc, #284]	@ (80031fc <sw3Controll+0x188>)
 80030de:	785b      	ldrb	r3, [r3, #1]
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	f040 8081 	bne.w	80031e8 <sw3Controll+0x174>
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 80030e6:	2140      	movs	r1, #64	@ 0x40
 80030e8:	4846      	ldr	r0, [pc, #280]	@ (8003204 <sw3Controll+0x190>)
 80030ea:	f000 fed8 	bl	8003e9e <HAL_GPIO_TogglePin>
				sw3.flag = 0;
 80030ee:	4b43      	ldr	r3, [pc, #268]	@ (80031fc <sw3Controll+0x188>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	705a      	strb	r2, [r3, #1]
		break;
 80030f4:	e078      	b.n	80031e8 <sw3Controll+0x174>
		if(sw3.state == TRUE) {
 80030f6:	4b41      	ldr	r3, [pc, #260]	@ (80031fc <sw3Controll+0x188>)
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d13c      	bne.n	8003178 <sw3Controll+0x104>
			switch(stopwatch.state) {
 80030fe:	4b42      	ldr	r3, [pc, #264]	@ (8003208 <sw3Controll+0x194>)
 8003100:	785b      	ldrb	r3, [r3, #1]
 8003102:	2b02      	cmp	r3, #2
 8003104:	d006      	beq.n	8003114 <sw3Controll+0xa0>
 8003106:	2b02      	cmp	r3, #2
 8003108:	dc70      	bgt.n	80031ec <sw3Controll+0x178>
 800310a:	2b00      	cmp	r3, #0
 800310c:	d02a      	beq.n	8003164 <sw3Controll+0xf0>
 800310e:	2b01      	cmp	r3, #1
 8003110:	d014      	beq.n	800313c <sw3Controll+0xc8>
		break;
 8003112:	e06b      	b.n	80031ec <sw3Controll+0x178>
				if (sw3.flag == FALSE) {
 8003114:	4b39      	ldr	r3, [pc, #228]	@ (80031fc <sw3Controll+0x188>)
 8003116:	785b      	ldrb	r3, [r3, #1]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d131      	bne.n	8003180 <sw3Controll+0x10c>
					stopwatch.state = STOP;
 800311c:	4b3a      	ldr	r3, [pc, #232]	@ (8003208 <sw3Controll+0x194>)
 800311e:	2202      	movs	r2, #2
 8003120:	705a      	strb	r2, [r3, #1]
					segReset(); // 7 , clcd   
 8003122:	f7ff fc6b 	bl	80029fc <segReset>
					clcdStopWatchClear();
 8003126:	f7ff fdff 	bl	8002d28 <clcdStopWatchClear>
					HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 800312a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800312e:	4834      	ldr	r0, [pc, #208]	@ (8003200 <sw3Controll+0x18c>)
 8003130:	f000 feb5 	bl	8003e9e <HAL_GPIO_TogglePin>
					sw3.flag = 1;
 8003134:	4b31      	ldr	r3, [pc, #196]	@ (80031fc <sw3Controll+0x188>)
 8003136:	2201      	movs	r2, #1
 8003138:	705a      	strb	r2, [r3, #1]
				break;
 800313a:	e021      	b.n	8003180 <sw3Controll+0x10c>
				if (sw3.flag == FALSE) {
 800313c:	4b2f      	ldr	r3, [pc, #188]	@ (80031fc <sw3Controll+0x188>)
 800313e:	785b      	ldrb	r3, [r3, #1]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d11f      	bne.n	8003184 <sw3Controll+0x110>
					stopwatch.state = STOP;
 8003144:	4b30      	ldr	r3, [pc, #192]	@ (8003208 <sw3Controll+0x194>)
 8003146:	2202      	movs	r2, #2
 8003148:	705a      	strb	r2, [r3, #1]
					segReset(); // 7 , clcd   
 800314a:	f7ff fc57 	bl	80029fc <segReset>
					clcdStopWatchClear();
 800314e:	f7ff fdeb 	bl	8002d28 <clcdStopWatchClear>
					HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8003152:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003156:	482a      	ldr	r0, [pc, #168]	@ (8003200 <sw3Controll+0x18c>)
 8003158:	f000 fea1 	bl	8003e9e <HAL_GPIO_TogglePin>
					sw3.flag = 1;
 800315c:	4b27      	ldr	r3, [pc, #156]	@ (80031fc <sw3Controll+0x188>)
 800315e:	2201      	movs	r2, #1
 8003160:	705a      	strb	r2, [r3, #1]
				break;
 8003162:	e00f      	b.n	8003184 <sw3Controll+0x110>
				if(sw3.flag == FALSE) {
 8003164:	4b25      	ldr	r3, [pc, #148]	@ (80031fc <sw3Controll+0x188>)
 8003166:	785b      	ldrb	r3, [r3, #1]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d10d      	bne.n	8003188 <sw3Controll+0x114>
					laptimeSave(); //  
 800316c:	f7ff fce4 	bl	8002b38 <laptimeSave>
					sw3.flag = 1;
 8003170:	4b22      	ldr	r3, [pc, #136]	@ (80031fc <sw3Controll+0x188>)
 8003172:	2201      	movs	r2, #1
 8003174:	705a      	strb	r2, [r3, #1]
				break;
 8003176:	e007      	b.n	8003188 <sw3Controll+0x114>
			sw3.flag = 0;
 8003178:	4b20      	ldr	r3, [pc, #128]	@ (80031fc <sw3Controll+0x188>)
 800317a:	2200      	movs	r2, #0
 800317c:	705a      	strb	r2, [r3, #1]
		break;
 800317e:	e035      	b.n	80031ec <sw3Controll+0x178>
				break;
 8003180:	bf00      	nop
 8003182:	e033      	b.n	80031ec <sw3Controll+0x178>
				break;
 8003184:	bf00      	nop
 8003186:	e031      	b.n	80031ec <sw3Controll+0x178>
				break;
 8003188:	bf00      	nop
		break;
 800318a:	e02f      	b.n	80031ec <sw3Controll+0x178>
		if(sw3.state == TRUE) {
 800318c:	4b1b      	ldr	r3, [pc, #108]	@ (80031fc <sw3Controll+0x188>)
 800318e:	781b      	ldrb	r3, [r3, #0]
 8003190:	2b01      	cmp	r3, #1
 8003192:	d11a      	bne.n	80031ca <sw3Controll+0x156>
			if(sw3.flag == FALSE) {
 8003194:	4b19      	ldr	r3, [pc, #100]	@ (80031fc <sw3Controll+0x188>)
 8003196:	785b      	ldrb	r3, [r3, #1]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d10f      	bne.n	80031bc <sw3Controll+0x148>
				sw3.flag = 1;
 800319c:	4b17      	ldr	r3, [pc, #92]	@ (80031fc <sw3Controll+0x188>)
 800319e:	2201      	movs	r2, #1
 80031a0:	705a      	strb	r2, [r3, #1]
				sw3.pressCnt = 0;
 80031a2:	4b16      	ldr	r3, [pc, #88]	@ (80031fc <sw3Controll+0x188>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	605a      	str	r2, [r3, #4]
				setbuzzerOnOff(1);
 80031a8:	2001      	movs	r0, #1
 80031aa:	f7fe f967 	bl	800147c <setbuzzerOnOff>
				incrementTime();
 80031ae:	f7fe fd77 	bl	8001ca0 <incrementTime>
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80031b2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80031b6:	4812      	ldr	r0, [pc, #72]	@ (8003200 <sw3Controll+0x18c>)
 80031b8:	f000 fe71 	bl	8003e9e <HAL_GPIO_TogglePin>
			setWaitingTime(0);
 80031bc:	2000      	movs	r0, #0
 80031be:	f7fe ff35 	bl	800202c <setWaitingTime>
			releasePointing(3);
 80031c2:	2003      	movs	r0, #3
 80031c4:	f000 f9cc 	bl	8003560 <releasePointing>
		break;
 80031c8:	e012      	b.n	80031f0 <sw3Controll+0x17c>
			if(sw3.flag == TRUE) {
 80031ca:	4b0c      	ldr	r3, [pc, #48]	@ (80031fc <sw3Controll+0x188>)
 80031cc:	785b      	ldrb	r3, [r3, #1]
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d10e      	bne.n	80031f0 <sw3Controll+0x17c>
				sw3.flag = 0;
 80031d2:	4b0a      	ldr	r3, [pc, #40]	@ (80031fc <sw3Controll+0x188>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	705a      	strb	r2, [r3, #1]
				rsp = SHORT;
 80031d8:	4b0c      	ldr	r3, [pc, #48]	@ (800320c <sw3Controll+0x198>)
 80031da:	2200      	movs	r2, #0
 80031dc:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 80031de:	2140      	movs	r1, #64	@ 0x40
 80031e0:	4808      	ldr	r0, [pc, #32]	@ (8003204 <sw3Controll+0x190>)
 80031e2:	f000 fe5c 	bl	8003e9e <HAL_GPIO_TogglePin>
		break;
 80031e6:	e003      	b.n	80031f0 <sw3Controll+0x17c>
		break;
 80031e8:	bf00      	nop
 80031ea:	e002      	b.n	80031f2 <sw3Controll+0x17e>
		break;
 80031ec:	bf00      	nop
 80031ee:	e000      	b.n	80031f2 <sw3Controll+0x17e>
		break;
 80031f0:	bf00      	nop
}
 80031f2:	bf00      	nop
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	200002e1 	.word	0x200002e1
 80031fc:	20000298 	.word	0x20000298
 8003200:	40020c00 	.word	0x40020c00
 8003204:	40020800 	.word	0x40020800
 8003208:	20000050 	.word	0x20000050
 800320c:	200002e0 	.word	0x200002e0

08003210 <sw4Controll>:

void sw4Controll() {
 8003210:	b580      	push	{r7, lr}
 8003212:	af00      	add	r7, sp, #0
	// SW4 PD10
	switch(mode) {
 8003214:	4b3d      	ldr	r3, [pc, #244]	@ (800330c <sw4Controll+0xfc>)
 8003216:	781b      	ldrb	r3, [r3, #0]
 8003218:	2b02      	cmp	r3, #2
 800321a:	d041      	beq.n	80032a0 <sw4Controll+0x90>
 800321c:	2b02      	cmp	r3, #2
 800321e:	dc72      	bgt.n	8003306 <sw4Controll+0xf6>
 8003220:	2b00      	cmp	r3, #0
 8003222:	d002      	beq.n	800322a <sw4Controll+0x1a>
 8003224:	2b01      	cmp	r3, #1
 8003226:	d025      	beq.n	8003274 <sw4Controll+0x64>
			}
		}
		break;
	}

}
 8003228:	e06d      	b.n	8003306 <sw4Controll+0xf6>
		if(sw4.state == TRUE) {
 800322a:	4b39      	ldr	r3, [pc, #228]	@ (8003310 <sw4Controll+0x100>)
 800322c:	781b      	ldrb	r3, [r3, #0]
 800322e:	2b01      	cmp	r3, #1
 8003230:	d114      	bne.n	800325c <sw4Controll+0x4c>
			if(sw4.flag == FALSE) {
 8003232:	4b37      	ldr	r3, [pc, #220]	@ (8003310 <sw4Controll+0x100>)
 8003234:	785b      	ldrb	r3, [r3, #1]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d160      	bne.n	80032fc <sw4Controll+0xec>
				if(getBuzzEnabled() == TRUE) {	//    
 800323a:	f7fe f903 	bl	8001444 <getBuzzEnabled>
 800323e:	4603      	mov	r3, r0
 8003240:	2b01      	cmp	r3, #1
 8003242:	d102      	bne.n	800324a <sw4Controll+0x3a>
					setbuzzerOnOff(1);		//  on
 8003244:	2001      	movs	r0, #1
 8003246:	f7fe f919 	bl	800147c <setbuzzerOnOff>
				sw4.flag = 1;
 800324a:	4b31      	ldr	r3, [pc, #196]	@ (8003310 <sw4Controll+0x100>)
 800324c:	2201      	movs	r2, #1
 800324e:	705a      	strb	r2, [r3, #1]
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8003250:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003254:	482f      	ldr	r0, [pc, #188]	@ (8003314 <sw4Controll+0x104>)
 8003256:	f000 fe22 	bl	8003e9e <HAL_GPIO_TogglePin>
		break;
 800325a:	e04f      	b.n	80032fc <sw4Controll+0xec>
			if(sw4.flag == TRUE) {
 800325c:	4b2c      	ldr	r3, [pc, #176]	@ (8003310 <sw4Controll+0x100>)
 800325e:	785b      	ldrb	r3, [r3, #1]
 8003260:	2b01      	cmp	r3, #1
 8003262:	d14b      	bne.n	80032fc <sw4Controll+0xec>
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8003264:	2140      	movs	r1, #64	@ 0x40
 8003266:	482c      	ldr	r0, [pc, #176]	@ (8003318 <sw4Controll+0x108>)
 8003268:	f000 fe19 	bl	8003e9e <HAL_GPIO_TogglePin>
				sw4.flag = 0;
 800326c:	4b28      	ldr	r3, [pc, #160]	@ (8003310 <sw4Controll+0x100>)
 800326e:	2200      	movs	r2, #0
 8003270:	705a      	strb	r2, [r3, #1]
		break;
 8003272:	e043      	b.n	80032fc <sw4Controll+0xec>
		if(sw4.state == TRUE) {
 8003274:	4b26      	ldr	r3, [pc, #152]	@ (8003310 <sw4Controll+0x100>)
 8003276:	781b      	ldrb	r3, [r3, #0]
 8003278:	2b01      	cmp	r3, #1
 800327a:	d10d      	bne.n	8003298 <sw4Controll+0x88>
			if(sw4.flag == FALSE) {
 800327c:	4b24      	ldr	r3, [pc, #144]	@ (8003310 <sw4Controll+0x100>)
 800327e:	785b      	ldrb	r3, [r3, #1]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d13d      	bne.n	8003300 <sw4Controll+0xf0>
				laptimeDisplay(); //   
 8003284:	f7ff fce8 	bl	8002c58 <laptimeDisplay>
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8003288:	2140      	movs	r1, #64	@ 0x40
 800328a:	4823      	ldr	r0, [pc, #140]	@ (8003318 <sw4Controll+0x108>)
 800328c:	f000 fe07 	bl	8003e9e <HAL_GPIO_TogglePin>
				sw4.flag = 1;
 8003290:	4b1f      	ldr	r3, [pc, #124]	@ (8003310 <sw4Controll+0x100>)
 8003292:	2201      	movs	r2, #1
 8003294:	705a      	strb	r2, [r3, #1]
		break;
 8003296:	e033      	b.n	8003300 <sw4Controll+0xf0>
			sw4.flag = 0;
 8003298:	4b1d      	ldr	r3, [pc, #116]	@ (8003310 <sw4Controll+0x100>)
 800329a:	2200      	movs	r2, #0
 800329c:	705a      	strb	r2, [r3, #1]
		break;
 800329e:	e02f      	b.n	8003300 <sw4Controll+0xf0>
		if(sw4.state == TRUE) {
 80032a0:	4b1b      	ldr	r3, [pc, #108]	@ (8003310 <sw4Controll+0x100>)
 80032a2:	781b      	ldrb	r3, [r3, #0]
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d11a      	bne.n	80032de <sw4Controll+0xce>
			if(sw4.flag == FALSE) {
 80032a8:	4b19      	ldr	r3, [pc, #100]	@ (8003310 <sw4Controll+0x100>)
 80032aa:	785b      	ldrb	r3, [r3, #1]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d10f      	bne.n	80032d0 <sw4Controll+0xc0>
				sw4.flag = 1;
 80032b0:	4b17      	ldr	r3, [pc, #92]	@ (8003310 <sw4Controll+0x100>)
 80032b2:	2201      	movs	r2, #1
 80032b4:	705a      	strb	r2, [r3, #1]
				sw4.pressCnt = 0;
 80032b6:	4b16      	ldr	r3, [pc, #88]	@ (8003310 <sw4Controll+0x100>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	605a      	str	r2, [r3, #4]
				setbuzzerOnOff(1);
 80032bc:	2001      	movs	r0, #1
 80032be:	f7fe f8dd 	bl	800147c <setbuzzerOnOff>
				decrementTime();
 80032c2:	f7fe fdbd 	bl	8001e40 <decrementTime>
				HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80032c6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80032ca:	4812      	ldr	r0, [pc, #72]	@ (8003314 <sw4Controll+0x104>)
 80032cc:	f000 fde7 	bl	8003e9e <HAL_GPIO_TogglePin>
			setWaitingTime(0);
 80032d0:	2000      	movs	r0, #0
 80032d2:	f7fe feab 	bl	800202c <setWaitingTime>
			releasePointing(4);
 80032d6:	2004      	movs	r0, #4
 80032d8:	f000 f942 	bl	8003560 <releasePointing>
		break;
 80032dc:	e012      	b.n	8003304 <sw4Controll+0xf4>
			if(sw4.flag == TRUE) {
 80032de:	4b0c      	ldr	r3, [pc, #48]	@ (8003310 <sw4Controll+0x100>)
 80032e0:	785b      	ldrb	r3, [r3, #1]
 80032e2:	2b01      	cmp	r3, #1
 80032e4:	d10e      	bne.n	8003304 <sw4Controll+0xf4>
				sw4.flag = 0;
 80032e6:	4b0a      	ldr	r3, [pc, #40]	@ (8003310 <sw4Controll+0x100>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	705a      	strb	r2, [r3, #1]
				rsp = SHORT;
 80032ec:	4b0b      	ldr	r3, [pc, #44]	@ (800331c <sw4Controll+0x10c>)
 80032ee:	2200      	movs	r2, #0
 80032f0:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 80032f2:	2140      	movs	r1, #64	@ 0x40
 80032f4:	4808      	ldr	r0, [pc, #32]	@ (8003318 <sw4Controll+0x108>)
 80032f6:	f000 fdd2 	bl	8003e9e <HAL_GPIO_TogglePin>
		break;
 80032fa:	e003      	b.n	8003304 <sw4Controll+0xf4>
		break;
 80032fc:	bf00      	nop
 80032fe:	e002      	b.n	8003306 <sw4Controll+0xf6>
		break;
 8003300:	bf00      	nop
 8003302:	e000      	b.n	8003306 <sw4Controll+0xf6>
		break;
 8003304:	bf00      	nop
}
 8003306:	bf00      	nop
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	200002e1 	.word	0x200002e1
 8003310:	200002b4 	.word	0x200002b4
 8003314:	40020c00 	.word	0x40020c00
 8003318:	40020800 	.word	0x40020800
 800331c:	200002e0 	.word	0x200002e0

08003320 <getPressCount>:

int getPressCount(int swNum) {
 8003320:	b480      	push	{r7}
 8003322:	b085      	sub	sp, #20
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
	int temp;
	switch(swNum) {
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	3b01      	subs	r3, #1
 800332c:	2b03      	cmp	r3, #3
 800332e:	d81b      	bhi.n	8003368 <getPressCount+0x48>
 8003330:	a201      	add	r2, pc, #4	@ (adr r2, 8003338 <getPressCount+0x18>)
 8003332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003336:	bf00      	nop
 8003338:	08003349 	.word	0x08003349
 800333c:	08003351 	.word	0x08003351
 8003340:	08003359 	.word	0x08003359
 8003344:	08003361 	.word	0x08003361
	case 1:
		temp = sw1.pressCnt;
 8003348:	4b0b      	ldr	r3, [pc, #44]	@ (8003378 <getPressCount+0x58>)
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	60fb      	str	r3, [r7, #12]
		break;
 800334e:	e00b      	b.n	8003368 <getPressCount+0x48>
	case 2:
		temp = sw2.pressCnt;
 8003350:	4b0a      	ldr	r3, [pc, #40]	@ (800337c <getPressCount+0x5c>)
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	60fb      	str	r3, [r7, #12]
		break;
 8003356:	e007      	b.n	8003368 <getPressCount+0x48>
	case 3:
		temp = sw3.pressCnt;
 8003358:	4b09      	ldr	r3, [pc, #36]	@ (8003380 <getPressCount+0x60>)
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	60fb      	str	r3, [r7, #12]
		break;
 800335e:	e003      	b.n	8003368 <getPressCount+0x48>
	case 4:
		temp = sw4.pressCnt;
 8003360:	4b08      	ldr	r3, [pc, #32]	@ (8003384 <getPressCount+0x64>)
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	60fb      	str	r3, [r7, #12]
		break;
 8003366:	bf00      	nop
	}
	return temp;
 8003368:	68fb      	ldr	r3, [r7, #12]

}
 800336a:	4618      	mov	r0, r3
 800336c:	3714      	adds	r7, #20
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	20000260 	.word	0x20000260
 800337c:	2000027c 	.word	0x2000027c
 8003380:	20000298 	.word	0x20000298
 8003384:	200002b4 	.word	0x200002b4

08003388 <holdEvent>:

void holdEvent() {
 8003388:	b580      	push	{r7, lr}
 800338a:	af00      	add	r7, sp, #0
	if(sw1.state == TRUE) {
 800338c:	4b6c      	ldr	r3, [pc, #432]	@ (8003540 <holdEvent+0x1b8>)
 800338e:	781b      	ldrb	r3, [r3, #0]
 8003390:	2b01      	cmp	r3, #1
 8003392:	d115      	bne.n	80033c0 <holdEvent+0x38>
		if(sw1.pressCnt <= LONG_PRESS) {
 8003394:	4b6a      	ldr	r3, [pc, #424]	@ (8003540 <holdEvent+0x1b8>)
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 800339c:	4293      	cmp	r3, r2
 800339e:	dc04      	bgt.n	80033aa <holdEvent+0x22>
			sw1.pressCnt++;
 80033a0:	4b67      	ldr	r3, [pc, #412]	@ (8003540 <holdEvent+0x1b8>)
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	3301      	adds	r3, #1
 80033a6:	4a66      	ldr	r2, [pc, #408]	@ (8003540 <holdEvent+0x1b8>)
 80033a8:	6053      	str	r3, [r2, #4]
		}
		switch(rsp) {
 80033aa:	4b66      	ldr	r3, [pc, #408]	@ (8003544 <holdEvent+0x1bc>)
 80033ac:	781b      	ldrb	r3, [r3, #0]
 80033ae:	2b02      	cmp	r3, #2
 80033b0:	d006      	beq.n	80033c0 <holdEvent+0x38>
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	dc04      	bgt.n	80033c0 <holdEvent+0x38>
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d001      	beq.n	80033be <holdEvent+0x36>
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	e000      	b.n	80033c0 <holdEvent+0x38>
		case SHORT:
			break;
 80033be:	bf00      	nop
			}
			break;

		}
	}
	if(sw2.state == TRUE) {
 80033c0:	4b61      	ldr	r3, [pc, #388]	@ (8003548 <holdEvent+0x1c0>)
 80033c2:	781b      	ldrb	r3, [r3, #0]
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d115      	bne.n	80033f4 <holdEvent+0x6c>
		if(sw2.pressCnt <= LONG_PRESS) {
 80033c8:	4b5f      	ldr	r3, [pc, #380]	@ (8003548 <holdEvent+0x1c0>)
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80033d0:	4293      	cmp	r3, r2
 80033d2:	dc04      	bgt.n	80033de <holdEvent+0x56>
			sw2.pressCnt++;
 80033d4:	4b5c      	ldr	r3, [pc, #368]	@ (8003548 <holdEvent+0x1c0>)
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	3301      	adds	r3, #1
 80033da:	4a5b      	ldr	r2, [pc, #364]	@ (8003548 <holdEvent+0x1c0>)
 80033dc:	6053      	str	r3, [r2, #4]
		}
		switch(rsp) {
 80033de:	4b59      	ldr	r3, [pc, #356]	@ (8003544 <holdEvent+0x1bc>)
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	2b02      	cmp	r3, #2
 80033e4:	d006      	beq.n	80033f4 <holdEvent+0x6c>
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	dc04      	bgt.n	80033f4 <holdEvent+0x6c>
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d001      	beq.n	80033f2 <holdEvent+0x6a>
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	e000      	b.n	80033f4 <holdEvent+0x6c>
		case SHORT:
			break;
 80033f2:	bf00      	nop
			}
			break;

		}
	}
	if(sw3.state == TRUE) {
 80033f4:	4b55      	ldr	r3, [pc, #340]	@ (800354c <holdEvent+0x1c4>)
 80033f6:	781b      	ldrb	r3, [r3, #0]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d14c      	bne.n	8003496 <holdEvent+0x10e>
		if(sw3.pressCnt <= LONG_PRESS) {
 80033fc:	4b53      	ldr	r3, [pc, #332]	@ (800354c <holdEvent+0x1c4>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8003404:	4293      	cmp	r3, r2
 8003406:	dc04      	bgt.n	8003412 <holdEvent+0x8a>
			sw3.pressCnt++;
 8003408:	4b50      	ldr	r3, [pc, #320]	@ (800354c <holdEvent+0x1c4>)
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	3301      	adds	r3, #1
 800340e:	4a4f      	ldr	r2, [pc, #316]	@ (800354c <holdEvent+0x1c4>)
 8003410:	6053      	str	r3, [r2, #4]
		}
		if(sw3.pressCnt == MID_PRESS) {
 8003412:	4b4e      	ldr	r3, [pc, #312]	@ (800354c <holdEvent+0x1c4>)
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 800341a:	d102      	bne.n	8003422 <holdEvent+0x9a>
			playMidTone();
 800341c:	f7fd ffee 	bl	80013fc <playMidTone>
 8003420:	e007      	b.n	8003432 <holdEvent+0xaa>
		} else if(sw3.pressCnt == LONG_PRESS) {
 8003422:	4b4a      	ldr	r3, [pc, #296]	@ (800354c <holdEvent+0x1c4>)
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 800342a:	4293      	cmp	r3, r2
 800342c:	d101      	bne.n	8003432 <holdEvent+0xaa>
			playHighTone();
 800342e:	f7fd fff7 	bl	8001420 <playHighTone>
		}
		switch(rsp) {
 8003432:	4b44      	ldr	r3, [pc, #272]	@ (8003544 <holdEvent+0x1bc>)
 8003434:	781b      	ldrb	r3, [r3, #0]
 8003436:	2b02      	cmp	r3, #2
 8003438:	d016      	beq.n	8003468 <holdEvent+0xe0>
 800343a:	2b02      	cmp	r3, #2
 800343c:	dc2b      	bgt.n	8003496 <holdEvent+0x10e>
 800343e:	2b00      	cmp	r3, #0
 8003440:	d024      	beq.n	800348c <holdEvent+0x104>
 8003442:	2b01      	cmp	r3, #1
 8003444:	d127      	bne.n	8003496 <holdEvent+0x10e>
		case SHORT:
			break;
		case MID:
			if(sw3.pressCnt % 150 == 0) {
 8003446:	4b41      	ldr	r3, [pc, #260]	@ (800354c <holdEvent+0x1c4>)
 8003448:	685a      	ldr	r2, [r3, #4]
 800344a:	4b41      	ldr	r3, [pc, #260]	@ (8003550 <holdEvent+0x1c8>)
 800344c:	fb83 1302 	smull	r1, r3, r3, r2
 8003450:	1119      	asrs	r1, r3, #4
 8003452:	17d3      	asrs	r3, r2, #31
 8003454:	1acb      	subs	r3, r1, r3
 8003456:	2196      	movs	r1, #150	@ 0x96
 8003458:	fb01 f303 	mul.w	r3, r1, r3
 800345c:	1ad3      	subs	r3, r2, r3
 800345e:	2b00      	cmp	r3, #0
 8003460:	d116      	bne.n	8003490 <holdEvent+0x108>
				incrementTime();
 8003462:	f7fe fc1d 	bl	8001ca0 <incrementTime>
			}
			break;
 8003466:	e013      	b.n	8003490 <holdEvent+0x108>
		case LONG:
			if(stopwatch.time.millisecond % 20 == 0) {
 8003468:	4b3a      	ldr	r3, [pc, #232]	@ (8003554 <holdEvent+0x1cc>)
 800346a:	6919      	ldr	r1, [r3, #16]
 800346c:	4b3a      	ldr	r3, [pc, #232]	@ (8003558 <holdEvent+0x1d0>)
 800346e:	fb83 2301 	smull	r2, r3, r3, r1
 8003472:	10da      	asrs	r2, r3, #3
 8003474:	17cb      	asrs	r3, r1, #31
 8003476:	1ad2      	subs	r2, r2, r3
 8003478:	4613      	mov	r3, r2
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	4413      	add	r3, r2
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	1aca      	subs	r2, r1, r3
 8003482:	2a00      	cmp	r2, #0
 8003484:	d106      	bne.n	8003494 <holdEvent+0x10c>
				incrementTime();
 8003486:	f7fe fc0b 	bl	8001ca0 <incrementTime>
			}
			break;
 800348a:	e003      	b.n	8003494 <holdEvent+0x10c>
			break;
 800348c:	bf00      	nop
 800348e:	e002      	b.n	8003496 <holdEvent+0x10e>
			break;
 8003490:	bf00      	nop
 8003492:	e000      	b.n	8003496 <holdEvent+0x10e>
			break;
 8003494:	bf00      	nop

		}
	}
	if(sw4.state == TRUE) {
 8003496:	4b31      	ldr	r3, [pc, #196]	@ (800355c <holdEvent+0x1d4>)
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	2b01      	cmp	r3, #1
 800349c:	d14d      	bne.n	800353a <holdEvent+0x1b2>
		if(sw4.pressCnt <= LONG_PRESS) {
 800349e:	4b2f      	ldr	r3, [pc, #188]	@ (800355c <holdEvent+0x1d4>)
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80034a6:	4293      	cmp	r3, r2
 80034a8:	dc04      	bgt.n	80034b4 <holdEvent+0x12c>
			sw4.pressCnt++;
 80034aa:	4b2c      	ldr	r3, [pc, #176]	@ (800355c <holdEvent+0x1d4>)
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	3301      	adds	r3, #1
 80034b0:	4a2a      	ldr	r2, [pc, #168]	@ (800355c <holdEvent+0x1d4>)
 80034b2:	6053      	str	r3, [r2, #4]
		}
		if(sw4.pressCnt == MID_PRESS) {
 80034b4:	4b29      	ldr	r3, [pc, #164]	@ (800355c <holdEvent+0x1d4>)
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 80034bc:	d102      	bne.n	80034c4 <holdEvent+0x13c>
			playMidTone();
 80034be:	f7fd ff9d 	bl	80013fc <playMidTone>
 80034c2:	e007      	b.n	80034d4 <holdEvent+0x14c>
		} else if(sw4.pressCnt == LONG_PRESS) {
 80034c4:	4b25      	ldr	r3, [pc, #148]	@ (800355c <holdEvent+0x1d4>)
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d101      	bne.n	80034d4 <holdEvent+0x14c>
			playHighTone();
 80034d0:	f7fd ffa6 	bl	8001420 <playHighTone>
		}
		switch(rsp) {
 80034d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003544 <holdEvent+0x1bc>)
 80034d6:	781b      	ldrb	r3, [r3, #0]
 80034d8:	2b02      	cmp	r3, #2
 80034da:	d017      	beq.n	800350c <holdEvent+0x184>
 80034dc:	2b02      	cmp	r3, #2
 80034de:	dc2c      	bgt.n	800353a <holdEvent+0x1b2>
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d025      	beq.n	8003530 <holdEvent+0x1a8>
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d000      	beq.n	80034ea <holdEvent+0x162>
			}
			break;

		}
	}
}
 80034e8:	e027      	b.n	800353a <holdEvent+0x1b2>
			if(sw4.pressCnt % 150 == 0) {
 80034ea:	4b1c      	ldr	r3, [pc, #112]	@ (800355c <holdEvent+0x1d4>)
 80034ec:	685a      	ldr	r2, [r3, #4]
 80034ee:	4b18      	ldr	r3, [pc, #96]	@ (8003550 <holdEvent+0x1c8>)
 80034f0:	fb83 1302 	smull	r1, r3, r3, r2
 80034f4:	1119      	asrs	r1, r3, #4
 80034f6:	17d3      	asrs	r3, r2, #31
 80034f8:	1acb      	subs	r3, r1, r3
 80034fa:	2196      	movs	r1, #150	@ 0x96
 80034fc:	fb01 f303 	mul.w	r3, r1, r3
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	2b00      	cmp	r3, #0
 8003504:	d116      	bne.n	8003534 <holdEvent+0x1ac>
				decrementTime();
 8003506:	f7fe fc9b 	bl	8001e40 <decrementTime>
			break;
 800350a:	e013      	b.n	8003534 <holdEvent+0x1ac>
			if(stopwatch.time.millisecond % 20 == 0) {
 800350c:	4b11      	ldr	r3, [pc, #68]	@ (8003554 <holdEvent+0x1cc>)
 800350e:	6919      	ldr	r1, [r3, #16]
 8003510:	4b11      	ldr	r3, [pc, #68]	@ (8003558 <holdEvent+0x1d0>)
 8003512:	fb83 2301 	smull	r2, r3, r3, r1
 8003516:	10da      	asrs	r2, r3, #3
 8003518:	17cb      	asrs	r3, r1, #31
 800351a:	1ad2      	subs	r2, r2, r3
 800351c:	4613      	mov	r3, r2
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	4413      	add	r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	1aca      	subs	r2, r1, r3
 8003526:	2a00      	cmp	r2, #0
 8003528:	d106      	bne.n	8003538 <holdEvent+0x1b0>
				decrementTime();
 800352a:	f7fe fc89 	bl	8001e40 <decrementTime>
			break;
 800352e:	e003      	b.n	8003538 <holdEvent+0x1b0>
			break;
 8003530:	bf00      	nop
 8003532:	e002      	b.n	800353a <holdEvent+0x1b2>
			break;
 8003534:	bf00      	nop
 8003536:	e000      	b.n	800353a <holdEvent+0x1b2>
			break;
 8003538:	bf00      	nop
}
 800353a:	bf00      	nop
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	20000260 	.word	0x20000260
 8003544:	200002e0 	.word	0x200002e0
 8003548:	2000027c 	.word	0x2000027c
 800354c:	20000298 	.word	0x20000298
 8003550:	1b4e81b5 	.word	0x1b4e81b5
 8003554:	20000050 	.word	0x20000050
 8003558:	66666667 	.word	0x66666667
 800355c:	200002b4 	.word	0x200002b4

08003560 <releasePointing>:
void releasePointing(int swNum) {
 8003560:	b580      	push	{r7, lr}
 8003562:	b084      	sub	sp, #16
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
		int cnt = getPressCount(swNum);
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f7ff fed9 	bl	8003320 <getPressCount>
 800356e:	60f8      	str	r0, [r7, #12]
		if(cnt < MID_PRESS) {
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8003576:	da03      	bge.n	8003580 <releasePointing+0x20>
			rsp = SHORT;
 8003578:	4b0b      	ldr	r3, [pc, #44]	@ (80035a8 <releasePointing+0x48>)
 800357a:	2200      	movs	r2, #0
 800357c:	701a      	strb	r2, [r3, #0]
		} else if(cnt > MID_PRESS && cnt < LONG_PRESS) {
			rsp = MID;
		} else {
			rsp = LONG;
		}
}
 800357e:	e00f      	b.n	80035a0 <releasePointing+0x40>
		} else if(cnt > MID_PRESS && cnt < LONG_PRESS) {
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 8003586:	dd08      	ble.n	800359a <releasePointing+0x3a>
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 800358e:	4293      	cmp	r3, r2
 8003590:	dc03      	bgt.n	800359a <releasePointing+0x3a>
			rsp = MID;
 8003592:	4b05      	ldr	r3, [pc, #20]	@ (80035a8 <releasePointing+0x48>)
 8003594:	2201      	movs	r2, #1
 8003596:	701a      	strb	r2, [r3, #0]
}
 8003598:	e002      	b.n	80035a0 <releasePointing+0x40>
			rsp = LONG;
 800359a:	4b03      	ldr	r3, [pc, #12]	@ (80035a8 <releasePointing+0x48>)
 800359c:	2202      	movs	r2, #2
 800359e:	701a      	strb	r2, [r3, #0]
}
 80035a0:	bf00      	nop
 80035a2:	3710      	adds	r7, #16
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	200002e0 	.word	0x200002e0

080035ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b086      	sub	sp, #24
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80035b4:	4a14      	ldr	r2, [pc, #80]	@ (8003608 <_sbrk+0x5c>)
 80035b6:	4b15      	ldr	r3, [pc, #84]	@ (800360c <_sbrk+0x60>)
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80035c0:	4b13      	ldr	r3, [pc, #76]	@ (8003610 <_sbrk+0x64>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d102      	bne.n	80035ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80035c8:	4b11      	ldr	r3, [pc, #68]	@ (8003610 <_sbrk+0x64>)
 80035ca:	4a12      	ldr	r2, [pc, #72]	@ (8003614 <_sbrk+0x68>)
 80035cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80035ce:	4b10      	ldr	r3, [pc, #64]	@ (8003610 <_sbrk+0x64>)
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	4413      	add	r3, r2
 80035d6:	693a      	ldr	r2, [r7, #16]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d207      	bcs.n	80035ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80035dc:	f003 f966 	bl	80068ac <__errno>
 80035e0:	4603      	mov	r3, r0
 80035e2:	220c      	movs	r2, #12
 80035e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80035e6:	f04f 33ff 	mov.w	r3, #4294967295
 80035ea:	e009      	b.n	8003600 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80035ec:	4b08      	ldr	r3, [pc, #32]	@ (8003610 <_sbrk+0x64>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80035f2:	4b07      	ldr	r3, [pc, #28]	@ (8003610 <_sbrk+0x64>)
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4413      	add	r3, r2
 80035fa:	4a05      	ldr	r2, [pc, #20]	@ (8003610 <_sbrk+0x64>)
 80035fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80035fe:	68fb      	ldr	r3, [r7, #12]
}
 8003600:	4618      	mov	r0, r3
 8003602:	3718      	adds	r7, #24
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}
 8003608:	20020000 	.word	0x20020000
 800360c:	00000400 	.word	0x00000400
 8003610:	200002e4 	.word	0x200002e4
 8003614:	20000438 	.word	0x20000438

08003618 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003618:	b480      	push	{r7}
 800361a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800361c:	4b06      	ldr	r3, [pc, #24]	@ (8003638 <SystemInit+0x20>)
 800361e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003622:	4a05      	ldr	r2, [pc, #20]	@ (8003638 <SystemInit+0x20>)
 8003624:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003628:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800362c:	bf00      	nop
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr
 8003636:	bf00      	nop
 8003638:	e000ed00 	.word	0xe000ed00

0800363c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800363c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003674 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003640:	f7ff ffea 	bl	8003618 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003644:	480c      	ldr	r0, [pc, #48]	@ (8003678 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003646:	490d      	ldr	r1, [pc, #52]	@ (800367c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003648:	4a0d      	ldr	r2, [pc, #52]	@ (8003680 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800364a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800364c:	e002      	b.n	8003654 <LoopCopyDataInit>

0800364e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800364e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003650:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003652:	3304      	adds	r3, #4

08003654 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003654:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003656:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003658:	d3f9      	bcc.n	800364e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800365a:	4a0a      	ldr	r2, [pc, #40]	@ (8003684 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800365c:	4c0a      	ldr	r4, [pc, #40]	@ (8003688 <LoopFillZerobss+0x22>)
  movs r3, #0
 800365e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003660:	e001      	b.n	8003666 <LoopFillZerobss>

08003662 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003662:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003664:	3204      	adds	r2, #4

08003666 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003666:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003668:	d3fb      	bcc.n	8003662 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800366a:	f003 f925 	bl	80068b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800366e:	f7fe fced 	bl	800204c <main>
  bx  lr    
 8003672:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003674:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003678:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800367c:	20000168 	.word	0x20000168
  ldr r2, =_sidata
 8003680:	08007408 	.word	0x08007408
  ldr r2, =_sbss
 8003684:	20000168 	.word	0x20000168
  ldr r4, =_ebss
 8003688:	20000438 	.word	0x20000438

0800368c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800368c:	e7fe      	b.n	800368c <ADC_IRQHandler>
	...

08003690 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003694:	4b0e      	ldr	r3, [pc, #56]	@ (80036d0 <HAL_Init+0x40>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a0d      	ldr	r2, [pc, #52]	@ (80036d0 <HAL_Init+0x40>)
 800369a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800369e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80036a0:	4b0b      	ldr	r3, [pc, #44]	@ (80036d0 <HAL_Init+0x40>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a0a      	ldr	r2, [pc, #40]	@ (80036d0 <HAL_Init+0x40>)
 80036a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80036aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80036ac:	4b08      	ldr	r3, [pc, #32]	@ (80036d0 <HAL_Init+0x40>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a07      	ldr	r2, [pc, #28]	@ (80036d0 <HAL_Init+0x40>)
 80036b2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036b8:	2003      	movs	r0, #3
 80036ba:	f000 f94f 	bl	800395c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80036be:	200f      	movs	r0, #15
 80036c0:	f000 f808 	bl	80036d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80036c4:	f7ff f824 	bl	8002710 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80036c8:	2300      	movs	r3, #0
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	40023c00 	.word	0x40023c00

080036d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b082      	sub	sp, #8
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80036dc:	4b12      	ldr	r3, [pc, #72]	@ (8003728 <HAL_InitTick+0x54>)
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	4b12      	ldr	r3, [pc, #72]	@ (800372c <HAL_InitTick+0x58>)
 80036e2:	781b      	ldrb	r3, [r3, #0]
 80036e4:	4619      	mov	r1, r3
 80036e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80036ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80036ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80036f2:	4618      	mov	r0, r3
 80036f4:	f000 f967 	bl	80039c6 <HAL_SYSTICK_Config>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d001      	beq.n	8003702 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e00e      	b.n	8003720 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2b0f      	cmp	r3, #15
 8003706:	d80a      	bhi.n	800371e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003708:	2200      	movs	r2, #0
 800370a:	6879      	ldr	r1, [r7, #4]
 800370c:	f04f 30ff 	mov.w	r0, #4294967295
 8003710:	f000 f92f 	bl	8003972 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003714:	4a06      	ldr	r2, [pc, #24]	@ (8003730 <HAL_InitTick+0x5c>)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800371a:	2300      	movs	r3, #0
 800371c:	e000      	b.n	8003720 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
}
 8003720:	4618      	mov	r0, r3
 8003722:	3708      	adds	r7, #8
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}
 8003728:	2000010c 	.word	0x2000010c
 800372c:	20000114 	.word	0x20000114
 8003730:	20000110 	.word	0x20000110

08003734 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003734:	b480      	push	{r7}
 8003736:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003738:	4b06      	ldr	r3, [pc, #24]	@ (8003754 <HAL_IncTick+0x20>)
 800373a:	781b      	ldrb	r3, [r3, #0]
 800373c:	461a      	mov	r2, r3
 800373e:	4b06      	ldr	r3, [pc, #24]	@ (8003758 <HAL_IncTick+0x24>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	4413      	add	r3, r2
 8003744:	4a04      	ldr	r2, [pc, #16]	@ (8003758 <HAL_IncTick+0x24>)
 8003746:	6013      	str	r3, [r2, #0]
}
 8003748:	bf00      	nop
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr
 8003752:	bf00      	nop
 8003754:	20000114 	.word	0x20000114
 8003758:	200002ec 	.word	0x200002ec

0800375c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800375c:	b480      	push	{r7}
 800375e:	af00      	add	r7, sp, #0
  return uwTick;
 8003760:	4b03      	ldr	r3, [pc, #12]	@ (8003770 <HAL_GetTick+0x14>)
 8003762:	681b      	ldr	r3, [r3, #0]
}
 8003764:	4618      	mov	r0, r3
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	200002ec 	.word	0x200002ec

08003774 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800377c:	f7ff ffee 	bl	800375c <HAL_GetTick>
 8003780:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800378c:	d005      	beq.n	800379a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800378e:	4b0a      	ldr	r3, [pc, #40]	@ (80037b8 <HAL_Delay+0x44>)
 8003790:	781b      	ldrb	r3, [r3, #0]
 8003792:	461a      	mov	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	4413      	add	r3, r2
 8003798:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800379a:	bf00      	nop
 800379c:	f7ff ffde 	bl	800375c <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	68fa      	ldr	r2, [r7, #12]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d8f7      	bhi.n	800379c <HAL_Delay+0x28>
  {
  }
}
 80037ac:	bf00      	nop
 80037ae:	bf00      	nop
 80037b0:	3710      	adds	r7, #16
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bd80      	pop	{r7, pc}
 80037b6:	bf00      	nop
 80037b8:	20000114 	.word	0x20000114

080037bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037bc:	b480      	push	{r7}
 80037be:	b085      	sub	sp, #20
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f003 0307 	and.w	r3, r3, #7
 80037ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80037cc:	4b0c      	ldr	r3, [pc, #48]	@ (8003800 <__NVIC_SetPriorityGrouping+0x44>)
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80037d2:	68ba      	ldr	r2, [r7, #8]
 80037d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80037d8:	4013      	ands	r3, r2
 80037da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037e4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80037e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037ee:	4a04      	ldr	r2, [pc, #16]	@ (8003800 <__NVIC_SetPriorityGrouping+0x44>)
 80037f0:	68bb      	ldr	r3, [r7, #8]
 80037f2:	60d3      	str	r3, [r2, #12]
}
 80037f4:	bf00      	nop
 80037f6:	3714      	adds	r7, #20
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr
 8003800:	e000ed00 	.word	0xe000ed00

08003804 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003804:	b480      	push	{r7}
 8003806:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003808:	4b04      	ldr	r3, [pc, #16]	@ (800381c <__NVIC_GetPriorityGrouping+0x18>)
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	0a1b      	lsrs	r3, r3, #8
 800380e:	f003 0307 	and.w	r3, r3, #7
}
 8003812:	4618      	mov	r0, r3
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr
 800381c:	e000ed00 	.word	0xe000ed00

08003820 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003820:	b480      	push	{r7}
 8003822:	b083      	sub	sp, #12
 8003824:	af00      	add	r7, sp, #0
 8003826:	4603      	mov	r3, r0
 8003828:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800382a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800382e:	2b00      	cmp	r3, #0
 8003830:	db0b      	blt.n	800384a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003832:	79fb      	ldrb	r3, [r7, #7]
 8003834:	f003 021f 	and.w	r2, r3, #31
 8003838:	4907      	ldr	r1, [pc, #28]	@ (8003858 <__NVIC_EnableIRQ+0x38>)
 800383a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800383e:	095b      	lsrs	r3, r3, #5
 8003840:	2001      	movs	r0, #1
 8003842:	fa00 f202 	lsl.w	r2, r0, r2
 8003846:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800384a:	bf00      	nop
 800384c:	370c      	adds	r7, #12
 800384e:	46bd      	mov	sp, r7
 8003850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003854:	4770      	bx	lr
 8003856:	bf00      	nop
 8003858:	e000e100 	.word	0xe000e100

0800385c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	4603      	mov	r3, r0
 8003864:	6039      	str	r1, [r7, #0]
 8003866:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003868:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800386c:	2b00      	cmp	r3, #0
 800386e:	db0a      	blt.n	8003886 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	b2da      	uxtb	r2, r3
 8003874:	490c      	ldr	r1, [pc, #48]	@ (80038a8 <__NVIC_SetPriority+0x4c>)
 8003876:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800387a:	0112      	lsls	r2, r2, #4
 800387c:	b2d2      	uxtb	r2, r2
 800387e:	440b      	add	r3, r1
 8003880:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003884:	e00a      	b.n	800389c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	b2da      	uxtb	r2, r3
 800388a:	4908      	ldr	r1, [pc, #32]	@ (80038ac <__NVIC_SetPriority+0x50>)
 800388c:	79fb      	ldrb	r3, [r7, #7]
 800388e:	f003 030f 	and.w	r3, r3, #15
 8003892:	3b04      	subs	r3, #4
 8003894:	0112      	lsls	r2, r2, #4
 8003896:	b2d2      	uxtb	r2, r2
 8003898:	440b      	add	r3, r1
 800389a:	761a      	strb	r2, [r3, #24]
}
 800389c:	bf00      	nop
 800389e:	370c      	adds	r7, #12
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr
 80038a8:	e000e100 	.word	0xe000e100
 80038ac:	e000ed00 	.word	0xe000ed00

080038b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b089      	sub	sp, #36	@ 0x24
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	60f8      	str	r0, [r7, #12]
 80038b8:	60b9      	str	r1, [r7, #8]
 80038ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	f003 0307 	and.w	r3, r3, #7
 80038c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	f1c3 0307 	rsb	r3, r3, #7
 80038ca:	2b04      	cmp	r3, #4
 80038cc:	bf28      	it	cs
 80038ce:	2304      	movcs	r3, #4
 80038d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	3304      	adds	r3, #4
 80038d6:	2b06      	cmp	r3, #6
 80038d8:	d902      	bls.n	80038e0 <NVIC_EncodePriority+0x30>
 80038da:	69fb      	ldr	r3, [r7, #28]
 80038dc:	3b03      	subs	r3, #3
 80038de:	e000      	b.n	80038e2 <NVIC_EncodePriority+0x32>
 80038e0:	2300      	movs	r3, #0
 80038e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038e4:	f04f 32ff 	mov.w	r2, #4294967295
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	fa02 f303 	lsl.w	r3, r2, r3
 80038ee:	43da      	mvns	r2, r3
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	401a      	ands	r2, r3
 80038f4:	697b      	ldr	r3, [r7, #20]
 80038f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038f8:	f04f 31ff 	mov.w	r1, #4294967295
 80038fc:	697b      	ldr	r3, [r7, #20]
 80038fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003902:	43d9      	mvns	r1, r3
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003908:	4313      	orrs	r3, r2
         );
}
 800390a:	4618      	mov	r0, r3
 800390c:	3724      	adds	r7, #36	@ 0x24
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
	...

08003918 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	3b01      	subs	r3, #1
 8003924:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003928:	d301      	bcc.n	800392e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800392a:	2301      	movs	r3, #1
 800392c:	e00f      	b.n	800394e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800392e:	4a0a      	ldr	r2, [pc, #40]	@ (8003958 <SysTick_Config+0x40>)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	3b01      	subs	r3, #1
 8003934:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003936:	210f      	movs	r1, #15
 8003938:	f04f 30ff 	mov.w	r0, #4294967295
 800393c:	f7ff ff8e 	bl	800385c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003940:	4b05      	ldr	r3, [pc, #20]	@ (8003958 <SysTick_Config+0x40>)
 8003942:	2200      	movs	r2, #0
 8003944:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003946:	4b04      	ldr	r3, [pc, #16]	@ (8003958 <SysTick_Config+0x40>)
 8003948:	2207      	movs	r2, #7
 800394a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800394c:	2300      	movs	r3, #0
}
 800394e:	4618      	mov	r0, r3
 8003950:	3708      	adds	r7, #8
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	e000e010 	.word	0xe000e010

0800395c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f7ff ff29 	bl	80037bc <__NVIC_SetPriorityGrouping>
}
 800396a:	bf00      	nop
 800396c:	3708      	adds	r7, #8
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}

08003972 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003972:	b580      	push	{r7, lr}
 8003974:	b086      	sub	sp, #24
 8003976:	af00      	add	r7, sp, #0
 8003978:	4603      	mov	r3, r0
 800397a:	60b9      	str	r1, [r7, #8]
 800397c:	607a      	str	r2, [r7, #4]
 800397e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003980:	2300      	movs	r3, #0
 8003982:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003984:	f7ff ff3e 	bl	8003804 <__NVIC_GetPriorityGrouping>
 8003988:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800398a:	687a      	ldr	r2, [r7, #4]
 800398c:	68b9      	ldr	r1, [r7, #8]
 800398e:	6978      	ldr	r0, [r7, #20]
 8003990:	f7ff ff8e 	bl	80038b0 <NVIC_EncodePriority>
 8003994:	4602      	mov	r2, r0
 8003996:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800399a:	4611      	mov	r1, r2
 800399c:	4618      	mov	r0, r3
 800399e:	f7ff ff5d 	bl	800385c <__NVIC_SetPriority>
}
 80039a2:	bf00      	nop
 80039a4:	3718      	adds	r7, #24
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}

080039aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039aa:	b580      	push	{r7, lr}
 80039ac:	b082      	sub	sp, #8
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	4603      	mov	r3, r0
 80039b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7ff ff31 	bl	8003820 <__NVIC_EnableIRQ>
}
 80039be:	bf00      	nop
 80039c0:	3708      	adds	r7, #8
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}

080039c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80039c6:	b580      	push	{r7, lr}
 80039c8:	b082      	sub	sp, #8
 80039ca:	af00      	add	r7, sp, #0
 80039cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f7ff ffa2 	bl	8003918 <SysTick_Config>
 80039d4:	4603      	mov	r3, r0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3708      	adds	r7, #8
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}

080039de <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80039de:	b580      	push	{r7, lr}
 80039e0:	b084      	sub	sp, #16
 80039e2:	af00      	add	r7, sp, #0
 80039e4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ea:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80039ec:	f7ff feb6 	bl	800375c <HAL_GetTick>
 80039f0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	2b02      	cmp	r3, #2
 80039fc:	d008      	beq.n	8003a10 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2280      	movs	r2, #128	@ 0x80
 8003a02:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e052      	b.n	8003ab6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f022 0216 	bic.w	r2, r2, #22
 8003a1e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	695a      	ldr	r2, [r3, #20]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003a2e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d103      	bne.n	8003a40 <HAL_DMA_Abort+0x62>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d007      	beq.n	8003a50 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f022 0208 	bic.w	r2, r2, #8
 8003a4e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f022 0201 	bic.w	r2, r2, #1
 8003a5e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a60:	e013      	b.n	8003a8a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a62:	f7ff fe7b 	bl	800375c <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	2b05      	cmp	r3, #5
 8003a6e:	d90c      	bls.n	8003a8a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2220      	movs	r2, #32
 8003a74:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2203      	movs	r2, #3
 8003a7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e015      	b.n	8003ab6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 0301 	and.w	r3, r3, #1
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d1e4      	bne.n	8003a62 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a9c:	223f      	movs	r2, #63	@ 0x3f
 8003a9e:	409a      	lsls	r2, r3
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003ab4:	2300      	movs	r3, #0
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3710      	adds	r7, #16
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}

08003abe <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003abe:	b480      	push	{r7}
 8003ac0:	b083      	sub	sp, #12
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d004      	beq.n	8003adc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2280      	movs	r2, #128	@ 0x80
 8003ad6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e00c      	b.n	8003af6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2205      	movs	r2, #5
 8003ae0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f022 0201 	bic.w	r2, r2, #1
 8003af2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003af4:	2300      	movs	r3, #0
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	370c      	adds	r7, #12
 8003afa:	46bd      	mov	sp, r7
 8003afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b00:	4770      	bx	lr
	...

08003b04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b089      	sub	sp, #36	@ 0x24
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
 8003b0c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003b12:	2300      	movs	r3, #0
 8003b14:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003b16:	2300      	movs	r3, #0
 8003b18:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	61fb      	str	r3, [r7, #28]
 8003b1e:	e16b      	b.n	8003df8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003b20:	2201      	movs	r2, #1
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	fa02 f303 	lsl.w	r3, r2, r3
 8003b28:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	697a      	ldr	r2, [r7, #20]
 8003b30:	4013      	ands	r3, r2
 8003b32:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003b34:	693a      	ldr	r2, [r7, #16]
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	f040 815a 	bne.w	8003df2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f003 0303 	and.w	r3, r3, #3
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d005      	beq.n	8003b56 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	685b      	ldr	r3, [r3, #4]
 8003b4e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003b52:	2b02      	cmp	r3, #2
 8003b54:	d130      	bne.n	8003bb8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	005b      	lsls	r3, r3, #1
 8003b60:	2203      	movs	r2, #3
 8003b62:	fa02 f303 	lsl.w	r3, r2, r3
 8003b66:	43db      	mvns	r3, r3
 8003b68:	69ba      	ldr	r2, [r7, #24]
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	68da      	ldr	r2, [r3, #12]
 8003b72:	69fb      	ldr	r3, [r7, #28]
 8003b74:	005b      	lsls	r3, r3, #1
 8003b76:	fa02 f303 	lsl.w	r3, r2, r3
 8003b7a:	69ba      	ldr	r2, [r7, #24]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	69ba      	ldr	r2, [r7, #24]
 8003b84:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	fa02 f303 	lsl.w	r3, r2, r3
 8003b94:	43db      	mvns	r3, r3
 8003b96:	69ba      	ldr	r2, [r7, #24]
 8003b98:	4013      	ands	r3, r2
 8003b9a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	091b      	lsrs	r3, r3, #4
 8003ba2:	f003 0201 	and.w	r2, r3, #1
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bac:	69ba      	ldr	r2, [r7, #24]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	69ba      	ldr	r2, [r7, #24]
 8003bb6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	685b      	ldr	r3, [r3, #4]
 8003bbc:	f003 0303 	and.w	r3, r3, #3
 8003bc0:	2b03      	cmp	r3, #3
 8003bc2:	d017      	beq.n	8003bf4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	005b      	lsls	r3, r3, #1
 8003bce:	2203      	movs	r2, #3
 8003bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003bd4:	43db      	mvns	r3, r3
 8003bd6:	69ba      	ldr	r2, [r7, #24]
 8003bd8:	4013      	ands	r3, r2
 8003bda:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	689a      	ldr	r2, [r3, #8]
 8003be0:	69fb      	ldr	r3, [r7, #28]
 8003be2:	005b      	lsls	r3, r3, #1
 8003be4:	fa02 f303 	lsl.w	r3, r2, r3
 8003be8:	69ba      	ldr	r2, [r7, #24]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	69ba      	ldr	r2, [r7, #24]
 8003bf2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	f003 0303 	and.w	r3, r3, #3
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d123      	bne.n	8003c48 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003c00:	69fb      	ldr	r3, [r7, #28]
 8003c02:	08da      	lsrs	r2, r3, #3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	3208      	adds	r2, #8
 8003c08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003c0e:	69fb      	ldr	r3, [r7, #28]
 8003c10:	f003 0307 	and.w	r3, r3, #7
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	220f      	movs	r2, #15
 8003c18:	fa02 f303 	lsl.w	r3, r2, r3
 8003c1c:	43db      	mvns	r3, r3
 8003c1e:	69ba      	ldr	r2, [r7, #24]
 8003c20:	4013      	ands	r3, r2
 8003c22:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	691a      	ldr	r2, [r3, #16]
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	f003 0307 	and.w	r3, r3, #7
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	fa02 f303 	lsl.w	r3, r2, r3
 8003c34:	69ba      	ldr	r2, [r7, #24]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003c3a:	69fb      	ldr	r3, [r7, #28]
 8003c3c:	08da      	lsrs	r2, r3, #3
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	3208      	adds	r2, #8
 8003c42:	69b9      	ldr	r1, [r7, #24]
 8003c44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003c4e:	69fb      	ldr	r3, [r7, #28]
 8003c50:	005b      	lsls	r3, r3, #1
 8003c52:	2203      	movs	r2, #3
 8003c54:	fa02 f303 	lsl.w	r3, r2, r3
 8003c58:	43db      	mvns	r3, r3
 8003c5a:	69ba      	ldr	r2, [r7, #24]
 8003c5c:	4013      	ands	r3, r2
 8003c5e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	f003 0203 	and.w	r2, r3, #3
 8003c68:	69fb      	ldr	r3, [r7, #28]
 8003c6a:	005b      	lsls	r3, r3, #1
 8003c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c70:	69ba      	ldr	r2, [r7, #24]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	69ba      	ldr	r2, [r7, #24]
 8003c7a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	f000 80b4 	beq.w	8003df2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	60fb      	str	r3, [r7, #12]
 8003c8e:	4b60      	ldr	r3, [pc, #384]	@ (8003e10 <HAL_GPIO_Init+0x30c>)
 8003c90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c92:	4a5f      	ldr	r2, [pc, #380]	@ (8003e10 <HAL_GPIO_Init+0x30c>)
 8003c94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c98:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c9a:	4b5d      	ldr	r3, [pc, #372]	@ (8003e10 <HAL_GPIO_Init+0x30c>)
 8003c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ca2:	60fb      	str	r3, [r7, #12]
 8003ca4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003ca6:	4a5b      	ldr	r2, [pc, #364]	@ (8003e14 <HAL_GPIO_Init+0x310>)
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	089b      	lsrs	r3, r3, #2
 8003cac:	3302      	adds	r3, #2
 8003cae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	f003 0303 	and.w	r3, r3, #3
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	220f      	movs	r2, #15
 8003cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc2:	43db      	mvns	r3, r3
 8003cc4:	69ba      	ldr	r2, [r7, #24]
 8003cc6:	4013      	ands	r3, r2
 8003cc8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4a52      	ldr	r2, [pc, #328]	@ (8003e18 <HAL_GPIO_Init+0x314>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d02b      	beq.n	8003d2a <HAL_GPIO_Init+0x226>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4a51      	ldr	r2, [pc, #324]	@ (8003e1c <HAL_GPIO_Init+0x318>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d025      	beq.n	8003d26 <HAL_GPIO_Init+0x222>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4a50      	ldr	r2, [pc, #320]	@ (8003e20 <HAL_GPIO_Init+0x31c>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d01f      	beq.n	8003d22 <HAL_GPIO_Init+0x21e>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	4a4f      	ldr	r2, [pc, #316]	@ (8003e24 <HAL_GPIO_Init+0x320>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d019      	beq.n	8003d1e <HAL_GPIO_Init+0x21a>
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4a4e      	ldr	r2, [pc, #312]	@ (8003e28 <HAL_GPIO_Init+0x324>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d013      	beq.n	8003d1a <HAL_GPIO_Init+0x216>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4a4d      	ldr	r2, [pc, #308]	@ (8003e2c <HAL_GPIO_Init+0x328>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d00d      	beq.n	8003d16 <HAL_GPIO_Init+0x212>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a4c      	ldr	r2, [pc, #304]	@ (8003e30 <HAL_GPIO_Init+0x32c>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d007      	beq.n	8003d12 <HAL_GPIO_Init+0x20e>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	4a4b      	ldr	r2, [pc, #300]	@ (8003e34 <HAL_GPIO_Init+0x330>)
 8003d06:	4293      	cmp	r3, r2
 8003d08:	d101      	bne.n	8003d0e <HAL_GPIO_Init+0x20a>
 8003d0a:	2307      	movs	r3, #7
 8003d0c:	e00e      	b.n	8003d2c <HAL_GPIO_Init+0x228>
 8003d0e:	2308      	movs	r3, #8
 8003d10:	e00c      	b.n	8003d2c <HAL_GPIO_Init+0x228>
 8003d12:	2306      	movs	r3, #6
 8003d14:	e00a      	b.n	8003d2c <HAL_GPIO_Init+0x228>
 8003d16:	2305      	movs	r3, #5
 8003d18:	e008      	b.n	8003d2c <HAL_GPIO_Init+0x228>
 8003d1a:	2304      	movs	r3, #4
 8003d1c:	e006      	b.n	8003d2c <HAL_GPIO_Init+0x228>
 8003d1e:	2303      	movs	r3, #3
 8003d20:	e004      	b.n	8003d2c <HAL_GPIO_Init+0x228>
 8003d22:	2302      	movs	r3, #2
 8003d24:	e002      	b.n	8003d2c <HAL_GPIO_Init+0x228>
 8003d26:	2301      	movs	r3, #1
 8003d28:	e000      	b.n	8003d2c <HAL_GPIO_Init+0x228>
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	69fa      	ldr	r2, [r7, #28]
 8003d2e:	f002 0203 	and.w	r2, r2, #3
 8003d32:	0092      	lsls	r2, r2, #2
 8003d34:	4093      	lsls	r3, r2
 8003d36:	69ba      	ldr	r2, [r7, #24]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003d3c:	4935      	ldr	r1, [pc, #212]	@ (8003e14 <HAL_GPIO_Init+0x310>)
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	089b      	lsrs	r3, r3, #2
 8003d42:	3302      	adds	r3, #2
 8003d44:	69ba      	ldr	r2, [r7, #24]
 8003d46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003d4a:	4b3b      	ldr	r3, [pc, #236]	@ (8003e38 <HAL_GPIO_Init+0x334>)
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	43db      	mvns	r3, r3
 8003d54:	69ba      	ldr	r2, [r7, #24]
 8003d56:	4013      	ands	r3, r2
 8003d58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d003      	beq.n	8003d6e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003d66:	69ba      	ldr	r2, [r7, #24]
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003d6e:	4a32      	ldr	r2, [pc, #200]	@ (8003e38 <HAL_GPIO_Init+0x334>)
 8003d70:	69bb      	ldr	r3, [r7, #24]
 8003d72:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003d74:	4b30      	ldr	r3, [pc, #192]	@ (8003e38 <HAL_GPIO_Init+0x334>)
 8003d76:	68db      	ldr	r3, [r3, #12]
 8003d78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	43db      	mvns	r3, r3
 8003d7e:	69ba      	ldr	r2, [r7, #24]
 8003d80:	4013      	ands	r3, r2
 8003d82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d003      	beq.n	8003d98 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003d90:	69ba      	ldr	r2, [r7, #24]
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	4313      	orrs	r3, r2
 8003d96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003d98:	4a27      	ldr	r2, [pc, #156]	@ (8003e38 <HAL_GPIO_Init+0x334>)
 8003d9a:	69bb      	ldr	r3, [r7, #24]
 8003d9c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003d9e:	4b26      	ldr	r3, [pc, #152]	@ (8003e38 <HAL_GPIO_Init+0x334>)
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003da4:	693b      	ldr	r3, [r7, #16]
 8003da6:	43db      	mvns	r3, r3
 8003da8:	69ba      	ldr	r2, [r7, #24]
 8003daa:	4013      	ands	r3, r2
 8003dac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d003      	beq.n	8003dc2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003dba:	69ba      	ldr	r2, [r7, #24]
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003dc2:	4a1d      	ldr	r2, [pc, #116]	@ (8003e38 <HAL_GPIO_Init+0x334>)
 8003dc4:	69bb      	ldr	r3, [r7, #24]
 8003dc6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003dc8:	4b1b      	ldr	r3, [pc, #108]	@ (8003e38 <HAL_GPIO_Init+0x334>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	43db      	mvns	r3, r3
 8003dd2:	69ba      	ldr	r2, [r7, #24]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d003      	beq.n	8003dec <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003de4:	69ba      	ldr	r2, [r7, #24]
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003dec:	4a12      	ldr	r2, [pc, #72]	@ (8003e38 <HAL_GPIO_Init+0x334>)
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003df2:	69fb      	ldr	r3, [r7, #28]
 8003df4:	3301      	adds	r3, #1
 8003df6:	61fb      	str	r3, [r7, #28]
 8003df8:	69fb      	ldr	r3, [r7, #28]
 8003dfa:	2b0f      	cmp	r3, #15
 8003dfc:	f67f ae90 	bls.w	8003b20 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003e00:	bf00      	nop
 8003e02:	bf00      	nop
 8003e04:	3724      	adds	r7, #36	@ 0x24
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr
 8003e0e:	bf00      	nop
 8003e10:	40023800 	.word	0x40023800
 8003e14:	40013800 	.word	0x40013800
 8003e18:	40020000 	.word	0x40020000
 8003e1c:	40020400 	.word	0x40020400
 8003e20:	40020800 	.word	0x40020800
 8003e24:	40020c00 	.word	0x40020c00
 8003e28:	40021000 	.word	0x40021000
 8003e2c:	40021400 	.word	0x40021400
 8003e30:	40021800 	.word	0x40021800
 8003e34:	40021c00 	.word	0x40021c00
 8003e38:	40013c00 	.word	0x40013c00

08003e3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b085      	sub	sp, #20
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	460b      	mov	r3, r1
 8003e46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	691a      	ldr	r2, [r3, #16]
 8003e4c:	887b      	ldrh	r3, [r7, #2]
 8003e4e:	4013      	ands	r3, r2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d002      	beq.n	8003e5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003e54:	2301      	movs	r3, #1
 8003e56:	73fb      	strb	r3, [r7, #15]
 8003e58:	e001      	b.n	8003e5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003e5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	3714      	adds	r7, #20
 8003e64:	46bd      	mov	sp, r7
 8003e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6a:	4770      	bx	lr

08003e6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b083      	sub	sp, #12
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	460b      	mov	r3, r1
 8003e76:	807b      	strh	r3, [r7, #2]
 8003e78:	4613      	mov	r3, r2
 8003e7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003e7c:	787b      	ldrb	r3, [r7, #1]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d003      	beq.n	8003e8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003e82:	887a      	ldrh	r2, [r7, #2]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003e88:	e003      	b.n	8003e92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003e8a:	887b      	ldrh	r3, [r7, #2]
 8003e8c:	041a      	lsls	r2, r3, #16
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	619a      	str	r2, [r3, #24]
}
 8003e92:	bf00      	nop
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr

08003e9e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003e9e:	b480      	push	{r7}
 8003ea0:	b085      	sub	sp, #20
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	6078      	str	r0, [r7, #4]
 8003ea6:	460b      	mov	r3, r1
 8003ea8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	695b      	ldr	r3, [r3, #20]
 8003eae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003eb0:	887a      	ldrh	r2, [r7, #2]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	041a      	lsls	r2, r3, #16
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	43d9      	mvns	r1, r3
 8003ebc:	887b      	ldrh	r3, [r7, #2]
 8003ebe:	400b      	ands	r3, r1
 8003ec0:	431a      	orrs	r2, r3
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	619a      	str	r2, [r3, #24]
}
 8003ec6:	bf00      	nop
 8003ec8:	3714      	adds	r7, #20
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed0:	4770      	bx	lr
	...

08003ed4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	4603      	mov	r3, r0
 8003edc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003ede:	4b08      	ldr	r3, [pc, #32]	@ (8003f00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ee0:	695a      	ldr	r2, [r3, #20]
 8003ee2:	88fb      	ldrh	r3, [r7, #6]
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d006      	beq.n	8003ef8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003eea:	4a05      	ldr	r2, [pc, #20]	@ (8003f00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003eec:	88fb      	ldrh	r3, [r7, #6]
 8003eee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003ef0:	88fb      	ldrh	r3, [r7, #6]
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f7fe fb94 	bl	8002620 <HAL_GPIO_EXTI_Callback>
  }
}
 8003ef8:	bf00      	nop
 8003efa:	3708      	adds	r7, #8
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}
 8003f00:	40013c00 	.word	0x40013c00

08003f04 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b086      	sub	sp, #24
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d101      	bne.n	8003f16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e267      	b.n	80043e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 0301 	and.w	r3, r3, #1
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d075      	beq.n	800400e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f22:	4b88      	ldr	r3, [pc, #544]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	f003 030c 	and.w	r3, r3, #12
 8003f2a:	2b04      	cmp	r3, #4
 8003f2c:	d00c      	beq.n	8003f48 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f2e:	4b85      	ldr	r3, [pc, #532]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f36:	2b08      	cmp	r3, #8
 8003f38:	d112      	bne.n	8003f60 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f3a:	4b82      	ldr	r3, [pc, #520]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f46:	d10b      	bne.n	8003f60 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f48:	4b7e      	ldr	r3, [pc, #504]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d05b      	beq.n	800400c <HAL_RCC_OscConfig+0x108>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d157      	bne.n	800400c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e242      	b.n	80043e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f68:	d106      	bne.n	8003f78 <HAL_RCC_OscConfig+0x74>
 8003f6a:	4b76      	ldr	r3, [pc, #472]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a75      	ldr	r2, [pc, #468]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8003f70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f74:	6013      	str	r3, [r2, #0]
 8003f76:	e01d      	b.n	8003fb4 <HAL_RCC_OscConfig+0xb0>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f80:	d10c      	bne.n	8003f9c <HAL_RCC_OscConfig+0x98>
 8003f82:	4b70      	ldr	r3, [pc, #448]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a6f      	ldr	r2, [pc, #444]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8003f88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f8c:	6013      	str	r3, [r2, #0]
 8003f8e:	4b6d      	ldr	r3, [pc, #436]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a6c      	ldr	r2, [pc, #432]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8003f94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f98:	6013      	str	r3, [r2, #0]
 8003f9a:	e00b      	b.n	8003fb4 <HAL_RCC_OscConfig+0xb0>
 8003f9c:	4b69      	ldr	r3, [pc, #420]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a68      	ldr	r2, [pc, #416]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8003fa2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fa6:	6013      	str	r3, [r2, #0]
 8003fa8:	4b66      	ldr	r3, [pc, #408]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a65      	ldr	r2, [pc, #404]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8003fae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003fb2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d013      	beq.n	8003fe4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fbc:	f7ff fbce 	bl	800375c <HAL_GetTick>
 8003fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fc2:	e008      	b.n	8003fd6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fc4:	f7ff fbca 	bl	800375c <HAL_GetTick>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	1ad3      	subs	r3, r2, r3
 8003fce:	2b64      	cmp	r3, #100	@ 0x64
 8003fd0:	d901      	bls.n	8003fd6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003fd2:	2303      	movs	r3, #3
 8003fd4:	e207      	b.n	80043e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fd6:	4b5b      	ldr	r3, [pc, #364]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d0f0      	beq.n	8003fc4 <HAL_RCC_OscConfig+0xc0>
 8003fe2:	e014      	b.n	800400e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fe4:	f7ff fbba 	bl	800375c <HAL_GetTick>
 8003fe8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003fea:	e008      	b.n	8003ffe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fec:	f7ff fbb6 	bl	800375c <HAL_GetTick>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	693b      	ldr	r3, [r7, #16]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	2b64      	cmp	r3, #100	@ 0x64
 8003ff8:	d901      	bls.n	8003ffe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e1f3      	b.n	80043e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ffe:	4b51      	ldr	r3, [pc, #324]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004006:	2b00      	cmp	r3, #0
 8004008:	d1f0      	bne.n	8003fec <HAL_RCC_OscConfig+0xe8>
 800400a:	e000      	b.n	800400e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800400c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0302 	and.w	r3, r3, #2
 8004016:	2b00      	cmp	r3, #0
 8004018:	d063      	beq.n	80040e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800401a:	4b4a      	ldr	r3, [pc, #296]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	f003 030c 	and.w	r3, r3, #12
 8004022:	2b00      	cmp	r3, #0
 8004024:	d00b      	beq.n	800403e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004026:	4b47      	ldr	r3, [pc, #284]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800402e:	2b08      	cmp	r3, #8
 8004030:	d11c      	bne.n	800406c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004032:	4b44      	ldr	r3, [pc, #272]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800403a:	2b00      	cmp	r3, #0
 800403c:	d116      	bne.n	800406c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800403e:	4b41      	ldr	r3, [pc, #260]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f003 0302 	and.w	r3, r3, #2
 8004046:	2b00      	cmp	r3, #0
 8004048:	d005      	beq.n	8004056 <HAL_RCC_OscConfig+0x152>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	2b01      	cmp	r3, #1
 8004050:	d001      	beq.n	8004056 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e1c7      	b.n	80043e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004056:	4b3b      	ldr	r3, [pc, #236]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	691b      	ldr	r3, [r3, #16]
 8004062:	00db      	lsls	r3, r3, #3
 8004064:	4937      	ldr	r1, [pc, #220]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8004066:	4313      	orrs	r3, r2
 8004068:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800406a:	e03a      	b.n	80040e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	68db      	ldr	r3, [r3, #12]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d020      	beq.n	80040b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004074:	4b34      	ldr	r3, [pc, #208]	@ (8004148 <HAL_RCC_OscConfig+0x244>)
 8004076:	2201      	movs	r2, #1
 8004078:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800407a:	f7ff fb6f 	bl	800375c <HAL_GetTick>
 800407e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004080:	e008      	b.n	8004094 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004082:	f7ff fb6b 	bl	800375c <HAL_GetTick>
 8004086:	4602      	mov	r2, r0
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	1ad3      	subs	r3, r2, r3
 800408c:	2b02      	cmp	r3, #2
 800408e:	d901      	bls.n	8004094 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004090:	2303      	movs	r3, #3
 8004092:	e1a8      	b.n	80043e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004094:	4b2b      	ldr	r3, [pc, #172]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0302 	and.w	r3, r3, #2
 800409c:	2b00      	cmp	r3, #0
 800409e:	d0f0      	beq.n	8004082 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040a0:	4b28      	ldr	r3, [pc, #160]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	691b      	ldr	r3, [r3, #16]
 80040ac:	00db      	lsls	r3, r3, #3
 80040ae:	4925      	ldr	r1, [pc, #148]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 80040b0:	4313      	orrs	r3, r2
 80040b2:	600b      	str	r3, [r1, #0]
 80040b4:	e015      	b.n	80040e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040b6:	4b24      	ldr	r3, [pc, #144]	@ (8004148 <HAL_RCC_OscConfig+0x244>)
 80040b8:	2200      	movs	r2, #0
 80040ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040bc:	f7ff fb4e 	bl	800375c <HAL_GetTick>
 80040c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040c2:	e008      	b.n	80040d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040c4:	f7ff fb4a 	bl	800375c <HAL_GetTick>
 80040c8:	4602      	mov	r2, r0
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	1ad3      	subs	r3, r2, r3
 80040ce:	2b02      	cmp	r3, #2
 80040d0:	d901      	bls.n	80040d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80040d2:	2303      	movs	r3, #3
 80040d4:	e187      	b.n	80043e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040d6:	4b1b      	ldr	r3, [pc, #108]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f003 0302 	and.w	r3, r3, #2
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d1f0      	bne.n	80040c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f003 0308 	and.w	r3, r3, #8
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d036      	beq.n	800415c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d016      	beq.n	8004124 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040f6:	4b15      	ldr	r3, [pc, #84]	@ (800414c <HAL_RCC_OscConfig+0x248>)
 80040f8:	2201      	movs	r2, #1
 80040fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040fc:	f7ff fb2e 	bl	800375c <HAL_GetTick>
 8004100:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004102:	e008      	b.n	8004116 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004104:	f7ff fb2a 	bl	800375c <HAL_GetTick>
 8004108:	4602      	mov	r2, r0
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	1ad3      	subs	r3, r2, r3
 800410e:	2b02      	cmp	r3, #2
 8004110:	d901      	bls.n	8004116 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004112:	2303      	movs	r3, #3
 8004114:	e167      	b.n	80043e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004116:	4b0b      	ldr	r3, [pc, #44]	@ (8004144 <HAL_RCC_OscConfig+0x240>)
 8004118:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800411a:	f003 0302 	and.w	r3, r3, #2
 800411e:	2b00      	cmp	r3, #0
 8004120:	d0f0      	beq.n	8004104 <HAL_RCC_OscConfig+0x200>
 8004122:	e01b      	b.n	800415c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004124:	4b09      	ldr	r3, [pc, #36]	@ (800414c <HAL_RCC_OscConfig+0x248>)
 8004126:	2200      	movs	r2, #0
 8004128:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800412a:	f7ff fb17 	bl	800375c <HAL_GetTick>
 800412e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004130:	e00e      	b.n	8004150 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004132:	f7ff fb13 	bl	800375c <HAL_GetTick>
 8004136:	4602      	mov	r2, r0
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	1ad3      	subs	r3, r2, r3
 800413c:	2b02      	cmp	r3, #2
 800413e:	d907      	bls.n	8004150 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004140:	2303      	movs	r3, #3
 8004142:	e150      	b.n	80043e6 <HAL_RCC_OscConfig+0x4e2>
 8004144:	40023800 	.word	0x40023800
 8004148:	42470000 	.word	0x42470000
 800414c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004150:	4b88      	ldr	r3, [pc, #544]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 8004152:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004154:	f003 0302 	and.w	r3, r3, #2
 8004158:	2b00      	cmp	r3, #0
 800415a:	d1ea      	bne.n	8004132 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 0304 	and.w	r3, r3, #4
 8004164:	2b00      	cmp	r3, #0
 8004166:	f000 8097 	beq.w	8004298 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800416a:	2300      	movs	r3, #0
 800416c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800416e:	4b81      	ldr	r3, [pc, #516]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 8004170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004172:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d10f      	bne.n	800419a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800417a:	2300      	movs	r3, #0
 800417c:	60bb      	str	r3, [r7, #8]
 800417e:	4b7d      	ldr	r3, [pc, #500]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 8004180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004182:	4a7c      	ldr	r2, [pc, #496]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 8004184:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004188:	6413      	str	r3, [r2, #64]	@ 0x40
 800418a:	4b7a      	ldr	r3, [pc, #488]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 800418c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800418e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004192:	60bb      	str	r3, [r7, #8]
 8004194:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004196:	2301      	movs	r3, #1
 8004198:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800419a:	4b77      	ldr	r3, [pc, #476]	@ (8004378 <HAL_RCC_OscConfig+0x474>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d118      	bne.n	80041d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041a6:	4b74      	ldr	r3, [pc, #464]	@ (8004378 <HAL_RCC_OscConfig+0x474>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a73      	ldr	r2, [pc, #460]	@ (8004378 <HAL_RCC_OscConfig+0x474>)
 80041ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041b2:	f7ff fad3 	bl	800375c <HAL_GetTick>
 80041b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041b8:	e008      	b.n	80041cc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041ba:	f7ff facf 	bl	800375c <HAL_GetTick>
 80041be:	4602      	mov	r2, r0
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	1ad3      	subs	r3, r2, r3
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d901      	bls.n	80041cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80041c8:	2303      	movs	r3, #3
 80041ca:	e10c      	b.n	80043e6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041cc:	4b6a      	ldr	r3, [pc, #424]	@ (8004378 <HAL_RCC_OscConfig+0x474>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d0f0      	beq.n	80041ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d106      	bne.n	80041ee <HAL_RCC_OscConfig+0x2ea>
 80041e0:	4b64      	ldr	r3, [pc, #400]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 80041e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041e4:	4a63      	ldr	r2, [pc, #396]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 80041e6:	f043 0301 	orr.w	r3, r3, #1
 80041ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80041ec:	e01c      	b.n	8004228 <HAL_RCC_OscConfig+0x324>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	2b05      	cmp	r3, #5
 80041f4:	d10c      	bne.n	8004210 <HAL_RCC_OscConfig+0x30c>
 80041f6:	4b5f      	ldr	r3, [pc, #380]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 80041f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041fa:	4a5e      	ldr	r2, [pc, #376]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 80041fc:	f043 0304 	orr.w	r3, r3, #4
 8004200:	6713      	str	r3, [r2, #112]	@ 0x70
 8004202:	4b5c      	ldr	r3, [pc, #368]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 8004204:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004206:	4a5b      	ldr	r2, [pc, #364]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 8004208:	f043 0301 	orr.w	r3, r3, #1
 800420c:	6713      	str	r3, [r2, #112]	@ 0x70
 800420e:	e00b      	b.n	8004228 <HAL_RCC_OscConfig+0x324>
 8004210:	4b58      	ldr	r3, [pc, #352]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 8004212:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004214:	4a57      	ldr	r2, [pc, #348]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 8004216:	f023 0301 	bic.w	r3, r3, #1
 800421a:	6713      	str	r3, [r2, #112]	@ 0x70
 800421c:	4b55      	ldr	r3, [pc, #340]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 800421e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004220:	4a54      	ldr	r2, [pc, #336]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 8004222:	f023 0304 	bic.w	r3, r3, #4
 8004226:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	2b00      	cmp	r3, #0
 800422e:	d015      	beq.n	800425c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004230:	f7ff fa94 	bl	800375c <HAL_GetTick>
 8004234:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004236:	e00a      	b.n	800424e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004238:	f7ff fa90 	bl	800375c <HAL_GetTick>
 800423c:	4602      	mov	r2, r0
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	1ad3      	subs	r3, r2, r3
 8004242:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004246:	4293      	cmp	r3, r2
 8004248:	d901      	bls.n	800424e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e0cb      	b.n	80043e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800424e:	4b49      	ldr	r3, [pc, #292]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 8004250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	2b00      	cmp	r3, #0
 8004258:	d0ee      	beq.n	8004238 <HAL_RCC_OscConfig+0x334>
 800425a:	e014      	b.n	8004286 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800425c:	f7ff fa7e 	bl	800375c <HAL_GetTick>
 8004260:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004262:	e00a      	b.n	800427a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004264:	f7ff fa7a 	bl	800375c <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004272:	4293      	cmp	r3, r2
 8004274:	d901      	bls.n	800427a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004276:	2303      	movs	r3, #3
 8004278:	e0b5      	b.n	80043e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800427a:	4b3e      	ldr	r3, [pc, #248]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 800427c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800427e:	f003 0302 	and.w	r3, r3, #2
 8004282:	2b00      	cmp	r3, #0
 8004284:	d1ee      	bne.n	8004264 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004286:	7dfb      	ldrb	r3, [r7, #23]
 8004288:	2b01      	cmp	r3, #1
 800428a:	d105      	bne.n	8004298 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800428c:	4b39      	ldr	r3, [pc, #228]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 800428e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004290:	4a38      	ldr	r2, [pc, #224]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 8004292:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004296:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	699b      	ldr	r3, [r3, #24]
 800429c:	2b00      	cmp	r3, #0
 800429e:	f000 80a1 	beq.w	80043e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042a2:	4b34      	ldr	r3, [pc, #208]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	f003 030c 	and.w	r3, r3, #12
 80042aa:	2b08      	cmp	r3, #8
 80042ac:	d05c      	beq.n	8004368 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	699b      	ldr	r3, [r3, #24]
 80042b2:	2b02      	cmp	r3, #2
 80042b4:	d141      	bne.n	800433a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042b6:	4b31      	ldr	r3, [pc, #196]	@ (800437c <HAL_RCC_OscConfig+0x478>)
 80042b8:	2200      	movs	r2, #0
 80042ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042bc:	f7ff fa4e 	bl	800375c <HAL_GetTick>
 80042c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042c2:	e008      	b.n	80042d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042c4:	f7ff fa4a 	bl	800375c <HAL_GetTick>
 80042c8:	4602      	mov	r2, r0
 80042ca:	693b      	ldr	r3, [r7, #16]
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	2b02      	cmp	r3, #2
 80042d0:	d901      	bls.n	80042d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e087      	b.n	80043e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042d6:	4b27      	ldr	r3, [pc, #156]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d1f0      	bne.n	80042c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	69da      	ldr	r2, [r3, #28]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a1b      	ldr	r3, [r3, #32]
 80042ea:	431a      	orrs	r2, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f0:	019b      	lsls	r3, r3, #6
 80042f2:	431a      	orrs	r2, r3
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042f8:	085b      	lsrs	r3, r3, #1
 80042fa:	3b01      	subs	r3, #1
 80042fc:	041b      	lsls	r3, r3, #16
 80042fe:	431a      	orrs	r2, r3
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004304:	061b      	lsls	r3, r3, #24
 8004306:	491b      	ldr	r1, [pc, #108]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 8004308:	4313      	orrs	r3, r2
 800430a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800430c:	4b1b      	ldr	r3, [pc, #108]	@ (800437c <HAL_RCC_OscConfig+0x478>)
 800430e:	2201      	movs	r2, #1
 8004310:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004312:	f7ff fa23 	bl	800375c <HAL_GetTick>
 8004316:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004318:	e008      	b.n	800432c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800431a:	f7ff fa1f 	bl	800375c <HAL_GetTick>
 800431e:	4602      	mov	r2, r0
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	2b02      	cmp	r3, #2
 8004326:	d901      	bls.n	800432c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004328:	2303      	movs	r3, #3
 800432a:	e05c      	b.n	80043e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800432c:	4b11      	ldr	r3, [pc, #68]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004334:	2b00      	cmp	r3, #0
 8004336:	d0f0      	beq.n	800431a <HAL_RCC_OscConfig+0x416>
 8004338:	e054      	b.n	80043e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800433a:	4b10      	ldr	r3, [pc, #64]	@ (800437c <HAL_RCC_OscConfig+0x478>)
 800433c:	2200      	movs	r2, #0
 800433e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004340:	f7ff fa0c 	bl	800375c <HAL_GetTick>
 8004344:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004346:	e008      	b.n	800435a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004348:	f7ff fa08 	bl	800375c <HAL_GetTick>
 800434c:	4602      	mov	r2, r0
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	1ad3      	subs	r3, r2, r3
 8004352:	2b02      	cmp	r3, #2
 8004354:	d901      	bls.n	800435a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	e045      	b.n	80043e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800435a:	4b06      	ldr	r3, [pc, #24]	@ (8004374 <HAL_RCC_OscConfig+0x470>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004362:	2b00      	cmp	r3, #0
 8004364:	d1f0      	bne.n	8004348 <HAL_RCC_OscConfig+0x444>
 8004366:	e03d      	b.n	80043e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	699b      	ldr	r3, [r3, #24]
 800436c:	2b01      	cmp	r3, #1
 800436e:	d107      	bne.n	8004380 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e038      	b.n	80043e6 <HAL_RCC_OscConfig+0x4e2>
 8004374:	40023800 	.word	0x40023800
 8004378:	40007000 	.word	0x40007000
 800437c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004380:	4b1b      	ldr	r3, [pc, #108]	@ (80043f0 <HAL_RCC_OscConfig+0x4ec>)
 8004382:	685b      	ldr	r3, [r3, #4]
 8004384:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	699b      	ldr	r3, [r3, #24]
 800438a:	2b01      	cmp	r3, #1
 800438c:	d028      	beq.n	80043e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004398:	429a      	cmp	r2, r3
 800439a:	d121      	bne.n	80043e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d11a      	bne.n	80043e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043aa:	68fa      	ldr	r2, [r7, #12]
 80043ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80043b0:	4013      	ands	r3, r2
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80043b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d111      	bne.n	80043e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043c6:	085b      	lsrs	r3, r3, #1
 80043c8:	3b01      	subs	r3, #1
 80043ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d107      	bne.n	80043e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043dc:	429a      	cmp	r2, r3
 80043de:	d001      	beq.n	80043e4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e000      	b.n	80043e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3718      	adds	r7, #24
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	bf00      	nop
 80043f0:	40023800 	.word	0x40023800

080043f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b084      	sub	sp, #16
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2b00      	cmp	r3, #0
 8004402:	d101      	bne.n	8004408 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e0cc      	b.n	80045a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004408:	4b68      	ldr	r3, [pc, #416]	@ (80045ac <HAL_RCC_ClockConfig+0x1b8>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 0307 	and.w	r3, r3, #7
 8004410:	683a      	ldr	r2, [r7, #0]
 8004412:	429a      	cmp	r2, r3
 8004414:	d90c      	bls.n	8004430 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004416:	4b65      	ldr	r3, [pc, #404]	@ (80045ac <HAL_RCC_ClockConfig+0x1b8>)
 8004418:	683a      	ldr	r2, [r7, #0]
 800441a:	b2d2      	uxtb	r2, r2
 800441c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800441e:	4b63      	ldr	r3, [pc, #396]	@ (80045ac <HAL_RCC_ClockConfig+0x1b8>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f003 0307 	and.w	r3, r3, #7
 8004426:	683a      	ldr	r2, [r7, #0]
 8004428:	429a      	cmp	r2, r3
 800442a:	d001      	beq.n	8004430 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800442c:	2301      	movs	r3, #1
 800442e:	e0b8      	b.n	80045a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f003 0302 	and.w	r3, r3, #2
 8004438:	2b00      	cmp	r3, #0
 800443a:	d020      	beq.n	800447e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0304 	and.w	r3, r3, #4
 8004444:	2b00      	cmp	r3, #0
 8004446:	d005      	beq.n	8004454 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004448:	4b59      	ldr	r3, [pc, #356]	@ (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	4a58      	ldr	r2, [pc, #352]	@ (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 800444e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004452:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0308 	and.w	r3, r3, #8
 800445c:	2b00      	cmp	r3, #0
 800445e:	d005      	beq.n	800446c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004460:	4b53      	ldr	r3, [pc, #332]	@ (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	4a52      	ldr	r2, [pc, #328]	@ (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004466:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800446a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800446c:	4b50      	ldr	r3, [pc, #320]	@ (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	494d      	ldr	r1, [pc, #308]	@ (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 800447a:	4313      	orrs	r3, r2
 800447c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0301 	and.w	r3, r3, #1
 8004486:	2b00      	cmp	r3, #0
 8004488:	d044      	beq.n	8004514 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	2b01      	cmp	r3, #1
 8004490:	d107      	bne.n	80044a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004492:	4b47      	ldr	r3, [pc, #284]	@ (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800449a:	2b00      	cmp	r3, #0
 800449c:	d119      	bne.n	80044d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e07f      	b.n	80045a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	2b02      	cmp	r3, #2
 80044a8:	d003      	beq.n	80044b2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044ae:	2b03      	cmp	r3, #3
 80044b0:	d107      	bne.n	80044c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044b2:	4b3f      	ldr	r3, [pc, #252]	@ (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d109      	bne.n	80044d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e06f      	b.n	80045a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044c2:	4b3b      	ldr	r3, [pc, #236]	@ (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f003 0302 	and.w	r3, r3, #2
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d101      	bne.n	80044d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e067      	b.n	80045a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044d2:	4b37      	ldr	r3, [pc, #220]	@ (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	f023 0203 	bic.w	r2, r3, #3
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	4934      	ldr	r1, [pc, #208]	@ (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 80044e0:	4313      	orrs	r3, r2
 80044e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044e4:	f7ff f93a 	bl	800375c <HAL_GetTick>
 80044e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044ea:	e00a      	b.n	8004502 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044ec:	f7ff f936 	bl	800375c <HAL_GetTick>
 80044f0:	4602      	mov	r2, r0
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	1ad3      	subs	r3, r2, r3
 80044f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d901      	bls.n	8004502 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80044fe:	2303      	movs	r3, #3
 8004500:	e04f      	b.n	80045a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004502:	4b2b      	ldr	r3, [pc, #172]	@ (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	f003 020c 	and.w	r2, r3, #12
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	009b      	lsls	r3, r3, #2
 8004510:	429a      	cmp	r2, r3
 8004512:	d1eb      	bne.n	80044ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004514:	4b25      	ldr	r3, [pc, #148]	@ (80045ac <HAL_RCC_ClockConfig+0x1b8>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 0307 	and.w	r3, r3, #7
 800451c:	683a      	ldr	r2, [r7, #0]
 800451e:	429a      	cmp	r2, r3
 8004520:	d20c      	bcs.n	800453c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004522:	4b22      	ldr	r3, [pc, #136]	@ (80045ac <HAL_RCC_ClockConfig+0x1b8>)
 8004524:	683a      	ldr	r2, [r7, #0]
 8004526:	b2d2      	uxtb	r2, r2
 8004528:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800452a:	4b20      	ldr	r3, [pc, #128]	@ (80045ac <HAL_RCC_ClockConfig+0x1b8>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 0307 	and.w	r3, r3, #7
 8004532:	683a      	ldr	r2, [r7, #0]
 8004534:	429a      	cmp	r2, r3
 8004536:	d001      	beq.n	800453c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e032      	b.n	80045a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 0304 	and.w	r3, r3, #4
 8004544:	2b00      	cmp	r3, #0
 8004546:	d008      	beq.n	800455a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004548:	4b19      	ldr	r3, [pc, #100]	@ (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	4916      	ldr	r1, [pc, #88]	@ (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004556:	4313      	orrs	r3, r2
 8004558:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0308 	and.w	r3, r3, #8
 8004562:	2b00      	cmp	r3, #0
 8004564:	d009      	beq.n	800457a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004566:	4b12      	ldr	r3, [pc, #72]	@ (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	691b      	ldr	r3, [r3, #16]
 8004572:	00db      	lsls	r3, r3, #3
 8004574:	490e      	ldr	r1, [pc, #56]	@ (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004576:	4313      	orrs	r3, r2
 8004578:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800457a:	f000 f821 	bl	80045c0 <HAL_RCC_GetSysClockFreq>
 800457e:	4602      	mov	r2, r0
 8004580:	4b0b      	ldr	r3, [pc, #44]	@ (80045b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	091b      	lsrs	r3, r3, #4
 8004586:	f003 030f 	and.w	r3, r3, #15
 800458a:	490a      	ldr	r1, [pc, #40]	@ (80045b4 <HAL_RCC_ClockConfig+0x1c0>)
 800458c:	5ccb      	ldrb	r3, [r1, r3]
 800458e:	fa22 f303 	lsr.w	r3, r2, r3
 8004592:	4a09      	ldr	r2, [pc, #36]	@ (80045b8 <HAL_RCC_ClockConfig+0x1c4>)
 8004594:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004596:	4b09      	ldr	r3, [pc, #36]	@ (80045bc <HAL_RCC_ClockConfig+0x1c8>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	4618      	mov	r0, r3
 800459c:	f7ff f89a 	bl	80036d4 <HAL_InitTick>

  return HAL_OK;
 80045a0:	2300      	movs	r3, #0
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3710      	adds	r7, #16
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	40023c00 	.word	0x40023c00
 80045b0:	40023800 	.word	0x40023800
 80045b4:	080073ac 	.word	0x080073ac
 80045b8:	2000010c 	.word	0x2000010c
 80045bc:	20000110 	.word	0x20000110

080045c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045c4:	b094      	sub	sp, #80	@ 0x50
 80045c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80045c8:	2300      	movs	r3, #0
 80045ca:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80045cc:	2300      	movs	r3, #0
 80045ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80045d0:	2300      	movs	r3, #0
 80045d2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80045d4:	2300      	movs	r3, #0
 80045d6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045d8:	4b79      	ldr	r3, [pc, #484]	@ (80047c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	f003 030c 	and.w	r3, r3, #12
 80045e0:	2b08      	cmp	r3, #8
 80045e2:	d00d      	beq.n	8004600 <HAL_RCC_GetSysClockFreq+0x40>
 80045e4:	2b08      	cmp	r3, #8
 80045e6:	f200 80e1 	bhi.w	80047ac <HAL_RCC_GetSysClockFreq+0x1ec>
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d002      	beq.n	80045f4 <HAL_RCC_GetSysClockFreq+0x34>
 80045ee:	2b04      	cmp	r3, #4
 80045f0:	d003      	beq.n	80045fa <HAL_RCC_GetSysClockFreq+0x3a>
 80045f2:	e0db      	b.n	80047ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80045f4:	4b73      	ldr	r3, [pc, #460]	@ (80047c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80045f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80045f8:	e0db      	b.n	80047b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80045fa:	4b73      	ldr	r3, [pc, #460]	@ (80047c8 <HAL_RCC_GetSysClockFreq+0x208>)
 80045fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80045fe:	e0d8      	b.n	80047b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004600:	4b6f      	ldr	r3, [pc, #444]	@ (80047c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004608:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800460a:	4b6d      	ldr	r3, [pc, #436]	@ (80047c0 <HAL_RCC_GetSysClockFreq+0x200>)
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004612:	2b00      	cmp	r3, #0
 8004614:	d063      	beq.n	80046de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004616:	4b6a      	ldr	r3, [pc, #424]	@ (80047c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	099b      	lsrs	r3, r3, #6
 800461c:	2200      	movs	r2, #0
 800461e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004620:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004624:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004628:	633b      	str	r3, [r7, #48]	@ 0x30
 800462a:	2300      	movs	r3, #0
 800462c:	637b      	str	r3, [r7, #52]	@ 0x34
 800462e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004632:	4622      	mov	r2, r4
 8004634:	462b      	mov	r3, r5
 8004636:	f04f 0000 	mov.w	r0, #0
 800463a:	f04f 0100 	mov.w	r1, #0
 800463e:	0159      	lsls	r1, r3, #5
 8004640:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004644:	0150      	lsls	r0, r2, #5
 8004646:	4602      	mov	r2, r0
 8004648:	460b      	mov	r3, r1
 800464a:	4621      	mov	r1, r4
 800464c:	1a51      	subs	r1, r2, r1
 800464e:	6139      	str	r1, [r7, #16]
 8004650:	4629      	mov	r1, r5
 8004652:	eb63 0301 	sbc.w	r3, r3, r1
 8004656:	617b      	str	r3, [r7, #20]
 8004658:	f04f 0200 	mov.w	r2, #0
 800465c:	f04f 0300 	mov.w	r3, #0
 8004660:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004664:	4659      	mov	r1, fp
 8004666:	018b      	lsls	r3, r1, #6
 8004668:	4651      	mov	r1, sl
 800466a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800466e:	4651      	mov	r1, sl
 8004670:	018a      	lsls	r2, r1, #6
 8004672:	4651      	mov	r1, sl
 8004674:	ebb2 0801 	subs.w	r8, r2, r1
 8004678:	4659      	mov	r1, fp
 800467a:	eb63 0901 	sbc.w	r9, r3, r1
 800467e:	f04f 0200 	mov.w	r2, #0
 8004682:	f04f 0300 	mov.w	r3, #0
 8004686:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800468a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800468e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004692:	4690      	mov	r8, r2
 8004694:	4699      	mov	r9, r3
 8004696:	4623      	mov	r3, r4
 8004698:	eb18 0303 	adds.w	r3, r8, r3
 800469c:	60bb      	str	r3, [r7, #8]
 800469e:	462b      	mov	r3, r5
 80046a0:	eb49 0303 	adc.w	r3, r9, r3
 80046a4:	60fb      	str	r3, [r7, #12]
 80046a6:	f04f 0200 	mov.w	r2, #0
 80046aa:	f04f 0300 	mov.w	r3, #0
 80046ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80046b2:	4629      	mov	r1, r5
 80046b4:	024b      	lsls	r3, r1, #9
 80046b6:	4621      	mov	r1, r4
 80046b8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80046bc:	4621      	mov	r1, r4
 80046be:	024a      	lsls	r2, r1, #9
 80046c0:	4610      	mov	r0, r2
 80046c2:	4619      	mov	r1, r3
 80046c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046c6:	2200      	movs	r2, #0
 80046c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80046cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80046d0:	f7fb fdce 	bl	8000270 <__aeabi_uldivmod>
 80046d4:	4602      	mov	r2, r0
 80046d6:	460b      	mov	r3, r1
 80046d8:	4613      	mov	r3, r2
 80046da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046dc:	e058      	b.n	8004790 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046de:	4b38      	ldr	r3, [pc, #224]	@ (80047c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	099b      	lsrs	r3, r3, #6
 80046e4:	2200      	movs	r2, #0
 80046e6:	4618      	mov	r0, r3
 80046e8:	4611      	mov	r1, r2
 80046ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80046ee:	623b      	str	r3, [r7, #32]
 80046f0:	2300      	movs	r3, #0
 80046f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80046f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80046f8:	4642      	mov	r2, r8
 80046fa:	464b      	mov	r3, r9
 80046fc:	f04f 0000 	mov.w	r0, #0
 8004700:	f04f 0100 	mov.w	r1, #0
 8004704:	0159      	lsls	r1, r3, #5
 8004706:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800470a:	0150      	lsls	r0, r2, #5
 800470c:	4602      	mov	r2, r0
 800470e:	460b      	mov	r3, r1
 8004710:	4641      	mov	r1, r8
 8004712:	ebb2 0a01 	subs.w	sl, r2, r1
 8004716:	4649      	mov	r1, r9
 8004718:	eb63 0b01 	sbc.w	fp, r3, r1
 800471c:	f04f 0200 	mov.w	r2, #0
 8004720:	f04f 0300 	mov.w	r3, #0
 8004724:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004728:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800472c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004730:	ebb2 040a 	subs.w	r4, r2, sl
 8004734:	eb63 050b 	sbc.w	r5, r3, fp
 8004738:	f04f 0200 	mov.w	r2, #0
 800473c:	f04f 0300 	mov.w	r3, #0
 8004740:	00eb      	lsls	r3, r5, #3
 8004742:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004746:	00e2      	lsls	r2, r4, #3
 8004748:	4614      	mov	r4, r2
 800474a:	461d      	mov	r5, r3
 800474c:	4643      	mov	r3, r8
 800474e:	18e3      	adds	r3, r4, r3
 8004750:	603b      	str	r3, [r7, #0]
 8004752:	464b      	mov	r3, r9
 8004754:	eb45 0303 	adc.w	r3, r5, r3
 8004758:	607b      	str	r3, [r7, #4]
 800475a:	f04f 0200 	mov.w	r2, #0
 800475e:	f04f 0300 	mov.w	r3, #0
 8004762:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004766:	4629      	mov	r1, r5
 8004768:	028b      	lsls	r3, r1, #10
 800476a:	4621      	mov	r1, r4
 800476c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004770:	4621      	mov	r1, r4
 8004772:	028a      	lsls	r2, r1, #10
 8004774:	4610      	mov	r0, r2
 8004776:	4619      	mov	r1, r3
 8004778:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800477a:	2200      	movs	r2, #0
 800477c:	61bb      	str	r3, [r7, #24]
 800477e:	61fa      	str	r2, [r7, #28]
 8004780:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004784:	f7fb fd74 	bl	8000270 <__aeabi_uldivmod>
 8004788:	4602      	mov	r2, r0
 800478a:	460b      	mov	r3, r1
 800478c:	4613      	mov	r3, r2
 800478e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004790:	4b0b      	ldr	r3, [pc, #44]	@ (80047c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	0c1b      	lsrs	r3, r3, #16
 8004796:	f003 0303 	and.w	r3, r3, #3
 800479a:	3301      	adds	r3, #1
 800479c:	005b      	lsls	r3, r3, #1
 800479e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80047a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80047a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047aa:	e002      	b.n	80047b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80047ac:	4b05      	ldr	r3, [pc, #20]	@ (80047c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80047ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80047b4:	4618      	mov	r0, r3
 80047b6:	3750      	adds	r7, #80	@ 0x50
 80047b8:	46bd      	mov	sp, r7
 80047ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047be:	bf00      	nop
 80047c0:	40023800 	.word	0x40023800
 80047c4:	00f42400 	.word	0x00f42400
 80047c8:	007a1200 	.word	0x007a1200

080047cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047cc:	b480      	push	{r7}
 80047ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80047d0:	4b03      	ldr	r3, [pc, #12]	@ (80047e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80047d2:	681b      	ldr	r3, [r3, #0]
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr
 80047de:	bf00      	nop
 80047e0:	2000010c 	.word	0x2000010c

080047e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80047e8:	f7ff fff0 	bl	80047cc <HAL_RCC_GetHCLKFreq>
 80047ec:	4602      	mov	r2, r0
 80047ee:	4b05      	ldr	r3, [pc, #20]	@ (8004804 <HAL_RCC_GetPCLK1Freq+0x20>)
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	0a9b      	lsrs	r3, r3, #10
 80047f4:	f003 0307 	and.w	r3, r3, #7
 80047f8:	4903      	ldr	r1, [pc, #12]	@ (8004808 <HAL_RCC_GetPCLK1Freq+0x24>)
 80047fa:	5ccb      	ldrb	r3, [r1, r3]
 80047fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004800:	4618      	mov	r0, r3
 8004802:	bd80      	pop	{r7, pc}
 8004804:	40023800 	.word	0x40023800
 8004808:	080073bc 	.word	0x080073bc

0800480c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004810:	f7ff ffdc 	bl	80047cc <HAL_RCC_GetHCLKFreq>
 8004814:	4602      	mov	r2, r0
 8004816:	4b05      	ldr	r3, [pc, #20]	@ (800482c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	0b5b      	lsrs	r3, r3, #13
 800481c:	f003 0307 	and.w	r3, r3, #7
 8004820:	4903      	ldr	r1, [pc, #12]	@ (8004830 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004822:	5ccb      	ldrb	r3, [r1, r3]
 8004824:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004828:	4618      	mov	r0, r3
 800482a:	bd80      	pop	{r7, pc}
 800482c:	40023800 	.word	0x40023800
 8004830:	080073bc 	.word	0x080073bc

08004834 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b082      	sub	sp, #8
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2b00      	cmp	r3, #0
 8004840:	d101      	bne.n	8004846 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	e041      	b.n	80048ca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800484c:	b2db      	uxtb	r3, r3
 800484e:	2b00      	cmp	r3, #0
 8004850:	d106      	bne.n	8004860 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f7fd ff80 	bl	8002760 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2202      	movs	r2, #2
 8004864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	3304      	adds	r3, #4
 8004870:	4619      	mov	r1, r3
 8004872:	4610      	mov	r0, r2
 8004874:	f000 fcd2 	bl	800521c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2201      	movs	r2, #1
 8004884:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2201      	movs	r2, #1
 800488c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	2201      	movs	r2, #1
 8004894:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2201      	movs	r2, #1
 800489c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2201      	movs	r2, #1
 80048ac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2201      	movs	r2, #1
 80048b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2201      	movs	r2, #1
 80048bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2201      	movs	r2, #1
 80048c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80048c8:	2300      	movs	r3, #0
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3708      	adds	r7, #8
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
	...

080048d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b085      	sub	sp, #20
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d001      	beq.n	80048ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80048e8:	2301      	movs	r3, #1
 80048ea:	e04e      	b.n	800498a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2202      	movs	r2, #2
 80048f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	68da      	ldr	r2, [r3, #12]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f042 0201 	orr.w	r2, r2, #1
 8004902:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4a23      	ldr	r2, [pc, #140]	@ (8004998 <HAL_TIM_Base_Start_IT+0xc4>)
 800490a:	4293      	cmp	r3, r2
 800490c:	d022      	beq.n	8004954 <HAL_TIM_Base_Start_IT+0x80>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004916:	d01d      	beq.n	8004954 <HAL_TIM_Base_Start_IT+0x80>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a1f      	ldr	r2, [pc, #124]	@ (800499c <HAL_TIM_Base_Start_IT+0xc8>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d018      	beq.n	8004954 <HAL_TIM_Base_Start_IT+0x80>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a1e      	ldr	r2, [pc, #120]	@ (80049a0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d013      	beq.n	8004954 <HAL_TIM_Base_Start_IT+0x80>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a1c      	ldr	r2, [pc, #112]	@ (80049a4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d00e      	beq.n	8004954 <HAL_TIM_Base_Start_IT+0x80>
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a1b      	ldr	r2, [pc, #108]	@ (80049a8 <HAL_TIM_Base_Start_IT+0xd4>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d009      	beq.n	8004954 <HAL_TIM_Base_Start_IT+0x80>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a19      	ldr	r2, [pc, #100]	@ (80049ac <HAL_TIM_Base_Start_IT+0xd8>)
 8004946:	4293      	cmp	r3, r2
 8004948:	d004      	beq.n	8004954 <HAL_TIM_Base_Start_IT+0x80>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4a18      	ldr	r2, [pc, #96]	@ (80049b0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004950:	4293      	cmp	r3, r2
 8004952:	d111      	bne.n	8004978 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	f003 0307 	and.w	r3, r3, #7
 800495e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2b06      	cmp	r3, #6
 8004964:	d010      	beq.n	8004988 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	681a      	ldr	r2, [r3, #0]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f042 0201 	orr.w	r2, r2, #1
 8004974:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004976:	e007      	b.n	8004988 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f042 0201 	orr.w	r2, r2, #1
 8004986:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004988:	2300      	movs	r3, #0
}
 800498a:	4618      	mov	r0, r3
 800498c:	3714      	adds	r7, #20
 800498e:	46bd      	mov	sp, r7
 8004990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004994:	4770      	bx	lr
 8004996:	bf00      	nop
 8004998:	40010000 	.word	0x40010000
 800499c:	40000400 	.word	0x40000400
 80049a0:	40000800 	.word	0x40000800
 80049a4:	40000c00 	.word	0x40000c00
 80049a8:	40010400 	.word	0x40010400
 80049ac:	40014000 	.word	0x40014000
 80049b0:	40001800 	.word	0x40001800

080049b4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b082      	sub	sp, #8
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d101      	bne.n	80049c6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e041      	b.n	8004a4a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d106      	bne.n	80049e0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2200      	movs	r2, #0
 80049d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f000 f839 	bl	8004a52 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2202      	movs	r2, #2
 80049e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	3304      	adds	r3, #4
 80049f0:	4619      	mov	r1, r3
 80049f2:	4610      	mov	r0, r2
 80049f4:	f000 fc12 	bl	800521c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3708      	adds	r7, #8
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}

08004a52 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004a52:	b480      	push	{r7}
 8004a54:	b083      	sub	sp, #12
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004a5a:	bf00      	nop
 8004a5c:	370c      	adds	r7, #12
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a64:	4770      	bx	lr
	...

08004a68 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
 8004a70:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d109      	bne.n	8004a8c <HAL_TIM_PWM_Start+0x24>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	2b01      	cmp	r3, #1
 8004a82:	bf14      	ite	ne
 8004a84:	2301      	movne	r3, #1
 8004a86:	2300      	moveq	r3, #0
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	e022      	b.n	8004ad2 <HAL_TIM_PWM_Start+0x6a>
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	2b04      	cmp	r3, #4
 8004a90:	d109      	bne.n	8004aa6 <HAL_TIM_PWM_Start+0x3e>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	bf14      	ite	ne
 8004a9e:	2301      	movne	r3, #1
 8004aa0:	2300      	moveq	r3, #0
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	e015      	b.n	8004ad2 <HAL_TIM_PWM_Start+0x6a>
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	2b08      	cmp	r3, #8
 8004aaa:	d109      	bne.n	8004ac0 <HAL_TIM_PWM_Start+0x58>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	bf14      	ite	ne
 8004ab8:	2301      	movne	r3, #1
 8004aba:	2300      	moveq	r3, #0
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	e008      	b.n	8004ad2 <HAL_TIM_PWM_Start+0x6a>
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	bf14      	ite	ne
 8004acc:	2301      	movne	r3, #1
 8004ace:	2300      	moveq	r3, #0
 8004ad0:	b2db      	uxtb	r3, r3
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d001      	beq.n	8004ada <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e07c      	b.n	8004bd4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d104      	bne.n	8004aea <HAL_TIM_PWM_Start+0x82>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2202      	movs	r2, #2
 8004ae4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ae8:	e013      	b.n	8004b12 <HAL_TIM_PWM_Start+0xaa>
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	2b04      	cmp	r3, #4
 8004aee:	d104      	bne.n	8004afa <HAL_TIM_PWM_Start+0x92>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2202      	movs	r2, #2
 8004af4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004af8:	e00b      	b.n	8004b12 <HAL_TIM_PWM_Start+0xaa>
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	2b08      	cmp	r3, #8
 8004afe:	d104      	bne.n	8004b0a <HAL_TIM_PWM_Start+0xa2>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2202      	movs	r2, #2
 8004b04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b08:	e003      	b.n	8004b12 <HAL_TIM_PWM_Start+0xaa>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2202      	movs	r2, #2
 8004b0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	2201      	movs	r2, #1
 8004b18:	6839      	ldr	r1, [r7, #0]
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	f000 fe74 	bl	8005808 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a2d      	ldr	r2, [pc, #180]	@ (8004bdc <HAL_TIM_PWM_Start+0x174>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d004      	beq.n	8004b34 <HAL_TIM_PWM_Start+0xcc>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a2c      	ldr	r2, [pc, #176]	@ (8004be0 <HAL_TIM_PWM_Start+0x178>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d101      	bne.n	8004b38 <HAL_TIM_PWM_Start+0xd0>
 8004b34:	2301      	movs	r3, #1
 8004b36:	e000      	b.n	8004b3a <HAL_TIM_PWM_Start+0xd2>
 8004b38:	2300      	movs	r3, #0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d007      	beq.n	8004b4e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b4c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4a22      	ldr	r2, [pc, #136]	@ (8004bdc <HAL_TIM_PWM_Start+0x174>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d022      	beq.n	8004b9e <HAL_TIM_PWM_Start+0x136>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b60:	d01d      	beq.n	8004b9e <HAL_TIM_PWM_Start+0x136>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a1f      	ldr	r2, [pc, #124]	@ (8004be4 <HAL_TIM_PWM_Start+0x17c>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d018      	beq.n	8004b9e <HAL_TIM_PWM_Start+0x136>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a1d      	ldr	r2, [pc, #116]	@ (8004be8 <HAL_TIM_PWM_Start+0x180>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d013      	beq.n	8004b9e <HAL_TIM_PWM_Start+0x136>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	4a1c      	ldr	r2, [pc, #112]	@ (8004bec <HAL_TIM_PWM_Start+0x184>)
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d00e      	beq.n	8004b9e <HAL_TIM_PWM_Start+0x136>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a16      	ldr	r2, [pc, #88]	@ (8004be0 <HAL_TIM_PWM_Start+0x178>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d009      	beq.n	8004b9e <HAL_TIM_PWM_Start+0x136>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a18      	ldr	r2, [pc, #96]	@ (8004bf0 <HAL_TIM_PWM_Start+0x188>)
 8004b90:	4293      	cmp	r3, r2
 8004b92:	d004      	beq.n	8004b9e <HAL_TIM_PWM_Start+0x136>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a16      	ldr	r2, [pc, #88]	@ (8004bf4 <HAL_TIM_PWM_Start+0x18c>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d111      	bne.n	8004bc2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	689b      	ldr	r3, [r3, #8]
 8004ba4:	f003 0307 	and.w	r3, r3, #7
 8004ba8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2b06      	cmp	r3, #6
 8004bae:	d010      	beq.n	8004bd2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f042 0201 	orr.w	r2, r2, #1
 8004bbe:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bc0:	e007      	b.n	8004bd2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f042 0201 	orr.w	r2, r2, #1
 8004bd0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004bd2:	2300      	movs	r3, #0
}
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	3710      	adds	r7, #16
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}
 8004bdc:	40010000 	.word	0x40010000
 8004be0:	40010400 	.word	0x40010400
 8004be4:	40000400 	.word	0x40000400
 8004be8:	40000800 	.word	0x40000800
 8004bec:	40000c00 	.word	0x40000c00
 8004bf0:	40014000 	.word	0x40014000
 8004bf4:	40001800 	.word	0x40001800

08004bf8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	2200      	movs	r2, #0
 8004c08:	6839      	ldr	r1, [r7, #0]
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f000 fdfc 	bl	8005808 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a2e      	ldr	r2, [pc, #184]	@ (8004cd0 <HAL_TIM_PWM_Stop+0xd8>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d004      	beq.n	8004c24 <HAL_TIM_PWM_Stop+0x2c>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a2d      	ldr	r2, [pc, #180]	@ (8004cd4 <HAL_TIM_PWM_Stop+0xdc>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d101      	bne.n	8004c28 <HAL_TIM_PWM_Stop+0x30>
 8004c24:	2301      	movs	r3, #1
 8004c26:	e000      	b.n	8004c2a <HAL_TIM_PWM_Stop+0x32>
 8004c28:	2300      	movs	r3, #0
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d017      	beq.n	8004c5e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	6a1a      	ldr	r2, [r3, #32]
 8004c34:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004c38:	4013      	ands	r3, r2
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d10f      	bne.n	8004c5e <HAL_TIM_PWM_Stop+0x66>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	6a1a      	ldr	r2, [r3, #32]
 8004c44:	f240 4344 	movw	r3, #1092	@ 0x444
 8004c48:	4013      	ands	r3, r2
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d107      	bne.n	8004c5e <HAL_TIM_PWM_Stop+0x66>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004c5c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	6a1a      	ldr	r2, [r3, #32]
 8004c64:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004c68:	4013      	ands	r3, r2
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d10f      	bne.n	8004c8e <HAL_TIM_PWM_Stop+0x96>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	6a1a      	ldr	r2, [r3, #32]
 8004c74:	f240 4344 	movw	r3, #1092	@ 0x444
 8004c78:	4013      	ands	r3, r2
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d107      	bne.n	8004c8e <HAL_TIM_PWM_Stop+0x96>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f022 0201 	bic.w	r2, r2, #1
 8004c8c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d104      	bne.n	8004c9e <HAL_TIM_PWM_Stop+0xa6>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c9c:	e013      	b.n	8004cc6 <HAL_TIM_PWM_Stop+0xce>
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	2b04      	cmp	r3, #4
 8004ca2:	d104      	bne.n	8004cae <HAL_TIM_PWM_Stop+0xb6>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004cac:	e00b      	b.n	8004cc6 <HAL_TIM_PWM_Stop+0xce>
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	2b08      	cmp	r3, #8
 8004cb2:	d104      	bne.n	8004cbe <HAL_TIM_PWM_Stop+0xc6>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004cbc:	e003      	b.n	8004cc6 <HAL_TIM_PWM_Stop+0xce>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8004cc6:	2300      	movs	r3, #0
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3708      	adds	r7, #8
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	40010000 	.word	0x40010000
 8004cd4:	40010400 	.word	0x40010400

08004cd8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	68db      	ldr	r3, [r3, #12]
 8004ce6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	691b      	ldr	r3, [r3, #16]
 8004cee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	f003 0302 	and.w	r3, r3, #2
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d020      	beq.n	8004d3c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	f003 0302 	and.w	r3, r3, #2
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d01b      	beq.n	8004d3c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f06f 0202 	mvn.w	r2, #2
 8004d0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2201      	movs	r2, #1
 8004d12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	699b      	ldr	r3, [r3, #24]
 8004d1a:	f003 0303 	and.w	r3, r3, #3
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d003      	beq.n	8004d2a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f000 fa5b 	bl	80051de <HAL_TIM_IC_CaptureCallback>
 8004d28:	e005      	b.n	8004d36 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f000 fa4d 	bl	80051ca <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f000 fa5e 	bl	80051f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	f003 0304 	and.w	r3, r3, #4
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d020      	beq.n	8004d88 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	f003 0304 	and.w	r3, r3, #4
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d01b      	beq.n	8004d88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f06f 0204 	mvn.w	r2, #4
 8004d58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2202      	movs	r2, #2
 8004d5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	699b      	ldr	r3, [r3, #24]
 8004d66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d003      	beq.n	8004d76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d6e:	6878      	ldr	r0, [r7, #4]
 8004d70:	f000 fa35 	bl	80051de <HAL_TIM_IC_CaptureCallback>
 8004d74:	e005      	b.n	8004d82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f000 fa27 	bl	80051ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f000 fa38 	bl	80051f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2200      	movs	r2, #0
 8004d86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	f003 0308 	and.w	r3, r3, #8
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d020      	beq.n	8004dd4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	f003 0308 	and.w	r3, r3, #8
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d01b      	beq.n	8004dd4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f06f 0208 	mvn.w	r2, #8
 8004da4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2204      	movs	r2, #4
 8004daa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	69db      	ldr	r3, [r3, #28]
 8004db2:	f003 0303 	and.w	r3, r3, #3
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d003      	beq.n	8004dc2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f000 fa0f 	bl	80051de <HAL_TIM_IC_CaptureCallback>
 8004dc0:	e005      	b.n	8004dce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dc2:	6878      	ldr	r0, [r7, #4]
 8004dc4:	f000 fa01 	bl	80051ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dc8:	6878      	ldr	r0, [r7, #4]
 8004dca:	f000 fa12 	bl	80051f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	f003 0310 	and.w	r3, r3, #16
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d020      	beq.n	8004e20 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	f003 0310 	and.w	r3, r3, #16
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d01b      	beq.n	8004e20 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f06f 0210 	mvn.w	r2, #16
 8004df0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2208      	movs	r2, #8
 8004df6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	69db      	ldr	r3, [r3, #28]
 8004dfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d003      	beq.n	8004e0e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f000 f9e9 	bl	80051de <HAL_TIM_IC_CaptureCallback>
 8004e0c:	e005      	b.n	8004e1a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f000 f9db 	bl	80051ca <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f000 f9ec 	bl	80051f2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004e20:	68bb      	ldr	r3, [r7, #8]
 8004e22:	f003 0301 	and.w	r3, r3, #1
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d00c      	beq.n	8004e44 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	f003 0301 	and.w	r3, r3, #1
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d007      	beq.n	8004e44 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f06f 0201 	mvn.w	r2, #1
 8004e3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f7fd fbce 	bl	80025e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d00c      	beq.n	8004e68 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d007      	beq.n	8004e68 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004e60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	f000 fd7c 	bl	8005960 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004e68:	68bb      	ldr	r3, [r7, #8]
 8004e6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d00c      	beq.n	8004e8c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d007      	beq.n	8004e8c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004e84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	f000 f9bd 	bl	8005206 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	f003 0320 	and.w	r3, r3, #32
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d00c      	beq.n	8004eb0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	f003 0320 	and.w	r3, r3, #32
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d007      	beq.n	8004eb0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f06f 0220 	mvn.w	r2, #32
 8004ea8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f000 fd4e 	bl	800594c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004eb0:	bf00      	nop
 8004eb2:	3710      	adds	r7, #16
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}

08004eb8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b086      	sub	sp, #24
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	60f8      	str	r0, [r7, #12]
 8004ec0:	60b9      	str	r1, [r7, #8]
 8004ec2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d101      	bne.n	8004ed6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004ed2:	2302      	movs	r3, #2
 8004ed4:	e0ae      	b.n	8005034 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2201      	movs	r2, #1
 8004eda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2b0c      	cmp	r3, #12
 8004ee2:	f200 809f 	bhi.w	8005024 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004ee6:	a201      	add	r2, pc, #4	@ (adr r2, 8004eec <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eec:	08004f21 	.word	0x08004f21
 8004ef0:	08005025 	.word	0x08005025
 8004ef4:	08005025 	.word	0x08005025
 8004ef8:	08005025 	.word	0x08005025
 8004efc:	08004f61 	.word	0x08004f61
 8004f00:	08005025 	.word	0x08005025
 8004f04:	08005025 	.word	0x08005025
 8004f08:	08005025 	.word	0x08005025
 8004f0c:	08004fa3 	.word	0x08004fa3
 8004f10:	08005025 	.word	0x08005025
 8004f14:	08005025 	.word	0x08005025
 8004f18:	08005025 	.word	0x08005025
 8004f1c:	08004fe3 	.word	0x08004fe3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	68b9      	ldr	r1, [r7, #8]
 8004f26:	4618      	mov	r0, r3
 8004f28:	f000 fa24 	bl	8005374 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	699a      	ldr	r2, [r3, #24]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f042 0208 	orr.w	r2, r2, #8
 8004f3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	699a      	ldr	r2, [r3, #24]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f022 0204 	bic.w	r2, r2, #4
 8004f4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	6999      	ldr	r1, [r3, #24]
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	691a      	ldr	r2, [r3, #16]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	430a      	orrs	r2, r1
 8004f5c:	619a      	str	r2, [r3, #24]
      break;
 8004f5e:	e064      	b.n	800502a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	68b9      	ldr	r1, [r7, #8]
 8004f66:	4618      	mov	r0, r3
 8004f68:	f000 fa74 	bl	8005454 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	699a      	ldr	r2, [r3, #24]
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	699a      	ldr	r2, [r3, #24]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	6999      	ldr	r1, [r3, #24]
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	691b      	ldr	r3, [r3, #16]
 8004f96:	021a      	lsls	r2, r3, #8
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	430a      	orrs	r2, r1
 8004f9e:	619a      	str	r2, [r3, #24]
      break;
 8004fa0:	e043      	b.n	800502a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	68b9      	ldr	r1, [r7, #8]
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f000 fac9 	bl	8005540 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	69da      	ldr	r2, [r3, #28]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f042 0208 	orr.w	r2, r2, #8
 8004fbc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	69da      	ldr	r2, [r3, #28]
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f022 0204 	bic.w	r2, r2, #4
 8004fcc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	69d9      	ldr	r1, [r3, #28]
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	691a      	ldr	r2, [r3, #16]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	430a      	orrs	r2, r1
 8004fde:	61da      	str	r2, [r3, #28]
      break;
 8004fe0:	e023      	b.n	800502a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	68b9      	ldr	r1, [r7, #8]
 8004fe8:	4618      	mov	r0, r3
 8004fea:	f000 fb1d 	bl	8005628 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	69da      	ldr	r2, [r3, #28]
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ffc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	69da      	ldr	r2, [r3, #28]
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800500c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	69d9      	ldr	r1, [r3, #28]
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	691b      	ldr	r3, [r3, #16]
 8005018:	021a      	lsls	r2, r3, #8
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	430a      	orrs	r2, r1
 8005020:	61da      	str	r2, [r3, #28]
      break;
 8005022:	e002      	b.n	800502a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005024:	2301      	movs	r3, #1
 8005026:	75fb      	strb	r3, [r7, #23]
      break;
 8005028:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2200      	movs	r2, #0
 800502e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005032:	7dfb      	ldrb	r3, [r7, #23]
}
 8005034:	4618      	mov	r0, r3
 8005036:	3718      	adds	r7, #24
 8005038:	46bd      	mov	sp, r7
 800503a:	bd80      	pop	{r7, pc}

0800503c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b084      	sub	sp, #16
 8005040:	af00      	add	r7, sp, #0
 8005042:	6078      	str	r0, [r7, #4]
 8005044:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005046:	2300      	movs	r3, #0
 8005048:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005050:	2b01      	cmp	r3, #1
 8005052:	d101      	bne.n	8005058 <HAL_TIM_ConfigClockSource+0x1c>
 8005054:	2302      	movs	r3, #2
 8005056:	e0b4      	b.n	80051c2 <HAL_TIM_ConfigClockSource+0x186>
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2201      	movs	r2, #1
 800505c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2202      	movs	r2, #2
 8005064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	689b      	ldr	r3, [r3, #8]
 800506e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005076:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800507e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	68ba      	ldr	r2, [r7, #8]
 8005086:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005090:	d03e      	beq.n	8005110 <HAL_TIM_ConfigClockSource+0xd4>
 8005092:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005096:	f200 8087 	bhi.w	80051a8 <HAL_TIM_ConfigClockSource+0x16c>
 800509a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800509e:	f000 8086 	beq.w	80051ae <HAL_TIM_ConfigClockSource+0x172>
 80050a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050a6:	d87f      	bhi.n	80051a8 <HAL_TIM_ConfigClockSource+0x16c>
 80050a8:	2b70      	cmp	r3, #112	@ 0x70
 80050aa:	d01a      	beq.n	80050e2 <HAL_TIM_ConfigClockSource+0xa6>
 80050ac:	2b70      	cmp	r3, #112	@ 0x70
 80050ae:	d87b      	bhi.n	80051a8 <HAL_TIM_ConfigClockSource+0x16c>
 80050b0:	2b60      	cmp	r3, #96	@ 0x60
 80050b2:	d050      	beq.n	8005156 <HAL_TIM_ConfigClockSource+0x11a>
 80050b4:	2b60      	cmp	r3, #96	@ 0x60
 80050b6:	d877      	bhi.n	80051a8 <HAL_TIM_ConfigClockSource+0x16c>
 80050b8:	2b50      	cmp	r3, #80	@ 0x50
 80050ba:	d03c      	beq.n	8005136 <HAL_TIM_ConfigClockSource+0xfa>
 80050bc:	2b50      	cmp	r3, #80	@ 0x50
 80050be:	d873      	bhi.n	80051a8 <HAL_TIM_ConfigClockSource+0x16c>
 80050c0:	2b40      	cmp	r3, #64	@ 0x40
 80050c2:	d058      	beq.n	8005176 <HAL_TIM_ConfigClockSource+0x13a>
 80050c4:	2b40      	cmp	r3, #64	@ 0x40
 80050c6:	d86f      	bhi.n	80051a8 <HAL_TIM_ConfigClockSource+0x16c>
 80050c8:	2b30      	cmp	r3, #48	@ 0x30
 80050ca:	d064      	beq.n	8005196 <HAL_TIM_ConfigClockSource+0x15a>
 80050cc:	2b30      	cmp	r3, #48	@ 0x30
 80050ce:	d86b      	bhi.n	80051a8 <HAL_TIM_ConfigClockSource+0x16c>
 80050d0:	2b20      	cmp	r3, #32
 80050d2:	d060      	beq.n	8005196 <HAL_TIM_ConfigClockSource+0x15a>
 80050d4:	2b20      	cmp	r3, #32
 80050d6:	d867      	bhi.n	80051a8 <HAL_TIM_ConfigClockSource+0x16c>
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d05c      	beq.n	8005196 <HAL_TIM_ConfigClockSource+0x15a>
 80050dc:	2b10      	cmp	r3, #16
 80050de:	d05a      	beq.n	8005196 <HAL_TIM_ConfigClockSource+0x15a>
 80050e0:	e062      	b.n	80051a8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80050f2:	f000 fb69 	bl	80057c8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005104:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	68ba      	ldr	r2, [r7, #8]
 800510c:	609a      	str	r2, [r3, #8]
      break;
 800510e:	e04f      	b.n	80051b0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005120:	f000 fb52 	bl	80057c8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	689a      	ldr	r2, [r3, #8]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005132:	609a      	str	r2, [r3, #8]
      break;
 8005134:	e03c      	b.n	80051b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005142:	461a      	mov	r2, r3
 8005144:	f000 fac6 	bl	80056d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	2150      	movs	r1, #80	@ 0x50
 800514e:	4618      	mov	r0, r3
 8005150:	f000 fb1f 	bl	8005792 <TIM_ITRx_SetConfig>
      break;
 8005154:	e02c      	b.n	80051b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005162:	461a      	mov	r2, r3
 8005164:	f000 fae5 	bl	8005732 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2160      	movs	r1, #96	@ 0x60
 800516e:	4618      	mov	r0, r3
 8005170:	f000 fb0f 	bl	8005792 <TIM_ITRx_SetConfig>
      break;
 8005174:	e01c      	b.n	80051b0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005182:	461a      	mov	r2, r3
 8005184:	f000 faa6 	bl	80056d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	2140      	movs	r1, #64	@ 0x40
 800518e:	4618      	mov	r0, r3
 8005190:	f000 faff 	bl	8005792 <TIM_ITRx_SetConfig>
      break;
 8005194:	e00c      	b.n	80051b0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681a      	ldr	r2, [r3, #0]
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4619      	mov	r1, r3
 80051a0:	4610      	mov	r0, r2
 80051a2:	f000 faf6 	bl	8005792 <TIM_ITRx_SetConfig>
      break;
 80051a6:	e003      	b.n	80051b0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	73fb      	strb	r3, [r7, #15]
      break;
 80051ac:	e000      	b.n	80051b0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80051ae:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2201      	movs	r2, #1
 80051b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2200      	movs	r2, #0
 80051bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80051c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3710      	adds	r7, #16
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}

080051ca <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051ca:	b480      	push	{r7}
 80051cc:	b083      	sub	sp, #12
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80051d2:	bf00      	nop
 80051d4:	370c      	adds	r7, #12
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr

080051de <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80051de:	b480      	push	{r7}
 80051e0:	b083      	sub	sp, #12
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80051e6:	bf00      	nop
 80051e8:	370c      	adds	r7, #12
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr

080051f2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80051f2:	b480      	push	{r7}
 80051f4:	b083      	sub	sp, #12
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051fa:	bf00      	nop
 80051fc:	370c      	adds	r7, #12
 80051fe:	46bd      	mov	sp, r7
 8005200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005204:	4770      	bx	lr

08005206 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005206:	b480      	push	{r7}
 8005208:	b083      	sub	sp, #12
 800520a:	af00      	add	r7, sp, #0
 800520c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800520e:	bf00      	nop
 8005210:	370c      	adds	r7, #12
 8005212:	46bd      	mov	sp, r7
 8005214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005218:	4770      	bx	lr
	...

0800521c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800521c:	b480      	push	{r7}
 800521e:	b085      	sub	sp, #20
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	4a46      	ldr	r2, [pc, #280]	@ (8005348 <TIM_Base_SetConfig+0x12c>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d013      	beq.n	800525c <TIM_Base_SetConfig+0x40>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800523a:	d00f      	beq.n	800525c <TIM_Base_SetConfig+0x40>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	4a43      	ldr	r2, [pc, #268]	@ (800534c <TIM_Base_SetConfig+0x130>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d00b      	beq.n	800525c <TIM_Base_SetConfig+0x40>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	4a42      	ldr	r2, [pc, #264]	@ (8005350 <TIM_Base_SetConfig+0x134>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d007      	beq.n	800525c <TIM_Base_SetConfig+0x40>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	4a41      	ldr	r2, [pc, #260]	@ (8005354 <TIM_Base_SetConfig+0x138>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d003      	beq.n	800525c <TIM_Base_SetConfig+0x40>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	4a40      	ldr	r2, [pc, #256]	@ (8005358 <TIM_Base_SetConfig+0x13c>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d108      	bne.n	800526e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005262:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	68fa      	ldr	r2, [r7, #12]
 800526a:	4313      	orrs	r3, r2
 800526c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a35      	ldr	r2, [pc, #212]	@ (8005348 <TIM_Base_SetConfig+0x12c>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d02b      	beq.n	80052ce <TIM_Base_SetConfig+0xb2>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800527c:	d027      	beq.n	80052ce <TIM_Base_SetConfig+0xb2>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a32      	ldr	r2, [pc, #200]	@ (800534c <TIM_Base_SetConfig+0x130>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d023      	beq.n	80052ce <TIM_Base_SetConfig+0xb2>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a31      	ldr	r2, [pc, #196]	@ (8005350 <TIM_Base_SetConfig+0x134>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d01f      	beq.n	80052ce <TIM_Base_SetConfig+0xb2>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a30      	ldr	r2, [pc, #192]	@ (8005354 <TIM_Base_SetConfig+0x138>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d01b      	beq.n	80052ce <TIM_Base_SetConfig+0xb2>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	4a2f      	ldr	r2, [pc, #188]	@ (8005358 <TIM_Base_SetConfig+0x13c>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d017      	beq.n	80052ce <TIM_Base_SetConfig+0xb2>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	4a2e      	ldr	r2, [pc, #184]	@ (800535c <TIM_Base_SetConfig+0x140>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d013      	beq.n	80052ce <TIM_Base_SetConfig+0xb2>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	4a2d      	ldr	r2, [pc, #180]	@ (8005360 <TIM_Base_SetConfig+0x144>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d00f      	beq.n	80052ce <TIM_Base_SetConfig+0xb2>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	4a2c      	ldr	r2, [pc, #176]	@ (8005364 <TIM_Base_SetConfig+0x148>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d00b      	beq.n	80052ce <TIM_Base_SetConfig+0xb2>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	4a2b      	ldr	r2, [pc, #172]	@ (8005368 <TIM_Base_SetConfig+0x14c>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d007      	beq.n	80052ce <TIM_Base_SetConfig+0xb2>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	4a2a      	ldr	r2, [pc, #168]	@ (800536c <TIM_Base_SetConfig+0x150>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d003      	beq.n	80052ce <TIM_Base_SetConfig+0xb2>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	4a29      	ldr	r2, [pc, #164]	@ (8005370 <TIM_Base_SetConfig+0x154>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d108      	bne.n	80052e0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	68db      	ldr	r3, [r3, #12]
 80052da:	68fa      	ldr	r2, [r7, #12]
 80052dc:	4313      	orrs	r3, r2
 80052de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	695b      	ldr	r3, [r3, #20]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	68fa      	ldr	r2, [r7, #12]
 80052f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	689a      	ldr	r2, [r3, #8]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	681a      	ldr	r2, [r3, #0]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	4a10      	ldr	r2, [pc, #64]	@ (8005348 <TIM_Base_SetConfig+0x12c>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d003      	beq.n	8005314 <TIM_Base_SetConfig+0xf8>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	4a12      	ldr	r2, [pc, #72]	@ (8005358 <TIM_Base_SetConfig+0x13c>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d103      	bne.n	800531c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	691a      	ldr	r2, [r3, #16]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2201      	movs	r2, #1
 8005320:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	691b      	ldr	r3, [r3, #16]
 8005326:	f003 0301 	and.w	r3, r3, #1
 800532a:	2b01      	cmp	r3, #1
 800532c:	d105      	bne.n	800533a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	691b      	ldr	r3, [r3, #16]
 8005332:	f023 0201 	bic.w	r2, r3, #1
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	611a      	str	r2, [r3, #16]
  }
}
 800533a:	bf00      	nop
 800533c:	3714      	adds	r7, #20
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr
 8005346:	bf00      	nop
 8005348:	40010000 	.word	0x40010000
 800534c:	40000400 	.word	0x40000400
 8005350:	40000800 	.word	0x40000800
 8005354:	40000c00 	.word	0x40000c00
 8005358:	40010400 	.word	0x40010400
 800535c:	40014000 	.word	0x40014000
 8005360:	40014400 	.word	0x40014400
 8005364:	40014800 	.word	0x40014800
 8005368:	40001800 	.word	0x40001800
 800536c:	40001c00 	.word	0x40001c00
 8005370:	40002000 	.word	0x40002000

08005374 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005374:	b480      	push	{r7}
 8005376:	b087      	sub	sp, #28
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6a1b      	ldr	r3, [r3, #32]
 8005382:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6a1b      	ldr	r3, [r3, #32]
 8005388:	f023 0201 	bic.w	r2, r3, #1
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	699b      	ldr	r3, [r3, #24]
 800539a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80053a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	f023 0303 	bic.w	r3, r3, #3
 80053aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	68fa      	ldr	r2, [r7, #12]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	f023 0302 	bic.w	r3, r3, #2
 80053bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	697a      	ldr	r2, [r7, #20]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	4a20      	ldr	r2, [pc, #128]	@ (800544c <TIM_OC1_SetConfig+0xd8>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d003      	beq.n	80053d8 <TIM_OC1_SetConfig+0x64>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	4a1f      	ldr	r2, [pc, #124]	@ (8005450 <TIM_OC1_SetConfig+0xdc>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d10c      	bne.n	80053f2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	f023 0308 	bic.w	r3, r3, #8
 80053de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	697a      	ldr	r2, [r7, #20]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	f023 0304 	bic.w	r3, r3, #4
 80053f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	4a15      	ldr	r2, [pc, #84]	@ (800544c <TIM_OC1_SetConfig+0xd8>)
 80053f6:	4293      	cmp	r3, r2
 80053f8:	d003      	beq.n	8005402 <TIM_OC1_SetConfig+0x8e>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	4a14      	ldr	r2, [pc, #80]	@ (8005450 <TIM_OC1_SetConfig+0xdc>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d111      	bne.n	8005426 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005402:	693b      	ldr	r3, [r7, #16]
 8005404:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005408:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005410:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	695b      	ldr	r3, [r3, #20]
 8005416:	693a      	ldr	r2, [r7, #16]
 8005418:	4313      	orrs	r3, r2
 800541a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	699b      	ldr	r3, [r3, #24]
 8005420:	693a      	ldr	r2, [r7, #16]
 8005422:	4313      	orrs	r3, r2
 8005424:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	693a      	ldr	r2, [r7, #16]
 800542a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	68fa      	ldr	r2, [r7, #12]
 8005430:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	685a      	ldr	r2, [r3, #4]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	697a      	ldr	r2, [r7, #20]
 800543e:	621a      	str	r2, [r3, #32]
}
 8005440:	bf00      	nop
 8005442:	371c      	adds	r7, #28
 8005444:	46bd      	mov	sp, r7
 8005446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544a:	4770      	bx	lr
 800544c:	40010000 	.word	0x40010000
 8005450:	40010400 	.word	0x40010400

08005454 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005454:	b480      	push	{r7}
 8005456:	b087      	sub	sp, #28
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a1b      	ldr	r3, [r3, #32]
 8005462:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6a1b      	ldr	r3, [r3, #32]
 8005468:	f023 0210 	bic.w	r2, r3, #16
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	699b      	ldr	r3, [r3, #24]
 800547a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005482:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800548a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	021b      	lsls	r3, r3, #8
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	4313      	orrs	r3, r2
 8005496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005498:	697b      	ldr	r3, [r7, #20]
 800549a:	f023 0320 	bic.w	r3, r3, #32
 800549e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	011b      	lsls	r3, r3, #4
 80054a6:	697a      	ldr	r2, [r7, #20]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	4a22      	ldr	r2, [pc, #136]	@ (8005538 <TIM_OC2_SetConfig+0xe4>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d003      	beq.n	80054bc <TIM_OC2_SetConfig+0x68>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	4a21      	ldr	r2, [pc, #132]	@ (800553c <TIM_OC2_SetConfig+0xe8>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d10d      	bne.n	80054d8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	68db      	ldr	r3, [r3, #12]
 80054c8:	011b      	lsls	r3, r3, #4
 80054ca:	697a      	ldr	r2, [r7, #20]
 80054cc:	4313      	orrs	r3, r2
 80054ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80054d6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	4a17      	ldr	r2, [pc, #92]	@ (8005538 <TIM_OC2_SetConfig+0xe4>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d003      	beq.n	80054e8 <TIM_OC2_SetConfig+0x94>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	4a16      	ldr	r2, [pc, #88]	@ (800553c <TIM_OC2_SetConfig+0xe8>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d113      	bne.n	8005510 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80054ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80054f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80054f8:	683b      	ldr	r3, [r7, #0]
 80054fa:	695b      	ldr	r3, [r3, #20]
 80054fc:	009b      	lsls	r3, r3, #2
 80054fe:	693a      	ldr	r2, [r7, #16]
 8005500:	4313      	orrs	r3, r2
 8005502:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005504:	683b      	ldr	r3, [r7, #0]
 8005506:	699b      	ldr	r3, [r3, #24]
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	693a      	ldr	r2, [r7, #16]
 800550c:	4313      	orrs	r3, r2
 800550e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	693a      	ldr	r2, [r7, #16]
 8005514:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	68fa      	ldr	r2, [r7, #12]
 800551a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	685a      	ldr	r2, [r3, #4]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	697a      	ldr	r2, [r7, #20]
 8005528:	621a      	str	r2, [r3, #32]
}
 800552a:	bf00      	nop
 800552c:	371c      	adds	r7, #28
 800552e:	46bd      	mov	sp, r7
 8005530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005534:	4770      	bx	lr
 8005536:	bf00      	nop
 8005538:	40010000 	.word	0x40010000
 800553c:	40010400 	.word	0x40010400

08005540 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005540:	b480      	push	{r7}
 8005542:	b087      	sub	sp, #28
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6a1b      	ldr	r3, [r3, #32]
 800554e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a1b      	ldr	r3, [r3, #32]
 8005554:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	69db      	ldr	r3, [r3, #28]
 8005566:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800556e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f023 0303 	bic.w	r3, r3, #3
 8005576:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	68fa      	ldr	r2, [r7, #12]
 800557e:	4313      	orrs	r3, r2
 8005580:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005588:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	021b      	lsls	r3, r3, #8
 8005590:	697a      	ldr	r2, [r7, #20]
 8005592:	4313      	orrs	r3, r2
 8005594:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	4a21      	ldr	r2, [pc, #132]	@ (8005620 <TIM_OC3_SetConfig+0xe0>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d003      	beq.n	80055a6 <TIM_OC3_SetConfig+0x66>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	4a20      	ldr	r2, [pc, #128]	@ (8005624 <TIM_OC3_SetConfig+0xe4>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d10d      	bne.n	80055c2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80055ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	021b      	lsls	r3, r3, #8
 80055b4:	697a      	ldr	r2, [r7, #20]
 80055b6:	4313      	orrs	r3, r2
 80055b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80055c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	4a16      	ldr	r2, [pc, #88]	@ (8005620 <TIM_OC3_SetConfig+0xe0>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d003      	beq.n	80055d2 <TIM_OC3_SetConfig+0x92>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	4a15      	ldr	r2, [pc, #84]	@ (8005624 <TIM_OC3_SetConfig+0xe4>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d113      	bne.n	80055fa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80055d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80055da:	693b      	ldr	r3, [r7, #16]
 80055dc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80055e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	695b      	ldr	r3, [r3, #20]
 80055e6:	011b      	lsls	r3, r3, #4
 80055e8:	693a      	ldr	r2, [r7, #16]
 80055ea:	4313      	orrs	r3, r2
 80055ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80055ee:	683b      	ldr	r3, [r7, #0]
 80055f0:	699b      	ldr	r3, [r3, #24]
 80055f2:	011b      	lsls	r3, r3, #4
 80055f4:	693a      	ldr	r2, [r7, #16]
 80055f6:	4313      	orrs	r3, r2
 80055f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	693a      	ldr	r2, [r7, #16]
 80055fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	68fa      	ldr	r2, [r7, #12]
 8005604:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	685a      	ldr	r2, [r3, #4]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	697a      	ldr	r2, [r7, #20]
 8005612:	621a      	str	r2, [r3, #32]
}
 8005614:	bf00      	nop
 8005616:	371c      	adds	r7, #28
 8005618:	46bd      	mov	sp, r7
 800561a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561e:	4770      	bx	lr
 8005620:	40010000 	.word	0x40010000
 8005624:	40010400 	.word	0x40010400

08005628 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005628:	b480      	push	{r7}
 800562a:	b087      	sub	sp, #28
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
 8005630:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6a1b      	ldr	r3, [r3, #32]
 8005636:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6a1b      	ldr	r3, [r3, #32]
 800563c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	69db      	ldr	r3, [r3, #28]
 800564e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005656:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800565e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	021b      	lsls	r3, r3, #8
 8005666:	68fa      	ldr	r2, [r7, #12]
 8005668:	4313      	orrs	r3, r2
 800566a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800566c:	693b      	ldr	r3, [r7, #16]
 800566e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005672:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	031b      	lsls	r3, r3, #12
 800567a:	693a      	ldr	r2, [r7, #16]
 800567c:	4313      	orrs	r3, r2
 800567e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	4a12      	ldr	r2, [pc, #72]	@ (80056cc <TIM_OC4_SetConfig+0xa4>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d003      	beq.n	8005690 <TIM_OC4_SetConfig+0x68>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	4a11      	ldr	r2, [pc, #68]	@ (80056d0 <TIM_OC4_SetConfig+0xa8>)
 800568c:	4293      	cmp	r3, r2
 800568e:	d109      	bne.n	80056a4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005690:	697b      	ldr	r3, [r7, #20]
 8005692:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005696:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	695b      	ldr	r3, [r3, #20]
 800569c:	019b      	lsls	r3, r3, #6
 800569e:	697a      	ldr	r2, [r7, #20]
 80056a0:	4313      	orrs	r3, r2
 80056a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	697a      	ldr	r2, [r7, #20]
 80056a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	68fa      	ldr	r2, [r7, #12]
 80056ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	685a      	ldr	r2, [r3, #4]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	693a      	ldr	r2, [r7, #16]
 80056bc:	621a      	str	r2, [r3, #32]
}
 80056be:	bf00      	nop
 80056c0:	371c      	adds	r7, #28
 80056c2:	46bd      	mov	sp, r7
 80056c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c8:	4770      	bx	lr
 80056ca:	bf00      	nop
 80056cc:	40010000 	.word	0x40010000
 80056d0:	40010400 	.word	0x40010400

080056d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056d4:	b480      	push	{r7}
 80056d6:	b087      	sub	sp, #28
 80056d8:	af00      	add	r7, sp, #0
 80056da:	60f8      	str	r0, [r7, #12]
 80056dc:	60b9      	str	r1, [r7, #8]
 80056de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	6a1b      	ldr	r3, [r3, #32]
 80056e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	6a1b      	ldr	r3, [r3, #32]
 80056ea:	f023 0201 	bic.w	r2, r3, #1
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	699b      	ldr	r3, [r3, #24]
 80056f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	011b      	lsls	r3, r3, #4
 8005704:	693a      	ldr	r2, [r7, #16]
 8005706:	4313      	orrs	r3, r2
 8005708:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	f023 030a 	bic.w	r3, r3, #10
 8005710:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005712:	697a      	ldr	r2, [r7, #20]
 8005714:	68bb      	ldr	r3, [r7, #8]
 8005716:	4313      	orrs	r3, r2
 8005718:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	693a      	ldr	r2, [r7, #16]
 800571e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	697a      	ldr	r2, [r7, #20]
 8005724:	621a      	str	r2, [r3, #32]
}
 8005726:	bf00      	nop
 8005728:	371c      	adds	r7, #28
 800572a:	46bd      	mov	sp, r7
 800572c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005730:	4770      	bx	lr

08005732 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005732:	b480      	push	{r7}
 8005734:	b087      	sub	sp, #28
 8005736:	af00      	add	r7, sp, #0
 8005738:	60f8      	str	r0, [r7, #12]
 800573a:	60b9      	str	r1, [r7, #8]
 800573c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	6a1b      	ldr	r3, [r3, #32]
 8005742:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6a1b      	ldr	r3, [r3, #32]
 8005748:	f023 0210 	bic.w	r2, r3, #16
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	699b      	ldr	r3, [r3, #24]
 8005754:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800575c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	031b      	lsls	r3, r3, #12
 8005762:	693a      	ldr	r2, [r7, #16]
 8005764:	4313      	orrs	r3, r2
 8005766:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800576e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005770:	68bb      	ldr	r3, [r7, #8]
 8005772:	011b      	lsls	r3, r3, #4
 8005774:	697a      	ldr	r2, [r7, #20]
 8005776:	4313      	orrs	r3, r2
 8005778:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	693a      	ldr	r2, [r7, #16]
 800577e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	697a      	ldr	r2, [r7, #20]
 8005784:	621a      	str	r2, [r3, #32]
}
 8005786:	bf00      	nop
 8005788:	371c      	adds	r7, #28
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr

08005792 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005792:	b480      	push	{r7}
 8005794:	b085      	sub	sp, #20
 8005796:	af00      	add	r7, sp, #0
 8005798:	6078      	str	r0, [r7, #4]
 800579a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057aa:	683a      	ldr	r2, [r7, #0]
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	4313      	orrs	r3, r2
 80057b0:	f043 0307 	orr.w	r3, r3, #7
 80057b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68fa      	ldr	r2, [r7, #12]
 80057ba:	609a      	str	r2, [r3, #8]
}
 80057bc:	bf00      	nop
 80057be:	3714      	adds	r7, #20
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr

080057c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b087      	sub	sp, #28
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	60f8      	str	r0, [r7, #12]
 80057d0:	60b9      	str	r1, [r7, #8]
 80057d2:	607a      	str	r2, [r7, #4]
 80057d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80057e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	021a      	lsls	r2, r3, #8
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	431a      	orrs	r2, r3
 80057ec:	68bb      	ldr	r3, [r7, #8]
 80057ee:	4313      	orrs	r3, r2
 80057f0:	697a      	ldr	r2, [r7, #20]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	697a      	ldr	r2, [r7, #20]
 80057fa:	609a      	str	r2, [r3, #8]
}
 80057fc:	bf00      	nop
 80057fe:	371c      	adds	r7, #28
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005808:	b480      	push	{r7}
 800580a:	b087      	sub	sp, #28
 800580c:	af00      	add	r7, sp, #0
 800580e:	60f8      	str	r0, [r7, #12]
 8005810:	60b9      	str	r1, [r7, #8]
 8005812:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	f003 031f 	and.w	r3, r3, #31
 800581a:	2201      	movs	r2, #1
 800581c:	fa02 f303 	lsl.w	r3, r2, r3
 8005820:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	6a1a      	ldr	r2, [r3, #32]
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	43db      	mvns	r3, r3
 800582a:	401a      	ands	r2, r3
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6a1a      	ldr	r2, [r3, #32]
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	f003 031f 	and.w	r3, r3, #31
 800583a:	6879      	ldr	r1, [r7, #4]
 800583c:	fa01 f303 	lsl.w	r3, r1, r3
 8005840:	431a      	orrs	r2, r3
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	621a      	str	r2, [r3, #32]
}
 8005846:	bf00      	nop
 8005848:	371c      	adds	r7, #28
 800584a:	46bd      	mov	sp, r7
 800584c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005850:	4770      	bx	lr
	...

08005854 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005854:	b480      	push	{r7}
 8005856:	b085      	sub	sp, #20
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
 800585c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005864:	2b01      	cmp	r3, #1
 8005866:	d101      	bne.n	800586c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005868:	2302      	movs	r3, #2
 800586a:	e05a      	b.n	8005922 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2202      	movs	r2, #2
 8005878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005892:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	68fa      	ldr	r2, [r7, #12]
 800589a:	4313      	orrs	r3, r2
 800589c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	68fa      	ldr	r2, [r7, #12]
 80058a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a21      	ldr	r2, [pc, #132]	@ (8005930 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d022      	beq.n	80058f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058b8:	d01d      	beq.n	80058f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a1d      	ldr	r2, [pc, #116]	@ (8005934 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d018      	beq.n	80058f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a1b      	ldr	r2, [pc, #108]	@ (8005938 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d013      	beq.n	80058f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a1a      	ldr	r2, [pc, #104]	@ (800593c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d00e      	beq.n	80058f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a18      	ldr	r2, [pc, #96]	@ (8005940 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d009      	beq.n	80058f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a17      	ldr	r2, [pc, #92]	@ (8005944 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d004      	beq.n	80058f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a15      	ldr	r2, [pc, #84]	@ (8005948 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d10c      	bne.n	8005910 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	68ba      	ldr	r2, [r7, #8]
 8005904:	4313      	orrs	r3, r2
 8005906:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	68ba      	ldr	r2, [r7, #8]
 800590e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2200      	movs	r2, #0
 800591c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005920:	2300      	movs	r3, #0
}
 8005922:	4618      	mov	r0, r3
 8005924:	3714      	adds	r7, #20
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr
 800592e:	bf00      	nop
 8005930:	40010000 	.word	0x40010000
 8005934:	40000400 	.word	0x40000400
 8005938:	40000800 	.word	0x40000800
 800593c:	40000c00 	.word	0x40000c00
 8005940:	40010400 	.word	0x40010400
 8005944:	40014000 	.word	0x40014000
 8005948:	40001800 	.word	0x40001800

0800594c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800594c:	b480      	push	{r7}
 800594e:	b083      	sub	sp, #12
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005954:	bf00      	nop
 8005956:	370c      	adds	r7, #12
 8005958:	46bd      	mov	sp, r7
 800595a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595e:	4770      	bx	lr

08005960 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005968:	bf00      	nop
 800596a:	370c      	adds	r7, #12
 800596c:	46bd      	mov	sp, r7
 800596e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005972:	4770      	bx	lr

08005974 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b082      	sub	sp, #8
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d101      	bne.n	8005986 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005982:	2301      	movs	r3, #1
 8005984:	e042      	b.n	8005a0c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800598c:	b2db      	uxtb	r3, r3
 800598e:	2b00      	cmp	r3, #0
 8005990:	d106      	bne.n	80059a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	2200      	movs	r2, #0
 8005996:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f7fc ff4e 	bl	800283c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2224      	movs	r2, #36	@ 0x24
 80059a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	68da      	ldr	r2, [r3, #12]
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80059b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80059b8:	6878      	ldr	r0, [r7, #4]
 80059ba:	f000 fcdb 	bl	8006374 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	691a      	ldr	r2, [r3, #16]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80059cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	695a      	ldr	r2, [r3, #20]
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80059dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	68da      	ldr	r2, [r3, #12]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80059ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	2200      	movs	r2, #0
 80059f2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2220      	movs	r2, #32
 80059f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2220      	movs	r2, #32
 8005a00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2200      	movs	r2, #0
 8005a08:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005a0a:	2300      	movs	r3, #0
}
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	3708      	adds	r7, #8
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bd80      	pop	{r7, pc}

08005a14 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b084      	sub	sp, #16
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	60f8      	str	r0, [r7, #12]
 8005a1c:	60b9      	str	r1, [r7, #8]
 8005a1e:	4613      	mov	r3, r2
 8005a20:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a28:	b2db      	uxtb	r3, r3
 8005a2a:	2b20      	cmp	r3, #32
 8005a2c:	d112      	bne.n	8005a54 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d002      	beq.n	8005a3a <HAL_UART_Receive_IT+0x26>
 8005a34:	88fb      	ldrh	r3, [r7, #6]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d101      	bne.n	8005a3e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e00b      	b.n	8005a56 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2200      	movs	r2, #0
 8005a42:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005a44:	88fb      	ldrh	r3, [r7, #6]
 8005a46:	461a      	mov	r2, r3
 8005a48:	68b9      	ldr	r1, [r7, #8]
 8005a4a:	68f8      	ldr	r0, [r7, #12]
 8005a4c:	f000 faba 	bl	8005fc4 <UART_Start_Receive_IT>
 8005a50:	4603      	mov	r3, r0
 8005a52:	e000      	b.n	8005a56 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005a54:	2302      	movs	r3, #2
  }
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3710      	adds	r7, #16
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
	...

08005a60 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b0ba      	sub	sp, #232	@ 0xe8
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68db      	ldr	r3, [r3, #12]
 8005a78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	695b      	ldr	r3, [r3, #20]
 8005a82:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005a86:	2300      	movs	r3, #0
 8005a88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005a92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005a96:	f003 030f 	and.w	r3, r3, #15
 8005a9a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005a9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d10f      	bne.n	8005ac6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005aa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005aaa:	f003 0320 	and.w	r3, r3, #32
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d009      	beq.n	8005ac6 <HAL_UART_IRQHandler+0x66>
 8005ab2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ab6:	f003 0320 	and.w	r3, r3, #32
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d003      	beq.n	8005ac6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f000 fb99 	bl	80061f6 <UART_Receive_IT>
      return;
 8005ac4:	e25b      	b.n	8005f7e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005ac6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	f000 80de 	beq.w	8005c8c <HAL_UART_IRQHandler+0x22c>
 8005ad0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ad4:	f003 0301 	and.w	r3, r3, #1
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d106      	bne.n	8005aea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005adc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ae0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	f000 80d1 	beq.w	8005c8c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005aea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005aee:	f003 0301 	and.w	r3, r3, #1
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d00b      	beq.n	8005b0e <HAL_UART_IRQHandler+0xae>
 8005af6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005afa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d005      	beq.n	8005b0e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b06:	f043 0201 	orr.w	r2, r3, #1
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b12:	f003 0304 	and.w	r3, r3, #4
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d00b      	beq.n	8005b32 <HAL_UART_IRQHandler+0xd2>
 8005b1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b1e:	f003 0301 	and.w	r3, r3, #1
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d005      	beq.n	8005b32 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b2a:	f043 0202 	orr.w	r2, r3, #2
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b36:	f003 0302 	and.w	r3, r3, #2
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d00b      	beq.n	8005b56 <HAL_UART_IRQHandler+0xf6>
 8005b3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b42:	f003 0301 	and.w	r3, r3, #1
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d005      	beq.n	8005b56 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b4e:	f043 0204 	orr.w	r2, r3, #4
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005b56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b5a:	f003 0308 	and.w	r3, r3, #8
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d011      	beq.n	8005b86 <HAL_UART_IRQHandler+0x126>
 8005b62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b66:	f003 0320 	and.w	r3, r3, #32
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d105      	bne.n	8005b7a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005b6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b72:	f003 0301 	and.w	r3, r3, #1
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d005      	beq.n	8005b86 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b7e:	f043 0208 	orr.w	r2, r3, #8
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	f000 81f2 	beq.w	8005f74 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b94:	f003 0320 	and.w	r3, r3, #32
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d008      	beq.n	8005bae <HAL_UART_IRQHandler+0x14e>
 8005b9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ba0:	f003 0320 	and.w	r3, r3, #32
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d002      	beq.n	8005bae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005ba8:	6878      	ldr	r0, [r7, #4]
 8005baa:	f000 fb24 	bl	80061f6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	695b      	ldr	r3, [r3, #20]
 8005bb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bb8:	2b40      	cmp	r3, #64	@ 0x40
 8005bba:	bf0c      	ite	eq
 8005bbc:	2301      	moveq	r3, #1
 8005bbe:	2300      	movne	r3, #0
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bca:	f003 0308 	and.w	r3, r3, #8
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d103      	bne.n	8005bda <HAL_UART_IRQHandler+0x17a>
 8005bd2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d04f      	beq.n	8005c7a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f000 fa2c 	bl	8006038 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	695b      	ldr	r3, [r3, #20]
 8005be6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bea:	2b40      	cmp	r3, #64	@ 0x40
 8005bec:	d141      	bne.n	8005c72 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	3314      	adds	r3, #20
 8005bf4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bf8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005bfc:	e853 3f00 	ldrex	r3, [r3]
 8005c00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005c04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	3314      	adds	r3, #20
 8005c16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005c1a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005c1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c22:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005c26:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005c2a:	e841 2300 	strex	r3, r2, [r1]
 8005c2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005c32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d1d9      	bne.n	8005bee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d013      	beq.n	8005c6a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c46:	4a7e      	ldr	r2, [pc, #504]	@ (8005e40 <HAL_UART_IRQHandler+0x3e0>)
 8005c48:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c4e:	4618      	mov	r0, r3
 8005c50:	f7fd ff35 	bl	8003abe <HAL_DMA_Abort_IT>
 8005c54:	4603      	mov	r3, r0
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d016      	beq.n	8005c88 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c60:	687a      	ldr	r2, [r7, #4]
 8005c62:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005c64:	4610      	mov	r0, r2
 8005c66:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c68:	e00e      	b.n	8005c88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	f000 f994 	bl	8005f98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c70:	e00a      	b.n	8005c88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f000 f990 	bl	8005f98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c78:	e006      	b.n	8005c88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f000 f98c 	bl	8005f98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2200      	movs	r2, #0
 8005c84:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005c86:	e175      	b.n	8005f74 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c88:	bf00      	nop
    return;
 8005c8a:	e173      	b.n	8005f74 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c90:	2b01      	cmp	r3, #1
 8005c92:	f040 814f 	bne.w	8005f34 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005c96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c9a:	f003 0310 	and.w	r3, r3, #16
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	f000 8148 	beq.w	8005f34 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005ca4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ca8:	f003 0310 	and.w	r3, r3, #16
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	f000 8141 	beq.w	8005f34 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	60bb      	str	r3, [r7, #8]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	60bb      	str	r3, [r7, #8]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	60bb      	str	r3, [r7, #8]
 8005cc6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	695b      	ldr	r3, [r3, #20]
 8005cce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cd2:	2b40      	cmp	r3, #64	@ 0x40
 8005cd4:	f040 80b6 	bne.w	8005e44 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005ce4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	f000 8145 	beq.w	8005f78 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005cf2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	f080 813e 	bcs.w	8005f78 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005d02:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d08:	69db      	ldr	r3, [r3, #28]
 8005d0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d0e:	f000 8088 	beq.w	8005e22 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	330c      	adds	r3, #12
 8005d18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005d20:	e853 3f00 	ldrex	r3, [r3]
 8005d24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005d28:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005d2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	330c      	adds	r3, #12
 8005d3a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005d3e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005d42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d46:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005d4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005d4e:	e841 2300 	strex	r3, r2, [r1]
 8005d52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005d56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d1d9      	bne.n	8005d12 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	3314      	adds	r3, #20
 8005d64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005d68:	e853 3f00 	ldrex	r3, [r3]
 8005d6c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005d6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005d70:	f023 0301 	bic.w	r3, r3, #1
 8005d74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	3314      	adds	r3, #20
 8005d7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005d82:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005d86:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d88:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005d8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005d8e:	e841 2300 	strex	r3, r2, [r1]
 8005d92:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005d94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d1e1      	bne.n	8005d5e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	3314      	adds	r3, #20
 8005da0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005da2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005da4:	e853 3f00 	ldrex	r3, [r3]
 8005da8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005daa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005dac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005db0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	3314      	adds	r3, #20
 8005dba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005dbe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005dc0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005dc4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005dc6:	e841 2300 	strex	r3, r2, [r1]
 8005dca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005dcc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d1e3      	bne.n	8005d9a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2220      	movs	r2, #32
 8005dd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	330c      	adds	r3, #12
 8005de6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005de8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005dea:	e853 3f00 	ldrex	r3, [r3]
 8005dee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005df0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005df2:	f023 0310 	bic.w	r3, r3, #16
 8005df6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	330c      	adds	r3, #12
 8005e00:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005e04:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005e06:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e08:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005e0a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005e0c:	e841 2300 	strex	r3, r2, [r1]
 8005e10:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005e12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d1e3      	bne.n	8005de0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f7fd fdde 	bl	80039de <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2202      	movs	r2, #2
 8005e26:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e30:	b29b      	uxth	r3, r3
 8005e32:	1ad3      	subs	r3, r2, r3
 8005e34:	b29b      	uxth	r3, r3
 8005e36:	4619      	mov	r1, r3
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	f000 f8b7 	bl	8005fac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005e3e:	e09b      	b.n	8005f78 <HAL_UART_IRQHandler+0x518>
 8005e40:	080060ff 	.word	0x080060ff
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e4c:	b29b      	uxth	r3, r3
 8005e4e:	1ad3      	subs	r3, r2, r3
 8005e50:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	f000 808e 	beq.w	8005f7c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005e60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	f000 8089 	beq.w	8005f7c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	330c      	adds	r3, #12
 8005e70:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e74:	e853 3f00 	ldrex	r3, [r3]
 8005e78:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005e7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e80:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	330c      	adds	r3, #12
 8005e8a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005e8e:	647a      	str	r2, [r7, #68]	@ 0x44
 8005e90:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e92:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005e94:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e96:	e841 2300 	strex	r3, r2, [r1]
 8005e9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005e9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d1e3      	bne.n	8005e6a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	3314      	adds	r3, #20
 8005ea8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eac:	e853 3f00 	ldrex	r3, [r3]
 8005eb0:	623b      	str	r3, [r7, #32]
   return(result);
 8005eb2:	6a3b      	ldr	r3, [r7, #32]
 8005eb4:	f023 0301 	bic.w	r3, r3, #1
 8005eb8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	3314      	adds	r3, #20
 8005ec2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005ec6:	633a      	str	r2, [r7, #48]	@ 0x30
 8005ec8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ecc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ece:	e841 2300 	strex	r3, r2, [r1]
 8005ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d1e3      	bne.n	8005ea2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2220      	movs	r2, #32
 8005ede:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	330c      	adds	r3, #12
 8005eee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	e853 3f00 	ldrex	r3, [r3]
 8005ef6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f023 0310 	bic.w	r3, r3, #16
 8005efe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	330c      	adds	r3, #12
 8005f08:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005f0c:	61fa      	str	r2, [r7, #28]
 8005f0e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f10:	69b9      	ldr	r1, [r7, #24]
 8005f12:	69fa      	ldr	r2, [r7, #28]
 8005f14:	e841 2300 	strex	r3, r2, [r1]
 8005f18:	617b      	str	r3, [r7, #20]
   return(result);
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d1e3      	bne.n	8005ee8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2202      	movs	r2, #2
 8005f24:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005f26:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005f2a:	4619      	mov	r1, r3
 8005f2c:	6878      	ldr	r0, [r7, #4]
 8005f2e:	f000 f83d 	bl	8005fac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005f32:	e023      	b.n	8005f7c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005f34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d009      	beq.n	8005f54 <HAL_UART_IRQHandler+0x4f4>
 8005f40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d003      	beq.n	8005f54 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005f4c:	6878      	ldr	r0, [r7, #4]
 8005f4e:	f000 f8ea 	bl	8006126 <UART_Transmit_IT>
    return;
 8005f52:	e014      	b.n	8005f7e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005f54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d00e      	beq.n	8005f7e <HAL_UART_IRQHandler+0x51e>
 8005f60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d008      	beq.n	8005f7e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f000 f92a 	bl	80061c6 <UART_EndTransmit_IT>
    return;
 8005f72:	e004      	b.n	8005f7e <HAL_UART_IRQHandler+0x51e>
    return;
 8005f74:	bf00      	nop
 8005f76:	e002      	b.n	8005f7e <HAL_UART_IRQHandler+0x51e>
      return;
 8005f78:	bf00      	nop
 8005f7a:	e000      	b.n	8005f7e <HAL_UART_IRQHandler+0x51e>
      return;
 8005f7c:	bf00      	nop
  }
}
 8005f7e:	37e8      	adds	r7, #232	@ 0xe8
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}

08005f84 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005f8c:	bf00      	nop
 8005f8e:	370c      	adds	r7, #12
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr

08005f98 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b083      	sub	sp, #12
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005fa0:	bf00      	nop
 8005fa2:	370c      	adds	r7, #12
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005faa:	4770      	bx	lr

08005fac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b083      	sub	sp, #12
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	460b      	mov	r3, r1
 8005fb6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005fb8:	bf00      	nop
 8005fba:	370c      	adds	r7, #12
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr

08005fc4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b085      	sub	sp, #20
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	60f8      	str	r0, [r7, #12]
 8005fcc:	60b9      	str	r1, [r7, #8]
 8005fce:	4613      	mov	r3, r2
 8005fd0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	68ba      	ldr	r2, [r7, #8]
 8005fd6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	88fa      	ldrh	r2, [r7, #6]
 8005fdc:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	88fa      	ldrh	r2, [r7, #6]
 8005fe2:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2222      	movs	r2, #34	@ 0x22
 8005fee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	691b      	ldr	r3, [r3, #16]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d007      	beq.n	800600a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	68da      	ldr	r2, [r3, #12]
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006008:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	695a      	ldr	r2, [r3, #20]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f042 0201 	orr.w	r2, r2, #1
 8006018:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	68da      	ldr	r2, [r3, #12]
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	f042 0220 	orr.w	r2, r2, #32
 8006028:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800602a:	2300      	movs	r3, #0
}
 800602c:	4618      	mov	r0, r3
 800602e:	3714      	adds	r7, #20
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr

08006038 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006038:	b480      	push	{r7}
 800603a:	b095      	sub	sp, #84	@ 0x54
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	330c      	adds	r3, #12
 8006046:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006048:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800604a:	e853 3f00 	ldrex	r3, [r3]
 800604e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006052:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006056:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	330c      	adds	r3, #12
 800605e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006060:	643a      	str	r2, [r7, #64]	@ 0x40
 8006062:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006064:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006066:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006068:	e841 2300 	strex	r3, r2, [r1]
 800606c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800606e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006070:	2b00      	cmp	r3, #0
 8006072:	d1e5      	bne.n	8006040 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	3314      	adds	r3, #20
 800607a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800607c:	6a3b      	ldr	r3, [r7, #32]
 800607e:	e853 3f00 	ldrex	r3, [r3]
 8006082:	61fb      	str	r3, [r7, #28]
   return(result);
 8006084:	69fb      	ldr	r3, [r7, #28]
 8006086:	f023 0301 	bic.w	r3, r3, #1
 800608a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	3314      	adds	r3, #20
 8006092:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006094:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006096:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006098:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800609a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800609c:	e841 2300 	strex	r3, r2, [r1]
 80060a0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80060a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d1e5      	bne.n	8006074 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d119      	bne.n	80060e4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	330c      	adds	r3, #12
 80060b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	e853 3f00 	ldrex	r3, [r3]
 80060be:	60bb      	str	r3, [r7, #8]
   return(result);
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	f023 0310 	bic.w	r3, r3, #16
 80060c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	330c      	adds	r3, #12
 80060ce:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80060d0:	61ba      	str	r2, [r7, #24]
 80060d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060d4:	6979      	ldr	r1, [r7, #20]
 80060d6:	69ba      	ldr	r2, [r7, #24]
 80060d8:	e841 2300 	strex	r3, r2, [r1]
 80060dc:	613b      	str	r3, [r7, #16]
   return(result);
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d1e5      	bne.n	80060b0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2220      	movs	r2, #32
 80060e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2200      	movs	r2, #0
 80060f0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80060f2:	bf00      	nop
 80060f4:	3754      	adds	r7, #84	@ 0x54
 80060f6:	46bd      	mov	sp, r7
 80060f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fc:	4770      	bx	lr

080060fe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80060fe:	b580      	push	{r7, lr}
 8006100:	b084      	sub	sp, #16
 8006102:	af00      	add	r7, sp, #0
 8006104:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800610a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2200      	movs	r2, #0
 8006110:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	2200      	movs	r2, #0
 8006116:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006118:	68f8      	ldr	r0, [r7, #12]
 800611a:	f7ff ff3d 	bl	8005f98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800611e:	bf00      	nop
 8006120:	3710      	adds	r7, #16
 8006122:	46bd      	mov	sp, r7
 8006124:	bd80      	pop	{r7, pc}

08006126 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006126:	b480      	push	{r7}
 8006128:	b085      	sub	sp, #20
 800612a:	af00      	add	r7, sp, #0
 800612c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006134:	b2db      	uxtb	r3, r3
 8006136:	2b21      	cmp	r3, #33	@ 0x21
 8006138:	d13e      	bne.n	80061b8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006142:	d114      	bne.n	800616e <UART_Transmit_IT+0x48>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	691b      	ldr	r3, [r3, #16]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d110      	bne.n	800616e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6a1b      	ldr	r3, [r3, #32]
 8006150:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	881b      	ldrh	r3, [r3, #0]
 8006156:	461a      	mov	r2, r3
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006160:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6a1b      	ldr	r3, [r3, #32]
 8006166:	1c9a      	adds	r2, r3, #2
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	621a      	str	r2, [r3, #32]
 800616c:	e008      	b.n	8006180 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6a1b      	ldr	r3, [r3, #32]
 8006172:	1c59      	adds	r1, r3, #1
 8006174:	687a      	ldr	r2, [r7, #4]
 8006176:	6211      	str	r1, [r2, #32]
 8006178:	781a      	ldrb	r2, [r3, #0]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006184:	b29b      	uxth	r3, r3
 8006186:	3b01      	subs	r3, #1
 8006188:	b29b      	uxth	r3, r3
 800618a:	687a      	ldr	r2, [r7, #4]
 800618c:	4619      	mov	r1, r3
 800618e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006190:	2b00      	cmp	r3, #0
 8006192:	d10f      	bne.n	80061b4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	68da      	ldr	r2, [r3, #12]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80061a2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	68da      	ldr	r2, [r3, #12]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80061b2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80061b4:	2300      	movs	r3, #0
 80061b6:	e000      	b.n	80061ba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80061b8:	2302      	movs	r3, #2
  }
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3714      	adds	r7, #20
 80061be:	46bd      	mov	sp, r7
 80061c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c4:	4770      	bx	lr

080061c6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80061c6:	b580      	push	{r7, lr}
 80061c8:	b082      	sub	sp, #8
 80061ca:	af00      	add	r7, sp, #0
 80061cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	68da      	ldr	r2, [r3, #12]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061dc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2220      	movs	r2, #32
 80061e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80061e6:	6878      	ldr	r0, [r7, #4]
 80061e8:	f7ff fecc 	bl	8005f84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80061ec:	2300      	movs	r3, #0
}
 80061ee:	4618      	mov	r0, r3
 80061f0:	3708      	adds	r7, #8
 80061f2:	46bd      	mov	sp, r7
 80061f4:	bd80      	pop	{r7, pc}

080061f6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80061f6:	b580      	push	{r7, lr}
 80061f8:	b08c      	sub	sp, #48	@ 0x30
 80061fa:	af00      	add	r7, sp, #0
 80061fc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006204:	b2db      	uxtb	r3, r3
 8006206:	2b22      	cmp	r3, #34	@ 0x22
 8006208:	f040 80ae 	bne.w	8006368 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006214:	d117      	bne.n	8006246 <UART_Receive_IT+0x50>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	691b      	ldr	r3, [r3, #16]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d113      	bne.n	8006246 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800621e:	2300      	movs	r3, #0
 8006220:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006226:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	b29b      	uxth	r3, r3
 8006230:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006234:	b29a      	uxth	r2, r3
 8006236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006238:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800623e:	1c9a      	adds	r2, r3, #2
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	629a      	str	r2, [r3, #40]	@ 0x28
 8006244:	e026      	b.n	8006294 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800624a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800624c:	2300      	movs	r3, #0
 800624e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	689b      	ldr	r3, [r3, #8]
 8006254:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006258:	d007      	beq.n	800626a <UART_Receive_IT+0x74>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d10a      	bne.n	8006278 <UART_Receive_IT+0x82>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	691b      	ldr	r3, [r3, #16]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d106      	bne.n	8006278 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	685b      	ldr	r3, [r3, #4]
 8006270:	b2da      	uxtb	r2, r3
 8006272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006274:	701a      	strb	r2, [r3, #0]
 8006276:	e008      	b.n	800628a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	b2db      	uxtb	r3, r3
 8006280:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006284:	b2da      	uxtb	r2, r3
 8006286:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006288:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800628e:	1c5a      	adds	r2, r3, #1
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006298:	b29b      	uxth	r3, r3
 800629a:	3b01      	subs	r3, #1
 800629c:	b29b      	uxth	r3, r3
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	4619      	mov	r1, r3
 80062a2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d15d      	bne.n	8006364 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	68da      	ldr	r2, [r3, #12]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f022 0220 	bic.w	r2, r2, #32
 80062b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	68da      	ldr	r2, [r3, #12]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80062c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	695a      	ldr	r2, [r3, #20]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f022 0201 	bic.w	r2, r2, #1
 80062d6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2220      	movs	r2, #32
 80062dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2200      	movs	r2, #0
 80062e4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	d135      	bne.n	800635a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2200      	movs	r2, #0
 80062f2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	330c      	adds	r3, #12
 80062fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	e853 3f00 	ldrex	r3, [r3]
 8006302:	613b      	str	r3, [r7, #16]
   return(result);
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	f023 0310 	bic.w	r3, r3, #16
 800630a:	627b      	str	r3, [r7, #36]	@ 0x24
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	330c      	adds	r3, #12
 8006312:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006314:	623a      	str	r2, [r7, #32]
 8006316:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006318:	69f9      	ldr	r1, [r7, #28]
 800631a:	6a3a      	ldr	r2, [r7, #32]
 800631c:	e841 2300 	strex	r3, r2, [r1]
 8006320:	61bb      	str	r3, [r7, #24]
   return(result);
 8006322:	69bb      	ldr	r3, [r7, #24]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d1e5      	bne.n	80062f4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f003 0310 	and.w	r3, r3, #16
 8006332:	2b10      	cmp	r3, #16
 8006334:	d10a      	bne.n	800634c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006336:	2300      	movs	r3, #0
 8006338:	60fb      	str	r3, [r7, #12]
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	60fb      	str	r3, [r7, #12]
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	60fb      	str	r3, [r7, #12]
 800634a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006350:	4619      	mov	r1, r3
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f7ff fe2a 	bl	8005fac <HAL_UARTEx_RxEventCallback>
 8006358:	e002      	b.n	8006360 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f7fc f924 	bl	80025a8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006360:	2300      	movs	r3, #0
 8006362:	e002      	b.n	800636a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006364:	2300      	movs	r3, #0
 8006366:	e000      	b.n	800636a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006368:	2302      	movs	r3, #2
  }
}
 800636a:	4618      	mov	r0, r3
 800636c:	3730      	adds	r7, #48	@ 0x30
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}
	...

08006374 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006374:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006378:	b0c0      	sub	sp, #256	@ 0x100
 800637a:	af00      	add	r7, sp, #0
 800637c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	691b      	ldr	r3, [r3, #16]
 8006388:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800638c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006390:	68d9      	ldr	r1, [r3, #12]
 8006392:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006396:	681a      	ldr	r2, [r3, #0]
 8006398:	ea40 0301 	orr.w	r3, r0, r1
 800639c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800639e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063a2:	689a      	ldr	r2, [r3, #8]
 80063a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063a8:	691b      	ldr	r3, [r3, #16]
 80063aa:	431a      	orrs	r2, r3
 80063ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063b0:	695b      	ldr	r3, [r3, #20]
 80063b2:	431a      	orrs	r2, r3
 80063b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063b8:	69db      	ldr	r3, [r3, #28]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80063c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	68db      	ldr	r3, [r3, #12]
 80063c8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80063cc:	f021 010c 	bic.w	r1, r1, #12
 80063d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80063da:	430b      	orrs	r3, r1
 80063dc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80063de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	695b      	ldr	r3, [r3, #20]
 80063e6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80063ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063ee:	6999      	ldr	r1, [r3, #24]
 80063f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063f4:	681a      	ldr	r2, [r3, #0]
 80063f6:	ea40 0301 	orr.w	r3, r0, r1
 80063fa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80063fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006400:	681a      	ldr	r2, [r3, #0]
 8006402:	4b8f      	ldr	r3, [pc, #572]	@ (8006640 <UART_SetConfig+0x2cc>)
 8006404:	429a      	cmp	r2, r3
 8006406:	d005      	beq.n	8006414 <UART_SetConfig+0xa0>
 8006408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	4b8d      	ldr	r3, [pc, #564]	@ (8006644 <UART_SetConfig+0x2d0>)
 8006410:	429a      	cmp	r2, r3
 8006412:	d104      	bne.n	800641e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006414:	f7fe f9fa 	bl	800480c <HAL_RCC_GetPCLK2Freq>
 8006418:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800641c:	e003      	b.n	8006426 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800641e:	f7fe f9e1 	bl	80047e4 <HAL_RCC_GetPCLK1Freq>
 8006422:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800642a:	69db      	ldr	r3, [r3, #28]
 800642c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006430:	f040 810c 	bne.w	800664c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006434:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006438:	2200      	movs	r2, #0
 800643a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800643e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006442:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006446:	4622      	mov	r2, r4
 8006448:	462b      	mov	r3, r5
 800644a:	1891      	adds	r1, r2, r2
 800644c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800644e:	415b      	adcs	r3, r3
 8006450:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006452:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006456:	4621      	mov	r1, r4
 8006458:	eb12 0801 	adds.w	r8, r2, r1
 800645c:	4629      	mov	r1, r5
 800645e:	eb43 0901 	adc.w	r9, r3, r1
 8006462:	f04f 0200 	mov.w	r2, #0
 8006466:	f04f 0300 	mov.w	r3, #0
 800646a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800646e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006472:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006476:	4690      	mov	r8, r2
 8006478:	4699      	mov	r9, r3
 800647a:	4623      	mov	r3, r4
 800647c:	eb18 0303 	adds.w	r3, r8, r3
 8006480:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006484:	462b      	mov	r3, r5
 8006486:	eb49 0303 	adc.w	r3, r9, r3
 800648a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800648e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	2200      	movs	r2, #0
 8006496:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800649a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800649e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80064a2:	460b      	mov	r3, r1
 80064a4:	18db      	adds	r3, r3, r3
 80064a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80064a8:	4613      	mov	r3, r2
 80064aa:	eb42 0303 	adc.w	r3, r2, r3
 80064ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80064b0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80064b4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80064b8:	f7f9 feda 	bl	8000270 <__aeabi_uldivmod>
 80064bc:	4602      	mov	r2, r0
 80064be:	460b      	mov	r3, r1
 80064c0:	4b61      	ldr	r3, [pc, #388]	@ (8006648 <UART_SetConfig+0x2d4>)
 80064c2:	fba3 2302 	umull	r2, r3, r3, r2
 80064c6:	095b      	lsrs	r3, r3, #5
 80064c8:	011c      	lsls	r4, r3, #4
 80064ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064ce:	2200      	movs	r2, #0
 80064d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80064d4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80064d8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80064dc:	4642      	mov	r2, r8
 80064de:	464b      	mov	r3, r9
 80064e0:	1891      	adds	r1, r2, r2
 80064e2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80064e4:	415b      	adcs	r3, r3
 80064e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80064e8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80064ec:	4641      	mov	r1, r8
 80064ee:	eb12 0a01 	adds.w	sl, r2, r1
 80064f2:	4649      	mov	r1, r9
 80064f4:	eb43 0b01 	adc.w	fp, r3, r1
 80064f8:	f04f 0200 	mov.w	r2, #0
 80064fc:	f04f 0300 	mov.w	r3, #0
 8006500:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006504:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006508:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800650c:	4692      	mov	sl, r2
 800650e:	469b      	mov	fp, r3
 8006510:	4643      	mov	r3, r8
 8006512:	eb1a 0303 	adds.w	r3, sl, r3
 8006516:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800651a:	464b      	mov	r3, r9
 800651c:	eb4b 0303 	adc.w	r3, fp, r3
 8006520:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	2200      	movs	r2, #0
 800652c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006530:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006534:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006538:	460b      	mov	r3, r1
 800653a:	18db      	adds	r3, r3, r3
 800653c:	643b      	str	r3, [r7, #64]	@ 0x40
 800653e:	4613      	mov	r3, r2
 8006540:	eb42 0303 	adc.w	r3, r2, r3
 8006544:	647b      	str	r3, [r7, #68]	@ 0x44
 8006546:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800654a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800654e:	f7f9 fe8f 	bl	8000270 <__aeabi_uldivmod>
 8006552:	4602      	mov	r2, r0
 8006554:	460b      	mov	r3, r1
 8006556:	4611      	mov	r1, r2
 8006558:	4b3b      	ldr	r3, [pc, #236]	@ (8006648 <UART_SetConfig+0x2d4>)
 800655a:	fba3 2301 	umull	r2, r3, r3, r1
 800655e:	095b      	lsrs	r3, r3, #5
 8006560:	2264      	movs	r2, #100	@ 0x64
 8006562:	fb02 f303 	mul.w	r3, r2, r3
 8006566:	1acb      	subs	r3, r1, r3
 8006568:	00db      	lsls	r3, r3, #3
 800656a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800656e:	4b36      	ldr	r3, [pc, #216]	@ (8006648 <UART_SetConfig+0x2d4>)
 8006570:	fba3 2302 	umull	r2, r3, r3, r2
 8006574:	095b      	lsrs	r3, r3, #5
 8006576:	005b      	lsls	r3, r3, #1
 8006578:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800657c:	441c      	add	r4, r3
 800657e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006582:	2200      	movs	r2, #0
 8006584:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006588:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800658c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006590:	4642      	mov	r2, r8
 8006592:	464b      	mov	r3, r9
 8006594:	1891      	adds	r1, r2, r2
 8006596:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006598:	415b      	adcs	r3, r3
 800659a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800659c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80065a0:	4641      	mov	r1, r8
 80065a2:	1851      	adds	r1, r2, r1
 80065a4:	6339      	str	r1, [r7, #48]	@ 0x30
 80065a6:	4649      	mov	r1, r9
 80065a8:	414b      	adcs	r3, r1
 80065aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80065ac:	f04f 0200 	mov.w	r2, #0
 80065b0:	f04f 0300 	mov.w	r3, #0
 80065b4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80065b8:	4659      	mov	r1, fp
 80065ba:	00cb      	lsls	r3, r1, #3
 80065bc:	4651      	mov	r1, sl
 80065be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80065c2:	4651      	mov	r1, sl
 80065c4:	00ca      	lsls	r2, r1, #3
 80065c6:	4610      	mov	r0, r2
 80065c8:	4619      	mov	r1, r3
 80065ca:	4603      	mov	r3, r0
 80065cc:	4642      	mov	r2, r8
 80065ce:	189b      	adds	r3, r3, r2
 80065d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80065d4:	464b      	mov	r3, r9
 80065d6:	460a      	mov	r2, r1
 80065d8:	eb42 0303 	adc.w	r3, r2, r3
 80065dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80065e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	2200      	movs	r2, #0
 80065e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80065ec:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80065f0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80065f4:	460b      	mov	r3, r1
 80065f6:	18db      	adds	r3, r3, r3
 80065f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80065fa:	4613      	mov	r3, r2
 80065fc:	eb42 0303 	adc.w	r3, r2, r3
 8006600:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006602:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006606:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800660a:	f7f9 fe31 	bl	8000270 <__aeabi_uldivmod>
 800660e:	4602      	mov	r2, r0
 8006610:	460b      	mov	r3, r1
 8006612:	4b0d      	ldr	r3, [pc, #52]	@ (8006648 <UART_SetConfig+0x2d4>)
 8006614:	fba3 1302 	umull	r1, r3, r3, r2
 8006618:	095b      	lsrs	r3, r3, #5
 800661a:	2164      	movs	r1, #100	@ 0x64
 800661c:	fb01 f303 	mul.w	r3, r1, r3
 8006620:	1ad3      	subs	r3, r2, r3
 8006622:	00db      	lsls	r3, r3, #3
 8006624:	3332      	adds	r3, #50	@ 0x32
 8006626:	4a08      	ldr	r2, [pc, #32]	@ (8006648 <UART_SetConfig+0x2d4>)
 8006628:	fba2 2303 	umull	r2, r3, r2, r3
 800662c:	095b      	lsrs	r3, r3, #5
 800662e:	f003 0207 	and.w	r2, r3, #7
 8006632:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4422      	add	r2, r4
 800663a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800663c:	e106      	b.n	800684c <UART_SetConfig+0x4d8>
 800663e:	bf00      	nop
 8006640:	40011000 	.word	0x40011000
 8006644:	40011400 	.word	0x40011400
 8006648:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800664c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006650:	2200      	movs	r2, #0
 8006652:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006656:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800665a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800665e:	4642      	mov	r2, r8
 8006660:	464b      	mov	r3, r9
 8006662:	1891      	adds	r1, r2, r2
 8006664:	6239      	str	r1, [r7, #32]
 8006666:	415b      	adcs	r3, r3
 8006668:	627b      	str	r3, [r7, #36]	@ 0x24
 800666a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800666e:	4641      	mov	r1, r8
 8006670:	1854      	adds	r4, r2, r1
 8006672:	4649      	mov	r1, r9
 8006674:	eb43 0501 	adc.w	r5, r3, r1
 8006678:	f04f 0200 	mov.w	r2, #0
 800667c:	f04f 0300 	mov.w	r3, #0
 8006680:	00eb      	lsls	r3, r5, #3
 8006682:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006686:	00e2      	lsls	r2, r4, #3
 8006688:	4614      	mov	r4, r2
 800668a:	461d      	mov	r5, r3
 800668c:	4643      	mov	r3, r8
 800668e:	18e3      	adds	r3, r4, r3
 8006690:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006694:	464b      	mov	r3, r9
 8006696:	eb45 0303 	adc.w	r3, r5, r3
 800669a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800669e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	2200      	movs	r2, #0
 80066a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80066aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80066ae:	f04f 0200 	mov.w	r2, #0
 80066b2:	f04f 0300 	mov.w	r3, #0
 80066b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80066ba:	4629      	mov	r1, r5
 80066bc:	008b      	lsls	r3, r1, #2
 80066be:	4621      	mov	r1, r4
 80066c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80066c4:	4621      	mov	r1, r4
 80066c6:	008a      	lsls	r2, r1, #2
 80066c8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80066cc:	f7f9 fdd0 	bl	8000270 <__aeabi_uldivmod>
 80066d0:	4602      	mov	r2, r0
 80066d2:	460b      	mov	r3, r1
 80066d4:	4b60      	ldr	r3, [pc, #384]	@ (8006858 <UART_SetConfig+0x4e4>)
 80066d6:	fba3 2302 	umull	r2, r3, r3, r2
 80066da:	095b      	lsrs	r3, r3, #5
 80066dc:	011c      	lsls	r4, r3, #4
 80066de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066e2:	2200      	movs	r2, #0
 80066e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80066e8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80066ec:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80066f0:	4642      	mov	r2, r8
 80066f2:	464b      	mov	r3, r9
 80066f4:	1891      	adds	r1, r2, r2
 80066f6:	61b9      	str	r1, [r7, #24]
 80066f8:	415b      	adcs	r3, r3
 80066fa:	61fb      	str	r3, [r7, #28]
 80066fc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006700:	4641      	mov	r1, r8
 8006702:	1851      	adds	r1, r2, r1
 8006704:	6139      	str	r1, [r7, #16]
 8006706:	4649      	mov	r1, r9
 8006708:	414b      	adcs	r3, r1
 800670a:	617b      	str	r3, [r7, #20]
 800670c:	f04f 0200 	mov.w	r2, #0
 8006710:	f04f 0300 	mov.w	r3, #0
 8006714:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006718:	4659      	mov	r1, fp
 800671a:	00cb      	lsls	r3, r1, #3
 800671c:	4651      	mov	r1, sl
 800671e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006722:	4651      	mov	r1, sl
 8006724:	00ca      	lsls	r2, r1, #3
 8006726:	4610      	mov	r0, r2
 8006728:	4619      	mov	r1, r3
 800672a:	4603      	mov	r3, r0
 800672c:	4642      	mov	r2, r8
 800672e:	189b      	adds	r3, r3, r2
 8006730:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006734:	464b      	mov	r3, r9
 8006736:	460a      	mov	r2, r1
 8006738:	eb42 0303 	adc.w	r3, r2, r3
 800673c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006744:	685b      	ldr	r3, [r3, #4]
 8006746:	2200      	movs	r2, #0
 8006748:	67bb      	str	r3, [r7, #120]	@ 0x78
 800674a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800674c:	f04f 0200 	mov.w	r2, #0
 8006750:	f04f 0300 	mov.w	r3, #0
 8006754:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006758:	4649      	mov	r1, r9
 800675a:	008b      	lsls	r3, r1, #2
 800675c:	4641      	mov	r1, r8
 800675e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006762:	4641      	mov	r1, r8
 8006764:	008a      	lsls	r2, r1, #2
 8006766:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800676a:	f7f9 fd81 	bl	8000270 <__aeabi_uldivmod>
 800676e:	4602      	mov	r2, r0
 8006770:	460b      	mov	r3, r1
 8006772:	4611      	mov	r1, r2
 8006774:	4b38      	ldr	r3, [pc, #224]	@ (8006858 <UART_SetConfig+0x4e4>)
 8006776:	fba3 2301 	umull	r2, r3, r3, r1
 800677a:	095b      	lsrs	r3, r3, #5
 800677c:	2264      	movs	r2, #100	@ 0x64
 800677e:	fb02 f303 	mul.w	r3, r2, r3
 8006782:	1acb      	subs	r3, r1, r3
 8006784:	011b      	lsls	r3, r3, #4
 8006786:	3332      	adds	r3, #50	@ 0x32
 8006788:	4a33      	ldr	r2, [pc, #204]	@ (8006858 <UART_SetConfig+0x4e4>)
 800678a:	fba2 2303 	umull	r2, r3, r2, r3
 800678e:	095b      	lsrs	r3, r3, #5
 8006790:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006794:	441c      	add	r4, r3
 8006796:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800679a:	2200      	movs	r2, #0
 800679c:	673b      	str	r3, [r7, #112]	@ 0x70
 800679e:	677a      	str	r2, [r7, #116]	@ 0x74
 80067a0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80067a4:	4642      	mov	r2, r8
 80067a6:	464b      	mov	r3, r9
 80067a8:	1891      	adds	r1, r2, r2
 80067aa:	60b9      	str	r1, [r7, #8]
 80067ac:	415b      	adcs	r3, r3
 80067ae:	60fb      	str	r3, [r7, #12]
 80067b0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80067b4:	4641      	mov	r1, r8
 80067b6:	1851      	adds	r1, r2, r1
 80067b8:	6039      	str	r1, [r7, #0]
 80067ba:	4649      	mov	r1, r9
 80067bc:	414b      	adcs	r3, r1
 80067be:	607b      	str	r3, [r7, #4]
 80067c0:	f04f 0200 	mov.w	r2, #0
 80067c4:	f04f 0300 	mov.w	r3, #0
 80067c8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80067cc:	4659      	mov	r1, fp
 80067ce:	00cb      	lsls	r3, r1, #3
 80067d0:	4651      	mov	r1, sl
 80067d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80067d6:	4651      	mov	r1, sl
 80067d8:	00ca      	lsls	r2, r1, #3
 80067da:	4610      	mov	r0, r2
 80067dc:	4619      	mov	r1, r3
 80067de:	4603      	mov	r3, r0
 80067e0:	4642      	mov	r2, r8
 80067e2:	189b      	adds	r3, r3, r2
 80067e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80067e6:	464b      	mov	r3, r9
 80067e8:	460a      	mov	r2, r1
 80067ea:	eb42 0303 	adc.w	r3, r2, r3
 80067ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80067f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	663b      	str	r3, [r7, #96]	@ 0x60
 80067fa:	667a      	str	r2, [r7, #100]	@ 0x64
 80067fc:	f04f 0200 	mov.w	r2, #0
 8006800:	f04f 0300 	mov.w	r3, #0
 8006804:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006808:	4649      	mov	r1, r9
 800680a:	008b      	lsls	r3, r1, #2
 800680c:	4641      	mov	r1, r8
 800680e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006812:	4641      	mov	r1, r8
 8006814:	008a      	lsls	r2, r1, #2
 8006816:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800681a:	f7f9 fd29 	bl	8000270 <__aeabi_uldivmod>
 800681e:	4602      	mov	r2, r0
 8006820:	460b      	mov	r3, r1
 8006822:	4b0d      	ldr	r3, [pc, #52]	@ (8006858 <UART_SetConfig+0x4e4>)
 8006824:	fba3 1302 	umull	r1, r3, r3, r2
 8006828:	095b      	lsrs	r3, r3, #5
 800682a:	2164      	movs	r1, #100	@ 0x64
 800682c:	fb01 f303 	mul.w	r3, r1, r3
 8006830:	1ad3      	subs	r3, r2, r3
 8006832:	011b      	lsls	r3, r3, #4
 8006834:	3332      	adds	r3, #50	@ 0x32
 8006836:	4a08      	ldr	r2, [pc, #32]	@ (8006858 <UART_SetConfig+0x4e4>)
 8006838:	fba2 2303 	umull	r2, r3, r2, r3
 800683c:	095b      	lsrs	r3, r3, #5
 800683e:	f003 020f 	and.w	r2, r3, #15
 8006842:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4422      	add	r2, r4
 800684a:	609a      	str	r2, [r3, #8]
}
 800684c:	bf00      	nop
 800684e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006852:	46bd      	mov	sp, r7
 8006854:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006858:	51eb851f 	.word	0x51eb851f

0800685c <siprintf>:
 800685c:	b40e      	push	{r1, r2, r3}
 800685e:	b500      	push	{lr}
 8006860:	b09c      	sub	sp, #112	@ 0x70
 8006862:	ab1d      	add	r3, sp, #116	@ 0x74
 8006864:	9002      	str	r0, [sp, #8]
 8006866:	9006      	str	r0, [sp, #24]
 8006868:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800686c:	4809      	ldr	r0, [pc, #36]	@ (8006894 <siprintf+0x38>)
 800686e:	9107      	str	r1, [sp, #28]
 8006870:	9104      	str	r1, [sp, #16]
 8006872:	4909      	ldr	r1, [pc, #36]	@ (8006898 <siprintf+0x3c>)
 8006874:	f853 2b04 	ldr.w	r2, [r3], #4
 8006878:	9105      	str	r1, [sp, #20]
 800687a:	6800      	ldr	r0, [r0, #0]
 800687c:	9301      	str	r3, [sp, #4]
 800687e:	a902      	add	r1, sp, #8
 8006880:	f000 f994 	bl	8006bac <_svfiprintf_r>
 8006884:	9b02      	ldr	r3, [sp, #8]
 8006886:	2200      	movs	r2, #0
 8006888:	701a      	strb	r2, [r3, #0]
 800688a:	b01c      	add	sp, #112	@ 0x70
 800688c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006890:	b003      	add	sp, #12
 8006892:	4770      	bx	lr
 8006894:	20000118 	.word	0x20000118
 8006898:	ffff0208 	.word	0xffff0208

0800689c <memset>:
 800689c:	4402      	add	r2, r0
 800689e:	4603      	mov	r3, r0
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d100      	bne.n	80068a6 <memset+0xa>
 80068a4:	4770      	bx	lr
 80068a6:	f803 1b01 	strb.w	r1, [r3], #1
 80068aa:	e7f9      	b.n	80068a0 <memset+0x4>

080068ac <__errno>:
 80068ac:	4b01      	ldr	r3, [pc, #4]	@ (80068b4 <__errno+0x8>)
 80068ae:	6818      	ldr	r0, [r3, #0]
 80068b0:	4770      	bx	lr
 80068b2:	bf00      	nop
 80068b4:	20000118 	.word	0x20000118

080068b8 <__libc_init_array>:
 80068b8:	b570      	push	{r4, r5, r6, lr}
 80068ba:	4d0d      	ldr	r5, [pc, #52]	@ (80068f0 <__libc_init_array+0x38>)
 80068bc:	4c0d      	ldr	r4, [pc, #52]	@ (80068f4 <__libc_init_array+0x3c>)
 80068be:	1b64      	subs	r4, r4, r5
 80068c0:	10a4      	asrs	r4, r4, #2
 80068c2:	2600      	movs	r6, #0
 80068c4:	42a6      	cmp	r6, r4
 80068c6:	d109      	bne.n	80068dc <__libc_init_array+0x24>
 80068c8:	4d0b      	ldr	r5, [pc, #44]	@ (80068f8 <__libc_init_array+0x40>)
 80068ca:	4c0c      	ldr	r4, [pc, #48]	@ (80068fc <__libc_init_array+0x44>)
 80068cc:	f000 fc66 	bl	800719c <_init>
 80068d0:	1b64      	subs	r4, r4, r5
 80068d2:	10a4      	asrs	r4, r4, #2
 80068d4:	2600      	movs	r6, #0
 80068d6:	42a6      	cmp	r6, r4
 80068d8:	d105      	bne.n	80068e6 <__libc_init_array+0x2e>
 80068da:	bd70      	pop	{r4, r5, r6, pc}
 80068dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80068e0:	4798      	blx	r3
 80068e2:	3601      	adds	r6, #1
 80068e4:	e7ee      	b.n	80068c4 <__libc_init_array+0xc>
 80068e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80068ea:	4798      	blx	r3
 80068ec:	3601      	adds	r6, #1
 80068ee:	e7f2      	b.n	80068d6 <__libc_init_array+0x1e>
 80068f0:	08007400 	.word	0x08007400
 80068f4:	08007400 	.word	0x08007400
 80068f8:	08007400 	.word	0x08007400
 80068fc:	08007404 	.word	0x08007404

08006900 <__retarget_lock_acquire_recursive>:
 8006900:	4770      	bx	lr

08006902 <__retarget_lock_release_recursive>:
 8006902:	4770      	bx	lr

08006904 <_free_r>:
 8006904:	b538      	push	{r3, r4, r5, lr}
 8006906:	4605      	mov	r5, r0
 8006908:	2900      	cmp	r1, #0
 800690a:	d041      	beq.n	8006990 <_free_r+0x8c>
 800690c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006910:	1f0c      	subs	r4, r1, #4
 8006912:	2b00      	cmp	r3, #0
 8006914:	bfb8      	it	lt
 8006916:	18e4      	addlt	r4, r4, r3
 8006918:	f000 f8e0 	bl	8006adc <__malloc_lock>
 800691c:	4a1d      	ldr	r2, [pc, #116]	@ (8006994 <_free_r+0x90>)
 800691e:	6813      	ldr	r3, [r2, #0]
 8006920:	b933      	cbnz	r3, 8006930 <_free_r+0x2c>
 8006922:	6063      	str	r3, [r4, #4]
 8006924:	6014      	str	r4, [r2, #0]
 8006926:	4628      	mov	r0, r5
 8006928:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800692c:	f000 b8dc 	b.w	8006ae8 <__malloc_unlock>
 8006930:	42a3      	cmp	r3, r4
 8006932:	d908      	bls.n	8006946 <_free_r+0x42>
 8006934:	6820      	ldr	r0, [r4, #0]
 8006936:	1821      	adds	r1, r4, r0
 8006938:	428b      	cmp	r3, r1
 800693a:	bf01      	itttt	eq
 800693c:	6819      	ldreq	r1, [r3, #0]
 800693e:	685b      	ldreq	r3, [r3, #4]
 8006940:	1809      	addeq	r1, r1, r0
 8006942:	6021      	streq	r1, [r4, #0]
 8006944:	e7ed      	b.n	8006922 <_free_r+0x1e>
 8006946:	461a      	mov	r2, r3
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	b10b      	cbz	r3, 8006950 <_free_r+0x4c>
 800694c:	42a3      	cmp	r3, r4
 800694e:	d9fa      	bls.n	8006946 <_free_r+0x42>
 8006950:	6811      	ldr	r1, [r2, #0]
 8006952:	1850      	adds	r0, r2, r1
 8006954:	42a0      	cmp	r0, r4
 8006956:	d10b      	bne.n	8006970 <_free_r+0x6c>
 8006958:	6820      	ldr	r0, [r4, #0]
 800695a:	4401      	add	r1, r0
 800695c:	1850      	adds	r0, r2, r1
 800695e:	4283      	cmp	r3, r0
 8006960:	6011      	str	r1, [r2, #0]
 8006962:	d1e0      	bne.n	8006926 <_free_r+0x22>
 8006964:	6818      	ldr	r0, [r3, #0]
 8006966:	685b      	ldr	r3, [r3, #4]
 8006968:	6053      	str	r3, [r2, #4]
 800696a:	4408      	add	r0, r1
 800696c:	6010      	str	r0, [r2, #0]
 800696e:	e7da      	b.n	8006926 <_free_r+0x22>
 8006970:	d902      	bls.n	8006978 <_free_r+0x74>
 8006972:	230c      	movs	r3, #12
 8006974:	602b      	str	r3, [r5, #0]
 8006976:	e7d6      	b.n	8006926 <_free_r+0x22>
 8006978:	6820      	ldr	r0, [r4, #0]
 800697a:	1821      	adds	r1, r4, r0
 800697c:	428b      	cmp	r3, r1
 800697e:	bf04      	itt	eq
 8006980:	6819      	ldreq	r1, [r3, #0]
 8006982:	685b      	ldreq	r3, [r3, #4]
 8006984:	6063      	str	r3, [r4, #4]
 8006986:	bf04      	itt	eq
 8006988:	1809      	addeq	r1, r1, r0
 800698a:	6021      	streq	r1, [r4, #0]
 800698c:	6054      	str	r4, [r2, #4]
 800698e:	e7ca      	b.n	8006926 <_free_r+0x22>
 8006990:	bd38      	pop	{r3, r4, r5, pc}
 8006992:	bf00      	nop
 8006994:	20000434 	.word	0x20000434

08006998 <sbrk_aligned>:
 8006998:	b570      	push	{r4, r5, r6, lr}
 800699a:	4e0f      	ldr	r6, [pc, #60]	@ (80069d8 <sbrk_aligned+0x40>)
 800699c:	460c      	mov	r4, r1
 800699e:	6831      	ldr	r1, [r6, #0]
 80069a0:	4605      	mov	r5, r0
 80069a2:	b911      	cbnz	r1, 80069aa <sbrk_aligned+0x12>
 80069a4:	f000 fba6 	bl	80070f4 <_sbrk_r>
 80069a8:	6030      	str	r0, [r6, #0]
 80069aa:	4621      	mov	r1, r4
 80069ac:	4628      	mov	r0, r5
 80069ae:	f000 fba1 	bl	80070f4 <_sbrk_r>
 80069b2:	1c43      	adds	r3, r0, #1
 80069b4:	d103      	bne.n	80069be <sbrk_aligned+0x26>
 80069b6:	f04f 34ff 	mov.w	r4, #4294967295
 80069ba:	4620      	mov	r0, r4
 80069bc:	bd70      	pop	{r4, r5, r6, pc}
 80069be:	1cc4      	adds	r4, r0, #3
 80069c0:	f024 0403 	bic.w	r4, r4, #3
 80069c4:	42a0      	cmp	r0, r4
 80069c6:	d0f8      	beq.n	80069ba <sbrk_aligned+0x22>
 80069c8:	1a21      	subs	r1, r4, r0
 80069ca:	4628      	mov	r0, r5
 80069cc:	f000 fb92 	bl	80070f4 <_sbrk_r>
 80069d0:	3001      	adds	r0, #1
 80069d2:	d1f2      	bne.n	80069ba <sbrk_aligned+0x22>
 80069d4:	e7ef      	b.n	80069b6 <sbrk_aligned+0x1e>
 80069d6:	bf00      	nop
 80069d8:	20000430 	.word	0x20000430

080069dc <_malloc_r>:
 80069dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069e0:	1ccd      	adds	r5, r1, #3
 80069e2:	f025 0503 	bic.w	r5, r5, #3
 80069e6:	3508      	adds	r5, #8
 80069e8:	2d0c      	cmp	r5, #12
 80069ea:	bf38      	it	cc
 80069ec:	250c      	movcc	r5, #12
 80069ee:	2d00      	cmp	r5, #0
 80069f0:	4606      	mov	r6, r0
 80069f2:	db01      	blt.n	80069f8 <_malloc_r+0x1c>
 80069f4:	42a9      	cmp	r1, r5
 80069f6:	d904      	bls.n	8006a02 <_malloc_r+0x26>
 80069f8:	230c      	movs	r3, #12
 80069fa:	6033      	str	r3, [r6, #0]
 80069fc:	2000      	movs	r0, #0
 80069fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a02:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006ad8 <_malloc_r+0xfc>
 8006a06:	f000 f869 	bl	8006adc <__malloc_lock>
 8006a0a:	f8d8 3000 	ldr.w	r3, [r8]
 8006a0e:	461c      	mov	r4, r3
 8006a10:	bb44      	cbnz	r4, 8006a64 <_malloc_r+0x88>
 8006a12:	4629      	mov	r1, r5
 8006a14:	4630      	mov	r0, r6
 8006a16:	f7ff ffbf 	bl	8006998 <sbrk_aligned>
 8006a1a:	1c43      	adds	r3, r0, #1
 8006a1c:	4604      	mov	r4, r0
 8006a1e:	d158      	bne.n	8006ad2 <_malloc_r+0xf6>
 8006a20:	f8d8 4000 	ldr.w	r4, [r8]
 8006a24:	4627      	mov	r7, r4
 8006a26:	2f00      	cmp	r7, #0
 8006a28:	d143      	bne.n	8006ab2 <_malloc_r+0xd6>
 8006a2a:	2c00      	cmp	r4, #0
 8006a2c:	d04b      	beq.n	8006ac6 <_malloc_r+0xea>
 8006a2e:	6823      	ldr	r3, [r4, #0]
 8006a30:	4639      	mov	r1, r7
 8006a32:	4630      	mov	r0, r6
 8006a34:	eb04 0903 	add.w	r9, r4, r3
 8006a38:	f000 fb5c 	bl	80070f4 <_sbrk_r>
 8006a3c:	4581      	cmp	r9, r0
 8006a3e:	d142      	bne.n	8006ac6 <_malloc_r+0xea>
 8006a40:	6821      	ldr	r1, [r4, #0]
 8006a42:	1a6d      	subs	r5, r5, r1
 8006a44:	4629      	mov	r1, r5
 8006a46:	4630      	mov	r0, r6
 8006a48:	f7ff ffa6 	bl	8006998 <sbrk_aligned>
 8006a4c:	3001      	adds	r0, #1
 8006a4e:	d03a      	beq.n	8006ac6 <_malloc_r+0xea>
 8006a50:	6823      	ldr	r3, [r4, #0]
 8006a52:	442b      	add	r3, r5
 8006a54:	6023      	str	r3, [r4, #0]
 8006a56:	f8d8 3000 	ldr.w	r3, [r8]
 8006a5a:	685a      	ldr	r2, [r3, #4]
 8006a5c:	bb62      	cbnz	r2, 8006ab8 <_malloc_r+0xdc>
 8006a5e:	f8c8 7000 	str.w	r7, [r8]
 8006a62:	e00f      	b.n	8006a84 <_malloc_r+0xa8>
 8006a64:	6822      	ldr	r2, [r4, #0]
 8006a66:	1b52      	subs	r2, r2, r5
 8006a68:	d420      	bmi.n	8006aac <_malloc_r+0xd0>
 8006a6a:	2a0b      	cmp	r2, #11
 8006a6c:	d917      	bls.n	8006a9e <_malloc_r+0xc2>
 8006a6e:	1961      	adds	r1, r4, r5
 8006a70:	42a3      	cmp	r3, r4
 8006a72:	6025      	str	r5, [r4, #0]
 8006a74:	bf18      	it	ne
 8006a76:	6059      	strne	r1, [r3, #4]
 8006a78:	6863      	ldr	r3, [r4, #4]
 8006a7a:	bf08      	it	eq
 8006a7c:	f8c8 1000 	streq.w	r1, [r8]
 8006a80:	5162      	str	r2, [r4, r5]
 8006a82:	604b      	str	r3, [r1, #4]
 8006a84:	4630      	mov	r0, r6
 8006a86:	f000 f82f 	bl	8006ae8 <__malloc_unlock>
 8006a8a:	f104 000b 	add.w	r0, r4, #11
 8006a8e:	1d23      	adds	r3, r4, #4
 8006a90:	f020 0007 	bic.w	r0, r0, #7
 8006a94:	1ac2      	subs	r2, r0, r3
 8006a96:	bf1c      	itt	ne
 8006a98:	1a1b      	subne	r3, r3, r0
 8006a9a:	50a3      	strne	r3, [r4, r2]
 8006a9c:	e7af      	b.n	80069fe <_malloc_r+0x22>
 8006a9e:	6862      	ldr	r2, [r4, #4]
 8006aa0:	42a3      	cmp	r3, r4
 8006aa2:	bf0c      	ite	eq
 8006aa4:	f8c8 2000 	streq.w	r2, [r8]
 8006aa8:	605a      	strne	r2, [r3, #4]
 8006aaa:	e7eb      	b.n	8006a84 <_malloc_r+0xa8>
 8006aac:	4623      	mov	r3, r4
 8006aae:	6864      	ldr	r4, [r4, #4]
 8006ab0:	e7ae      	b.n	8006a10 <_malloc_r+0x34>
 8006ab2:	463c      	mov	r4, r7
 8006ab4:	687f      	ldr	r7, [r7, #4]
 8006ab6:	e7b6      	b.n	8006a26 <_malloc_r+0x4a>
 8006ab8:	461a      	mov	r2, r3
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	42a3      	cmp	r3, r4
 8006abe:	d1fb      	bne.n	8006ab8 <_malloc_r+0xdc>
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	6053      	str	r3, [r2, #4]
 8006ac4:	e7de      	b.n	8006a84 <_malloc_r+0xa8>
 8006ac6:	230c      	movs	r3, #12
 8006ac8:	6033      	str	r3, [r6, #0]
 8006aca:	4630      	mov	r0, r6
 8006acc:	f000 f80c 	bl	8006ae8 <__malloc_unlock>
 8006ad0:	e794      	b.n	80069fc <_malloc_r+0x20>
 8006ad2:	6005      	str	r5, [r0, #0]
 8006ad4:	e7d6      	b.n	8006a84 <_malloc_r+0xa8>
 8006ad6:	bf00      	nop
 8006ad8:	20000434 	.word	0x20000434

08006adc <__malloc_lock>:
 8006adc:	4801      	ldr	r0, [pc, #4]	@ (8006ae4 <__malloc_lock+0x8>)
 8006ade:	f7ff bf0f 	b.w	8006900 <__retarget_lock_acquire_recursive>
 8006ae2:	bf00      	nop
 8006ae4:	2000042c 	.word	0x2000042c

08006ae8 <__malloc_unlock>:
 8006ae8:	4801      	ldr	r0, [pc, #4]	@ (8006af0 <__malloc_unlock+0x8>)
 8006aea:	f7ff bf0a 	b.w	8006902 <__retarget_lock_release_recursive>
 8006aee:	bf00      	nop
 8006af0:	2000042c 	.word	0x2000042c

08006af4 <__ssputs_r>:
 8006af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006af8:	688e      	ldr	r6, [r1, #8]
 8006afa:	461f      	mov	r7, r3
 8006afc:	42be      	cmp	r6, r7
 8006afe:	680b      	ldr	r3, [r1, #0]
 8006b00:	4682      	mov	sl, r0
 8006b02:	460c      	mov	r4, r1
 8006b04:	4690      	mov	r8, r2
 8006b06:	d82d      	bhi.n	8006b64 <__ssputs_r+0x70>
 8006b08:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b0c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006b10:	d026      	beq.n	8006b60 <__ssputs_r+0x6c>
 8006b12:	6965      	ldr	r5, [r4, #20]
 8006b14:	6909      	ldr	r1, [r1, #16]
 8006b16:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b1a:	eba3 0901 	sub.w	r9, r3, r1
 8006b1e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b22:	1c7b      	adds	r3, r7, #1
 8006b24:	444b      	add	r3, r9
 8006b26:	106d      	asrs	r5, r5, #1
 8006b28:	429d      	cmp	r5, r3
 8006b2a:	bf38      	it	cc
 8006b2c:	461d      	movcc	r5, r3
 8006b2e:	0553      	lsls	r3, r2, #21
 8006b30:	d527      	bpl.n	8006b82 <__ssputs_r+0x8e>
 8006b32:	4629      	mov	r1, r5
 8006b34:	f7ff ff52 	bl	80069dc <_malloc_r>
 8006b38:	4606      	mov	r6, r0
 8006b3a:	b360      	cbz	r0, 8006b96 <__ssputs_r+0xa2>
 8006b3c:	6921      	ldr	r1, [r4, #16]
 8006b3e:	464a      	mov	r2, r9
 8006b40:	f000 fae8 	bl	8007114 <memcpy>
 8006b44:	89a3      	ldrh	r3, [r4, #12]
 8006b46:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006b4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b4e:	81a3      	strh	r3, [r4, #12]
 8006b50:	6126      	str	r6, [r4, #16]
 8006b52:	6165      	str	r5, [r4, #20]
 8006b54:	444e      	add	r6, r9
 8006b56:	eba5 0509 	sub.w	r5, r5, r9
 8006b5a:	6026      	str	r6, [r4, #0]
 8006b5c:	60a5      	str	r5, [r4, #8]
 8006b5e:	463e      	mov	r6, r7
 8006b60:	42be      	cmp	r6, r7
 8006b62:	d900      	bls.n	8006b66 <__ssputs_r+0x72>
 8006b64:	463e      	mov	r6, r7
 8006b66:	6820      	ldr	r0, [r4, #0]
 8006b68:	4632      	mov	r2, r6
 8006b6a:	4641      	mov	r1, r8
 8006b6c:	f000 faa8 	bl	80070c0 <memmove>
 8006b70:	68a3      	ldr	r3, [r4, #8]
 8006b72:	1b9b      	subs	r3, r3, r6
 8006b74:	60a3      	str	r3, [r4, #8]
 8006b76:	6823      	ldr	r3, [r4, #0]
 8006b78:	4433      	add	r3, r6
 8006b7a:	6023      	str	r3, [r4, #0]
 8006b7c:	2000      	movs	r0, #0
 8006b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b82:	462a      	mov	r2, r5
 8006b84:	f000 fad4 	bl	8007130 <_realloc_r>
 8006b88:	4606      	mov	r6, r0
 8006b8a:	2800      	cmp	r0, #0
 8006b8c:	d1e0      	bne.n	8006b50 <__ssputs_r+0x5c>
 8006b8e:	6921      	ldr	r1, [r4, #16]
 8006b90:	4650      	mov	r0, sl
 8006b92:	f7ff feb7 	bl	8006904 <_free_r>
 8006b96:	230c      	movs	r3, #12
 8006b98:	f8ca 3000 	str.w	r3, [sl]
 8006b9c:	89a3      	ldrh	r3, [r4, #12]
 8006b9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ba2:	81a3      	strh	r3, [r4, #12]
 8006ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ba8:	e7e9      	b.n	8006b7e <__ssputs_r+0x8a>
	...

08006bac <_svfiprintf_r>:
 8006bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006bb0:	4698      	mov	r8, r3
 8006bb2:	898b      	ldrh	r3, [r1, #12]
 8006bb4:	061b      	lsls	r3, r3, #24
 8006bb6:	b09d      	sub	sp, #116	@ 0x74
 8006bb8:	4607      	mov	r7, r0
 8006bba:	460d      	mov	r5, r1
 8006bbc:	4614      	mov	r4, r2
 8006bbe:	d510      	bpl.n	8006be2 <_svfiprintf_r+0x36>
 8006bc0:	690b      	ldr	r3, [r1, #16]
 8006bc2:	b973      	cbnz	r3, 8006be2 <_svfiprintf_r+0x36>
 8006bc4:	2140      	movs	r1, #64	@ 0x40
 8006bc6:	f7ff ff09 	bl	80069dc <_malloc_r>
 8006bca:	6028      	str	r0, [r5, #0]
 8006bcc:	6128      	str	r0, [r5, #16]
 8006bce:	b930      	cbnz	r0, 8006bde <_svfiprintf_r+0x32>
 8006bd0:	230c      	movs	r3, #12
 8006bd2:	603b      	str	r3, [r7, #0]
 8006bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8006bd8:	b01d      	add	sp, #116	@ 0x74
 8006bda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bde:	2340      	movs	r3, #64	@ 0x40
 8006be0:	616b      	str	r3, [r5, #20]
 8006be2:	2300      	movs	r3, #0
 8006be4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006be6:	2320      	movs	r3, #32
 8006be8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006bec:	f8cd 800c 	str.w	r8, [sp, #12]
 8006bf0:	2330      	movs	r3, #48	@ 0x30
 8006bf2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006d90 <_svfiprintf_r+0x1e4>
 8006bf6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006bfa:	f04f 0901 	mov.w	r9, #1
 8006bfe:	4623      	mov	r3, r4
 8006c00:	469a      	mov	sl, r3
 8006c02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c06:	b10a      	cbz	r2, 8006c0c <_svfiprintf_r+0x60>
 8006c08:	2a25      	cmp	r2, #37	@ 0x25
 8006c0a:	d1f9      	bne.n	8006c00 <_svfiprintf_r+0x54>
 8006c0c:	ebba 0b04 	subs.w	fp, sl, r4
 8006c10:	d00b      	beq.n	8006c2a <_svfiprintf_r+0x7e>
 8006c12:	465b      	mov	r3, fp
 8006c14:	4622      	mov	r2, r4
 8006c16:	4629      	mov	r1, r5
 8006c18:	4638      	mov	r0, r7
 8006c1a:	f7ff ff6b 	bl	8006af4 <__ssputs_r>
 8006c1e:	3001      	adds	r0, #1
 8006c20:	f000 80a7 	beq.w	8006d72 <_svfiprintf_r+0x1c6>
 8006c24:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c26:	445a      	add	r2, fp
 8006c28:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c2a:	f89a 3000 	ldrb.w	r3, [sl]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	f000 809f 	beq.w	8006d72 <_svfiprintf_r+0x1c6>
 8006c34:	2300      	movs	r3, #0
 8006c36:	f04f 32ff 	mov.w	r2, #4294967295
 8006c3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c3e:	f10a 0a01 	add.w	sl, sl, #1
 8006c42:	9304      	str	r3, [sp, #16]
 8006c44:	9307      	str	r3, [sp, #28]
 8006c46:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c4a:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c4c:	4654      	mov	r4, sl
 8006c4e:	2205      	movs	r2, #5
 8006c50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c54:	484e      	ldr	r0, [pc, #312]	@ (8006d90 <_svfiprintf_r+0x1e4>)
 8006c56:	f7f9 fabb 	bl	80001d0 <memchr>
 8006c5a:	9a04      	ldr	r2, [sp, #16]
 8006c5c:	b9d8      	cbnz	r0, 8006c96 <_svfiprintf_r+0xea>
 8006c5e:	06d0      	lsls	r0, r2, #27
 8006c60:	bf44      	itt	mi
 8006c62:	2320      	movmi	r3, #32
 8006c64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c68:	0711      	lsls	r1, r2, #28
 8006c6a:	bf44      	itt	mi
 8006c6c:	232b      	movmi	r3, #43	@ 0x2b
 8006c6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c72:	f89a 3000 	ldrb.w	r3, [sl]
 8006c76:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c78:	d015      	beq.n	8006ca6 <_svfiprintf_r+0xfa>
 8006c7a:	9a07      	ldr	r2, [sp, #28]
 8006c7c:	4654      	mov	r4, sl
 8006c7e:	2000      	movs	r0, #0
 8006c80:	f04f 0c0a 	mov.w	ip, #10
 8006c84:	4621      	mov	r1, r4
 8006c86:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c8a:	3b30      	subs	r3, #48	@ 0x30
 8006c8c:	2b09      	cmp	r3, #9
 8006c8e:	d94b      	bls.n	8006d28 <_svfiprintf_r+0x17c>
 8006c90:	b1b0      	cbz	r0, 8006cc0 <_svfiprintf_r+0x114>
 8006c92:	9207      	str	r2, [sp, #28]
 8006c94:	e014      	b.n	8006cc0 <_svfiprintf_r+0x114>
 8006c96:	eba0 0308 	sub.w	r3, r0, r8
 8006c9a:	fa09 f303 	lsl.w	r3, r9, r3
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	9304      	str	r3, [sp, #16]
 8006ca2:	46a2      	mov	sl, r4
 8006ca4:	e7d2      	b.n	8006c4c <_svfiprintf_r+0xa0>
 8006ca6:	9b03      	ldr	r3, [sp, #12]
 8006ca8:	1d19      	adds	r1, r3, #4
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	9103      	str	r1, [sp, #12]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	bfbb      	ittet	lt
 8006cb2:	425b      	neglt	r3, r3
 8006cb4:	f042 0202 	orrlt.w	r2, r2, #2
 8006cb8:	9307      	strge	r3, [sp, #28]
 8006cba:	9307      	strlt	r3, [sp, #28]
 8006cbc:	bfb8      	it	lt
 8006cbe:	9204      	strlt	r2, [sp, #16]
 8006cc0:	7823      	ldrb	r3, [r4, #0]
 8006cc2:	2b2e      	cmp	r3, #46	@ 0x2e
 8006cc4:	d10a      	bne.n	8006cdc <_svfiprintf_r+0x130>
 8006cc6:	7863      	ldrb	r3, [r4, #1]
 8006cc8:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cca:	d132      	bne.n	8006d32 <_svfiprintf_r+0x186>
 8006ccc:	9b03      	ldr	r3, [sp, #12]
 8006cce:	1d1a      	adds	r2, r3, #4
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	9203      	str	r2, [sp, #12]
 8006cd4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006cd8:	3402      	adds	r4, #2
 8006cda:	9305      	str	r3, [sp, #20]
 8006cdc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006da0 <_svfiprintf_r+0x1f4>
 8006ce0:	7821      	ldrb	r1, [r4, #0]
 8006ce2:	2203      	movs	r2, #3
 8006ce4:	4650      	mov	r0, sl
 8006ce6:	f7f9 fa73 	bl	80001d0 <memchr>
 8006cea:	b138      	cbz	r0, 8006cfc <_svfiprintf_r+0x150>
 8006cec:	9b04      	ldr	r3, [sp, #16]
 8006cee:	eba0 000a 	sub.w	r0, r0, sl
 8006cf2:	2240      	movs	r2, #64	@ 0x40
 8006cf4:	4082      	lsls	r2, r0
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	3401      	adds	r4, #1
 8006cfa:	9304      	str	r3, [sp, #16]
 8006cfc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d00:	4824      	ldr	r0, [pc, #144]	@ (8006d94 <_svfiprintf_r+0x1e8>)
 8006d02:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d06:	2206      	movs	r2, #6
 8006d08:	f7f9 fa62 	bl	80001d0 <memchr>
 8006d0c:	2800      	cmp	r0, #0
 8006d0e:	d036      	beq.n	8006d7e <_svfiprintf_r+0x1d2>
 8006d10:	4b21      	ldr	r3, [pc, #132]	@ (8006d98 <_svfiprintf_r+0x1ec>)
 8006d12:	bb1b      	cbnz	r3, 8006d5c <_svfiprintf_r+0x1b0>
 8006d14:	9b03      	ldr	r3, [sp, #12]
 8006d16:	3307      	adds	r3, #7
 8006d18:	f023 0307 	bic.w	r3, r3, #7
 8006d1c:	3308      	adds	r3, #8
 8006d1e:	9303      	str	r3, [sp, #12]
 8006d20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d22:	4433      	add	r3, r6
 8006d24:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d26:	e76a      	b.n	8006bfe <_svfiprintf_r+0x52>
 8006d28:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d2c:	460c      	mov	r4, r1
 8006d2e:	2001      	movs	r0, #1
 8006d30:	e7a8      	b.n	8006c84 <_svfiprintf_r+0xd8>
 8006d32:	2300      	movs	r3, #0
 8006d34:	3401      	adds	r4, #1
 8006d36:	9305      	str	r3, [sp, #20]
 8006d38:	4619      	mov	r1, r3
 8006d3a:	f04f 0c0a 	mov.w	ip, #10
 8006d3e:	4620      	mov	r0, r4
 8006d40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d44:	3a30      	subs	r2, #48	@ 0x30
 8006d46:	2a09      	cmp	r2, #9
 8006d48:	d903      	bls.n	8006d52 <_svfiprintf_r+0x1a6>
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d0c6      	beq.n	8006cdc <_svfiprintf_r+0x130>
 8006d4e:	9105      	str	r1, [sp, #20]
 8006d50:	e7c4      	b.n	8006cdc <_svfiprintf_r+0x130>
 8006d52:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d56:	4604      	mov	r4, r0
 8006d58:	2301      	movs	r3, #1
 8006d5a:	e7f0      	b.n	8006d3e <_svfiprintf_r+0x192>
 8006d5c:	ab03      	add	r3, sp, #12
 8006d5e:	9300      	str	r3, [sp, #0]
 8006d60:	462a      	mov	r2, r5
 8006d62:	4b0e      	ldr	r3, [pc, #56]	@ (8006d9c <_svfiprintf_r+0x1f0>)
 8006d64:	a904      	add	r1, sp, #16
 8006d66:	4638      	mov	r0, r7
 8006d68:	f3af 8000 	nop.w
 8006d6c:	1c42      	adds	r2, r0, #1
 8006d6e:	4606      	mov	r6, r0
 8006d70:	d1d6      	bne.n	8006d20 <_svfiprintf_r+0x174>
 8006d72:	89ab      	ldrh	r3, [r5, #12]
 8006d74:	065b      	lsls	r3, r3, #25
 8006d76:	f53f af2d 	bmi.w	8006bd4 <_svfiprintf_r+0x28>
 8006d7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d7c:	e72c      	b.n	8006bd8 <_svfiprintf_r+0x2c>
 8006d7e:	ab03      	add	r3, sp, #12
 8006d80:	9300      	str	r3, [sp, #0]
 8006d82:	462a      	mov	r2, r5
 8006d84:	4b05      	ldr	r3, [pc, #20]	@ (8006d9c <_svfiprintf_r+0x1f0>)
 8006d86:	a904      	add	r1, sp, #16
 8006d88:	4638      	mov	r0, r7
 8006d8a:	f000 f879 	bl	8006e80 <_printf_i>
 8006d8e:	e7ed      	b.n	8006d6c <_svfiprintf_r+0x1c0>
 8006d90:	080073c4 	.word	0x080073c4
 8006d94:	080073ce 	.word	0x080073ce
 8006d98:	00000000 	.word	0x00000000
 8006d9c:	08006af5 	.word	0x08006af5
 8006da0:	080073ca 	.word	0x080073ca

08006da4 <_printf_common>:
 8006da4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006da8:	4616      	mov	r6, r2
 8006daa:	4698      	mov	r8, r3
 8006dac:	688a      	ldr	r2, [r1, #8]
 8006dae:	690b      	ldr	r3, [r1, #16]
 8006db0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006db4:	4293      	cmp	r3, r2
 8006db6:	bfb8      	it	lt
 8006db8:	4613      	movlt	r3, r2
 8006dba:	6033      	str	r3, [r6, #0]
 8006dbc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006dc0:	4607      	mov	r7, r0
 8006dc2:	460c      	mov	r4, r1
 8006dc4:	b10a      	cbz	r2, 8006dca <_printf_common+0x26>
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	6033      	str	r3, [r6, #0]
 8006dca:	6823      	ldr	r3, [r4, #0]
 8006dcc:	0699      	lsls	r1, r3, #26
 8006dce:	bf42      	ittt	mi
 8006dd0:	6833      	ldrmi	r3, [r6, #0]
 8006dd2:	3302      	addmi	r3, #2
 8006dd4:	6033      	strmi	r3, [r6, #0]
 8006dd6:	6825      	ldr	r5, [r4, #0]
 8006dd8:	f015 0506 	ands.w	r5, r5, #6
 8006ddc:	d106      	bne.n	8006dec <_printf_common+0x48>
 8006dde:	f104 0a19 	add.w	sl, r4, #25
 8006de2:	68e3      	ldr	r3, [r4, #12]
 8006de4:	6832      	ldr	r2, [r6, #0]
 8006de6:	1a9b      	subs	r3, r3, r2
 8006de8:	42ab      	cmp	r3, r5
 8006dea:	dc26      	bgt.n	8006e3a <_printf_common+0x96>
 8006dec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006df0:	6822      	ldr	r2, [r4, #0]
 8006df2:	3b00      	subs	r3, #0
 8006df4:	bf18      	it	ne
 8006df6:	2301      	movne	r3, #1
 8006df8:	0692      	lsls	r2, r2, #26
 8006dfa:	d42b      	bmi.n	8006e54 <_printf_common+0xb0>
 8006dfc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006e00:	4641      	mov	r1, r8
 8006e02:	4638      	mov	r0, r7
 8006e04:	47c8      	blx	r9
 8006e06:	3001      	adds	r0, #1
 8006e08:	d01e      	beq.n	8006e48 <_printf_common+0xa4>
 8006e0a:	6823      	ldr	r3, [r4, #0]
 8006e0c:	6922      	ldr	r2, [r4, #16]
 8006e0e:	f003 0306 	and.w	r3, r3, #6
 8006e12:	2b04      	cmp	r3, #4
 8006e14:	bf02      	ittt	eq
 8006e16:	68e5      	ldreq	r5, [r4, #12]
 8006e18:	6833      	ldreq	r3, [r6, #0]
 8006e1a:	1aed      	subeq	r5, r5, r3
 8006e1c:	68a3      	ldr	r3, [r4, #8]
 8006e1e:	bf0c      	ite	eq
 8006e20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006e24:	2500      	movne	r5, #0
 8006e26:	4293      	cmp	r3, r2
 8006e28:	bfc4      	itt	gt
 8006e2a:	1a9b      	subgt	r3, r3, r2
 8006e2c:	18ed      	addgt	r5, r5, r3
 8006e2e:	2600      	movs	r6, #0
 8006e30:	341a      	adds	r4, #26
 8006e32:	42b5      	cmp	r5, r6
 8006e34:	d11a      	bne.n	8006e6c <_printf_common+0xc8>
 8006e36:	2000      	movs	r0, #0
 8006e38:	e008      	b.n	8006e4c <_printf_common+0xa8>
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	4652      	mov	r2, sl
 8006e3e:	4641      	mov	r1, r8
 8006e40:	4638      	mov	r0, r7
 8006e42:	47c8      	blx	r9
 8006e44:	3001      	adds	r0, #1
 8006e46:	d103      	bne.n	8006e50 <_printf_common+0xac>
 8006e48:	f04f 30ff 	mov.w	r0, #4294967295
 8006e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e50:	3501      	adds	r5, #1
 8006e52:	e7c6      	b.n	8006de2 <_printf_common+0x3e>
 8006e54:	18e1      	adds	r1, r4, r3
 8006e56:	1c5a      	adds	r2, r3, #1
 8006e58:	2030      	movs	r0, #48	@ 0x30
 8006e5a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006e5e:	4422      	add	r2, r4
 8006e60:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006e64:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006e68:	3302      	adds	r3, #2
 8006e6a:	e7c7      	b.n	8006dfc <_printf_common+0x58>
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	4622      	mov	r2, r4
 8006e70:	4641      	mov	r1, r8
 8006e72:	4638      	mov	r0, r7
 8006e74:	47c8      	blx	r9
 8006e76:	3001      	adds	r0, #1
 8006e78:	d0e6      	beq.n	8006e48 <_printf_common+0xa4>
 8006e7a:	3601      	adds	r6, #1
 8006e7c:	e7d9      	b.n	8006e32 <_printf_common+0x8e>
	...

08006e80 <_printf_i>:
 8006e80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e84:	7e0f      	ldrb	r7, [r1, #24]
 8006e86:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006e88:	2f78      	cmp	r7, #120	@ 0x78
 8006e8a:	4691      	mov	r9, r2
 8006e8c:	4680      	mov	r8, r0
 8006e8e:	460c      	mov	r4, r1
 8006e90:	469a      	mov	sl, r3
 8006e92:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006e96:	d807      	bhi.n	8006ea8 <_printf_i+0x28>
 8006e98:	2f62      	cmp	r7, #98	@ 0x62
 8006e9a:	d80a      	bhi.n	8006eb2 <_printf_i+0x32>
 8006e9c:	2f00      	cmp	r7, #0
 8006e9e:	f000 80d2 	beq.w	8007046 <_printf_i+0x1c6>
 8006ea2:	2f58      	cmp	r7, #88	@ 0x58
 8006ea4:	f000 80b9 	beq.w	800701a <_printf_i+0x19a>
 8006ea8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006eac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006eb0:	e03a      	b.n	8006f28 <_printf_i+0xa8>
 8006eb2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006eb6:	2b15      	cmp	r3, #21
 8006eb8:	d8f6      	bhi.n	8006ea8 <_printf_i+0x28>
 8006eba:	a101      	add	r1, pc, #4	@ (adr r1, 8006ec0 <_printf_i+0x40>)
 8006ebc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006ec0:	08006f19 	.word	0x08006f19
 8006ec4:	08006f2d 	.word	0x08006f2d
 8006ec8:	08006ea9 	.word	0x08006ea9
 8006ecc:	08006ea9 	.word	0x08006ea9
 8006ed0:	08006ea9 	.word	0x08006ea9
 8006ed4:	08006ea9 	.word	0x08006ea9
 8006ed8:	08006f2d 	.word	0x08006f2d
 8006edc:	08006ea9 	.word	0x08006ea9
 8006ee0:	08006ea9 	.word	0x08006ea9
 8006ee4:	08006ea9 	.word	0x08006ea9
 8006ee8:	08006ea9 	.word	0x08006ea9
 8006eec:	0800702d 	.word	0x0800702d
 8006ef0:	08006f57 	.word	0x08006f57
 8006ef4:	08006fe7 	.word	0x08006fe7
 8006ef8:	08006ea9 	.word	0x08006ea9
 8006efc:	08006ea9 	.word	0x08006ea9
 8006f00:	0800704f 	.word	0x0800704f
 8006f04:	08006ea9 	.word	0x08006ea9
 8006f08:	08006f57 	.word	0x08006f57
 8006f0c:	08006ea9 	.word	0x08006ea9
 8006f10:	08006ea9 	.word	0x08006ea9
 8006f14:	08006fef 	.word	0x08006fef
 8006f18:	6833      	ldr	r3, [r6, #0]
 8006f1a:	1d1a      	adds	r2, r3, #4
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	6032      	str	r2, [r6, #0]
 8006f20:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006f24:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006f28:	2301      	movs	r3, #1
 8006f2a:	e09d      	b.n	8007068 <_printf_i+0x1e8>
 8006f2c:	6833      	ldr	r3, [r6, #0]
 8006f2e:	6820      	ldr	r0, [r4, #0]
 8006f30:	1d19      	adds	r1, r3, #4
 8006f32:	6031      	str	r1, [r6, #0]
 8006f34:	0606      	lsls	r6, r0, #24
 8006f36:	d501      	bpl.n	8006f3c <_printf_i+0xbc>
 8006f38:	681d      	ldr	r5, [r3, #0]
 8006f3a:	e003      	b.n	8006f44 <_printf_i+0xc4>
 8006f3c:	0645      	lsls	r5, r0, #25
 8006f3e:	d5fb      	bpl.n	8006f38 <_printf_i+0xb8>
 8006f40:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006f44:	2d00      	cmp	r5, #0
 8006f46:	da03      	bge.n	8006f50 <_printf_i+0xd0>
 8006f48:	232d      	movs	r3, #45	@ 0x2d
 8006f4a:	426d      	negs	r5, r5
 8006f4c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f50:	4859      	ldr	r0, [pc, #356]	@ (80070b8 <_printf_i+0x238>)
 8006f52:	230a      	movs	r3, #10
 8006f54:	e011      	b.n	8006f7a <_printf_i+0xfa>
 8006f56:	6821      	ldr	r1, [r4, #0]
 8006f58:	6833      	ldr	r3, [r6, #0]
 8006f5a:	0608      	lsls	r0, r1, #24
 8006f5c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006f60:	d402      	bmi.n	8006f68 <_printf_i+0xe8>
 8006f62:	0649      	lsls	r1, r1, #25
 8006f64:	bf48      	it	mi
 8006f66:	b2ad      	uxthmi	r5, r5
 8006f68:	2f6f      	cmp	r7, #111	@ 0x6f
 8006f6a:	4853      	ldr	r0, [pc, #332]	@ (80070b8 <_printf_i+0x238>)
 8006f6c:	6033      	str	r3, [r6, #0]
 8006f6e:	bf14      	ite	ne
 8006f70:	230a      	movne	r3, #10
 8006f72:	2308      	moveq	r3, #8
 8006f74:	2100      	movs	r1, #0
 8006f76:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006f7a:	6866      	ldr	r6, [r4, #4]
 8006f7c:	60a6      	str	r6, [r4, #8]
 8006f7e:	2e00      	cmp	r6, #0
 8006f80:	bfa2      	ittt	ge
 8006f82:	6821      	ldrge	r1, [r4, #0]
 8006f84:	f021 0104 	bicge.w	r1, r1, #4
 8006f88:	6021      	strge	r1, [r4, #0]
 8006f8a:	b90d      	cbnz	r5, 8006f90 <_printf_i+0x110>
 8006f8c:	2e00      	cmp	r6, #0
 8006f8e:	d04b      	beq.n	8007028 <_printf_i+0x1a8>
 8006f90:	4616      	mov	r6, r2
 8006f92:	fbb5 f1f3 	udiv	r1, r5, r3
 8006f96:	fb03 5711 	mls	r7, r3, r1, r5
 8006f9a:	5dc7      	ldrb	r7, [r0, r7]
 8006f9c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006fa0:	462f      	mov	r7, r5
 8006fa2:	42bb      	cmp	r3, r7
 8006fa4:	460d      	mov	r5, r1
 8006fa6:	d9f4      	bls.n	8006f92 <_printf_i+0x112>
 8006fa8:	2b08      	cmp	r3, #8
 8006faa:	d10b      	bne.n	8006fc4 <_printf_i+0x144>
 8006fac:	6823      	ldr	r3, [r4, #0]
 8006fae:	07df      	lsls	r7, r3, #31
 8006fb0:	d508      	bpl.n	8006fc4 <_printf_i+0x144>
 8006fb2:	6923      	ldr	r3, [r4, #16]
 8006fb4:	6861      	ldr	r1, [r4, #4]
 8006fb6:	4299      	cmp	r1, r3
 8006fb8:	bfde      	ittt	le
 8006fba:	2330      	movle	r3, #48	@ 0x30
 8006fbc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006fc0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006fc4:	1b92      	subs	r2, r2, r6
 8006fc6:	6122      	str	r2, [r4, #16]
 8006fc8:	f8cd a000 	str.w	sl, [sp]
 8006fcc:	464b      	mov	r3, r9
 8006fce:	aa03      	add	r2, sp, #12
 8006fd0:	4621      	mov	r1, r4
 8006fd2:	4640      	mov	r0, r8
 8006fd4:	f7ff fee6 	bl	8006da4 <_printf_common>
 8006fd8:	3001      	adds	r0, #1
 8006fda:	d14a      	bne.n	8007072 <_printf_i+0x1f2>
 8006fdc:	f04f 30ff 	mov.w	r0, #4294967295
 8006fe0:	b004      	add	sp, #16
 8006fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fe6:	6823      	ldr	r3, [r4, #0]
 8006fe8:	f043 0320 	orr.w	r3, r3, #32
 8006fec:	6023      	str	r3, [r4, #0]
 8006fee:	4833      	ldr	r0, [pc, #204]	@ (80070bc <_printf_i+0x23c>)
 8006ff0:	2778      	movs	r7, #120	@ 0x78
 8006ff2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006ff6:	6823      	ldr	r3, [r4, #0]
 8006ff8:	6831      	ldr	r1, [r6, #0]
 8006ffa:	061f      	lsls	r7, r3, #24
 8006ffc:	f851 5b04 	ldr.w	r5, [r1], #4
 8007000:	d402      	bmi.n	8007008 <_printf_i+0x188>
 8007002:	065f      	lsls	r7, r3, #25
 8007004:	bf48      	it	mi
 8007006:	b2ad      	uxthmi	r5, r5
 8007008:	6031      	str	r1, [r6, #0]
 800700a:	07d9      	lsls	r1, r3, #31
 800700c:	bf44      	itt	mi
 800700e:	f043 0320 	orrmi.w	r3, r3, #32
 8007012:	6023      	strmi	r3, [r4, #0]
 8007014:	b11d      	cbz	r5, 800701e <_printf_i+0x19e>
 8007016:	2310      	movs	r3, #16
 8007018:	e7ac      	b.n	8006f74 <_printf_i+0xf4>
 800701a:	4827      	ldr	r0, [pc, #156]	@ (80070b8 <_printf_i+0x238>)
 800701c:	e7e9      	b.n	8006ff2 <_printf_i+0x172>
 800701e:	6823      	ldr	r3, [r4, #0]
 8007020:	f023 0320 	bic.w	r3, r3, #32
 8007024:	6023      	str	r3, [r4, #0]
 8007026:	e7f6      	b.n	8007016 <_printf_i+0x196>
 8007028:	4616      	mov	r6, r2
 800702a:	e7bd      	b.n	8006fa8 <_printf_i+0x128>
 800702c:	6833      	ldr	r3, [r6, #0]
 800702e:	6825      	ldr	r5, [r4, #0]
 8007030:	6961      	ldr	r1, [r4, #20]
 8007032:	1d18      	adds	r0, r3, #4
 8007034:	6030      	str	r0, [r6, #0]
 8007036:	062e      	lsls	r6, r5, #24
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	d501      	bpl.n	8007040 <_printf_i+0x1c0>
 800703c:	6019      	str	r1, [r3, #0]
 800703e:	e002      	b.n	8007046 <_printf_i+0x1c6>
 8007040:	0668      	lsls	r0, r5, #25
 8007042:	d5fb      	bpl.n	800703c <_printf_i+0x1bc>
 8007044:	8019      	strh	r1, [r3, #0]
 8007046:	2300      	movs	r3, #0
 8007048:	6123      	str	r3, [r4, #16]
 800704a:	4616      	mov	r6, r2
 800704c:	e7bc      	b.n	8006fc8 <_printf_i+0x148>
 800704e:	6833      	ldr	r3, [r6, #0]
 8007050:	1d1a      	adds	r2, r3, #4
 8007052:	6032      	str	r2, [r6, #0]
 8007054:	681e      	ldr	r6, [r3, #0]
 8007056:	6862      	ldr	r2, [r4, #4]
 8007058:	2100      	movs	r1, #0
 800705a:	4630      	mov	r0, r6
 800705c:	f7f9 f8b8 	bl	80001d0 <memchr>
 8007060:	b108      	cbz	r0, 8007066 <_printf_i+0x1e6>
 8007062:	1b80      	subs	r0, r0, r6
 8007064:	6060      	str	r0, [r4, #4]
 8007066:	6863      	ldr	r3, [r4, #4]
 8007068:	6123      	str	r3, [r4, #16]
 800706a:	2300      	movs	r3, #0
 800706c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007070:	e7aa      	b.n	8006fc8 <_printf_i+0x148>
 8007072:	6923      	ldr	r3, [r4, #16]
 8007074:	4632      	mov	r2, r6
 8007076:	4649      	mov	r1, r9
 8007078:	4640      	mov	r0, r8
 800707a:	47d0      	blx	sl
 800707c:	3001      	adds	r0, #1
 800707e:	d0ad      	beq.n	8006fdc <_printf_i+0x15c>
 8007080:	6823      	ldr	r3, [r4, #0]
 8007082:	079b      	lsls	r3, r3, #30
 8007084:	d413      	bmi.n	80070ae <_printf_i+0x22e>
 8007086:	68e0      	ldr	r0, [r4, #12]
 8007088:	9b03      	ldr	r3, [sp, #12]
 800708a:	4298      	cmp	r0, r3
 800708c:	bfb8      	it	lt
 800708e:	4618      	movlt	r0, r3
 8007090:	e7a6      	b.n	8006fe0 <_printf_i+0x160>
 8007092:	2301      	movs	r3, #1
 8007094:	4632      	mov	r2, r6
 8007096:	4649      	mov	r1, r9
 8007098:	4640      	mov	r0, r8
 800709a:	47d0      	blx	sl
 800709c:	3001      	adds	r0, #1
 800709e:	d09d      	beq.n	8006fdc <_printf_i+0x15c>
 80070a0:	3501      	adds	r5, #1
 80070a2:	68e3      	ldr	r3, [r4, #12]
 80070a4:	9903      	ldr	r1, [sp, #12]
 80070a6:	1a5b      	subs	r3, r3, r1
 80070a8:	42ab      	cmp	r3, r5
 80070aa:	dcf2      	bgt.n	8007092 <_printf_i+0x212>
 80070ac:	e7eb      	b.n	8007086 <_printf_i+0x206>
 80070ae:	2500      	movs	r5, #0
 80070b0:	f104 0619 	add.w	r6, r4, #25
 80070b4:	e7f5      	b.n	80070a2 <_printf_i+0x222>
 80070b6:	bf00      	nop
 80070b8:	080073d5 	.word	0x080073d5
 80070bc:	080073e6 	.word	0x080073e6

080070c0 <memmove>:
 80070c0:	4288      	cmp	r0, r1
 80070c2:	b510      	push	{r4, lr}
 80070c4:	eb01 0402 	add.w	r4, r1, r2
 80070c8:	d902      	bls.n	80070d0 <memmove+0x10>
 80070ca:	4284      	cmp	r4, r0
 80070cc:	4623      	mov	r3, r4
 80070ce:	d807      	bhi.n	80070e0 <memmove+0x20>
 80070d0:	1e43      	subs	r3, r0, #1
 80070d2:	42a1      	cmp	r1, r4
 80070d4:	d008      	beq.n	80070e8 <memmove+0x28>
 80070d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80070da:	f803 2f01 	strb.w	r2, [r3, #1]!
 80070de:	e7f8      	b.n	80070d2 <memmove+0x12>
 80070e0:	4402      	add	r2, r0
 80070e2:	4601      	mov	r1, r0
 80070e4:	428a      	cmp	r2, r1
 80070e6:	d100      	bne.n	80070ea <memmove+0x2a>
 80070e8:	bd10      	pop	{r4, pc}
 80070ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80070ee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80070f2:	e7f7      	b.n	80070e4 <memmove+0x24>

080070f4 <_sbrk_r>:
 80070f4:	b538      	push	{r3, r4, r5, lr}
 80070f6:	4d06      	ldr	r5, [pc, #24]	@ (8007110 <_sbrk_r+0x1c>)
 80070f8:	2300      	movs	r3, #0
 80070fa:	4604      	mov	r4, r0
 80070fc:	4608      	mov	r0, r1
 80070fe:	602b      	str	r3, [r5, #0]
 8007100:	f7fc fa54 	bl	80035ac <_sbrk>
 8007104:	1c43      	adds	r3, r0, #1
 8007106:	d102      	bne.n	800710e <_sbrk_r+0x1a>
 8007108:	682b      	ldr	r3, [r5, #0]
 800710a:	b103      	cbz	r3, 800710e <_sbrk_r+0x1a>
 800710c:	6023      	str	r3, [r4, #0]
 800710e:	bd38      	pop	{r3, r4, r5, pc}
 8007110:	20000428 	.word	0x20000428

08007114 <memcpy>:
 8007114:	440a      	add	r2, r1
 8007116:	4291      	cmp	r1, r2
 8007118:	f100 33ff 	add.w	r3, r0, #4294967295
 800711c:	d100      	bne.n	8007120 <memcpy+0xc>
 800711e:	4770      	bx	lr
 8007120:	b510      	push	{r4, lr}
 8007122:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007126:	f803 4f01 	strb.w	r4, [r3, #1]!
 800712a:	4291      	cmp	r1, r2
 800712c:	d1f9      	bne.n	8007122 <memcpy+0xe>
 800712e:	bd10      	pop	{r4, pc}

08007130 <_realloc_r>:
 8007130:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007134:	4680      	mov	r8, r0
 8007136:	4615      	mov	r5, r2
 8007138:	460c      	mov	r4, r1
 800713a:	b921      	cbnz	r1, 8007146 <_realloc_r+0x16>
 800713c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007140:	4611      	mov	r1, r2
 8007142:	f7ff bc4b 	b.w	80069dc <_malloc_r>
 8007146:	b92a      	cbnz	r2, 8007154 <_realloc_r+0x24>
 8007148:	f7ff fbdc 	bl	8006904 <_free_r>
 800714c:	2400      	movs	r4, #0
 800714e:	4620      	mov	r0, r4
 8007150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007154:	f000 f81a 	bl	800718c <_malloc_usable_size_r>
 8007158:	4285      	cmp	r5, r0
 800715a:	4606      	mov	r6, r0
 800715c:	d802      	bhi.n	8007164 <_realloc_r+0x34>
 800715e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007162:	d8f4      	bhi.n	800714e <_realloc_r+0x1e>
 8007164:	4629      	mov	r1, r5
 8007166:	4640      	mov	r0, r8
 8007168:	f7ff fc38 	bl	80069dc <_malloc_r>
 800716c:	4607      	mov	r7, r0
 800716e:	2800      	cmp	r0, #0
 8007170:	d0ec      	beq.n	800714c <_realloc_r+0x1c>
 8007172:	42b5      	cmp	r5, r6
 8007174:	462a      	mov	r2, r5
 8007176:	4621      	mov	r1, r4
 8007178:	bf28      	it	cs
 800717a:	4632      	movcs	r2, r6
 800717c:	f7ff ffca 	bl	8007114 <memcpy>
 8007180:	4621      	mov	r1, r4
 8007182:	4640      	mov	r0, r8
 8007184:	f7ff fbbe 	bl	8006904 <_free_r>
 8007188:	463c      	mov	r4, r7
 800718a:	e7e0      	b.n	800714e <_realloc_r+0x1e>

0800718c <_malloc_usable_size_r>:
 800718c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007190:	1f18      	subs	r0, r3, #4
 8007192:	2b00      	cmp	r3, #0
 8007194:	bfbc      	itt	lt
 8007196:	580b      	ldrlt	r3, [r1, r0]
 8007198:	18c0      	addlt	r0, r0, r3
 800719a:	4770      	bx	lr

0800719c <_init>:
 800719c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800719e:	bf00      	nop
 80071a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071a2:	bc08      	pop	{r3}
 80071a4:	469e      	mov	lr, r3
 80071a6:	4770      	bx	lr

080071a8 <_fini>:
 80071a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071aa:	bf00      	nop
 80071ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071ae:	bc08      	pop	{r3}
 80071b0:	469e      	mov	lr, r3
 80071b2:	4770      	bx	lr
