
---------- Begin Simulation Statistics ----------
final_tick                               229867527659                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 153593                       # Simulator instruction rate (inst/s)
host_mem_usage                                 673752                       # Number of bytes of host memory used
host_op_rate                                   282947                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   651.07                       # Real time elapsed on the host
host_tick_rate                              353060495                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218801                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.229868                       # Number of seconds simulated
sim_ticks                                229867527659                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218801                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.446290                       # CPI: cycles per instruction
system.cpu.discardedOps                          4464                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       127513585                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.290167                       # IPC: instructions per cycle
system.cpu.numCycles                        344628977                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380904     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218801                       # Class of committed instruction
system.cpu.tickCycles                       217115392                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       657143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1315409                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1871                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       683626                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          166                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1367426                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            166                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658384                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650079                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1468                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650241                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648807                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.986536                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2724                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             201                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 20                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              181                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          103                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     85038086                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         85038086                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     85038150                       # number of overall hits
system.cpu.dcache.overall_hits::total        85038150                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1341639                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1341639                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1341646                       # number of overall misses
system.cpu.dcache.overall_misses::total       1341646                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 187713284404                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 187713284404                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 187713284404                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 187713284404                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86379725                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86379725                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86379796                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86379796                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015532                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015532                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015532                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015532                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 139913.407708                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 139913.407708                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 139912.677714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 139912.677714                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       674331                       # number of writebacks
system.cpu.dcache.writebacks::total            674331                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       658115                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       658115                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       658115                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       658115                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       683524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       683524                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       683528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       683528                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  89937584986                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  89937584986                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  89938147267                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  89938147267                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007913                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007913                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007913                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007913                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 131579.264204                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 131579.264204                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 131579.316820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 131579.316820                       # average overall mshr miss latency
system.cpu.dcache.replacements                 683464                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2030141                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2030141                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13002                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13002                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    298302410                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    298302410                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043143                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043143                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006364                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006364                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22942.809568                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22942.809568                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           86                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12916                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12916                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    275830513                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    275830513                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006322                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006322                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21355.722592                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21355.722592                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     83007945                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       83007945                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1328637                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1328637                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 187414981994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 187414981994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.015754                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015754                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 141058.078312                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 141058.078312                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       658029                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       658029                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       670608                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       670608                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  89661754473                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  89661754473                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007952                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007952                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 133702.184395                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 133702.184395                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            64                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.098592                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.098592                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       562281                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       562281                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.056338                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.056338                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 140570.250000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 140570.250000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 229867527659                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.989916                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85721746                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            683528                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            125.410731                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            289478                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.989916                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999842                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87063392                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87063392                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 229867527659                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 229867527659                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 229867527659                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071478                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086658                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169245                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     31973030                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31973030                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31973030                       # number of overall hits
system.cpu.icache.overall_hits::total        31973030                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          272                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            272                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          272                       # number of overall misses
system.cpu.icache.overall_misses::total           272                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     29401360                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29401360                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     29401360                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29401360                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31973302                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31973302                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31973302                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31973302                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000009                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000009                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 108093.235294                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 108093.235294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 108093.235294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 108093.235294                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          162                       # number of writebacks
system.cpu.icache.writebacks::total               162                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          272                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          272                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          272                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          272                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29038512                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29038512                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29038512                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29038512                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 106759.235294                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106759.235294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 106759.235294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106759.235294                       # average overall mshr miss latency
system.cpu.icache.replacements                    162                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31973030                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31973030                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          272                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           272                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     29401360                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29401360                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31973302                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31973302                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 108093.235294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 108093.235294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          272                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          272                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29038512                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29038512                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 106759.235294                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106759.235294                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 229867527659                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           103.359607                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31973302                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               272                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          117548.904412                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            129398                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   103.359607                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.807497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.807497                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          110                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31973574                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31973574                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 229867527659                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 229867527659                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 229867527659                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 229867527659                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  184218801                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   74                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                25445                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25519                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  74                       # number of overall hits
system.l2.overall_hits::.cpu.data               25445                       # number of overall hits
system.l2.overall_hits::total                   25519                       # number of overall hits
system.l2.demand_misses::.cpu.inst                198                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             658083                       # number of demand (read+write) misses
system.l2.demand_misses::total                 658281                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               198                       # number of overall misses
system.l2.overall_misses::.cpu.data            658083                       # number of overall misses
system.l2.overall_misses::total                658281                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26829408                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  88142738011                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      88169567419                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26829408                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  88142738011                       # number of overall miss cycles
system.l2.overall_miss_latency::total     88169567419                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              272                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           683528                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683800                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             272                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          683528                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683800                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.727941                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.962774                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.962681                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.727941                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.962774                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.962681                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 135502.060606                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 133938.633897                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 133939.104150                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 135502.060606                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 133938.633897                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 133939.104150                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              656956                       # number of writebacks
system.l2.writebacks::total                    656956                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        658079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            658277                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       658079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           658277                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24116742                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  79144735214                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  79168851956                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24116742                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  79144735214                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  79168851956                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.727941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.962768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.962675                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.727941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.962768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.962675                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 121801.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 120266.313336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 120266.775166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 121801.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 120266.313336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 120266.775166                       # average overall mshr miss latency
system.l2.replacements                         657296                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       674331                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           674331                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       674331                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       674331                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          156                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              156                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          156                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          156                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             12644                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12644                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          657964                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              657964                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  88124781037                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   88124781037                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        670608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            670608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.981145                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.981145                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 133935.566440                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 133935.566440                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       657964                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         657964                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  79128812165                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  79128812165                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.981145                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.981145                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 120263.133188                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 120263.133188                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 74                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          198                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              198                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26829408                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26829408                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          272                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            272                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.727941                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.727941                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 135502.060606                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 135502.060606                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          198                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          198                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24116742                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24116742                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.727941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.727941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 121801.727273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 121801.727273                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12801                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12801                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     17956974                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     17956974                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12920                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12920                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.009211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.009211                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 150898.941176                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 150898.941176                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15923049                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15923049                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.008901                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.008901                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 138461.295652                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 138461.295652                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 229867527659                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1013.054180                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365549                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    658320                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.074294                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    115000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.052445                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.466866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1010.534870                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.986850                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989311                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          263                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          732                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3389430                       # Number of tag accesses
system.l2.tags.data_accesses                  3389430                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 229867527659                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5255648.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000393797506                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       222592                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       222593                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6607817                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5061473                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      658277                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     656956                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5266216                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5255648                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.85                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5266216                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5255648                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  658153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  658154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  658154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  658154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  658154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  658155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  658159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  658160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 211626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 211628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 211630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 211632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 211635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 211663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 211667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 211735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 222644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 222647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 222655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 222659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 222726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 222734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 222734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 222677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 222678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 222679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 222669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 222663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 222593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 222557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 222553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 222542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       222593                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.658462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.539019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.952811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        222585    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        222593                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       222592                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      23.610952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     23.529915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.741104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10922      4.91%      4.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.00%      4.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      0.00%      4.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      0.01%      4.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.00%      4.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               26      0.01%      4.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%      4.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%      4.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24           211473     95.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32              121      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        222592                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               337037824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336361472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1466.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1463.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  229867368913                       # Total gap between requests
system.mem_ctrls.avgGap                     174773.12                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       101376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336935936                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336360128                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 441019.229781718226                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1465783094.425725221634                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1463278138.611112594604                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1584                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5264632                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5255648                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     91955816                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 303223643486                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 5803443073114                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     58052.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     57596.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1104229.79                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       101376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336936448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     337037824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       101376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       101376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336361472                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336361472                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          198                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       658079                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         658277                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       656956                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        656956                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       441019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data   1465785322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1466226341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       441019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       441019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1463283985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1463283985                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1463283985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       441019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data   1465785322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2929510326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5266208                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5255627                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       329032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       329144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       329008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       329016                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       329224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       329048                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328595                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328568                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328552                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328496                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328448                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328464                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            204574199302                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26331040000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       303315599302                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                38846.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           57596.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4826897                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4808656                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.66                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.50                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       886280                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   759.801489                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   683.388885                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   282.099549                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        25973      2.93%      2.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3058      0.35%      3.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2344      0.26%      3.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        30641      3.46%      7.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       362336     40.88%     47.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2708      0.31%     48.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         2132      0.24%     48.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        15528      1.75%     50.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       441560     49.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       886280                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             337037312                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336360128                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1466.224114                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1463.278139                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   22.89                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               11.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              11.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 229867527659                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      3164926380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1682194470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18803275680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13720044420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 18145402080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  54580980990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  42306199680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  152403023700                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   663.003710                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 107871726227                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   7675720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 114320081432                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      3163119960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1681238130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18797449440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13714318080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 18145402080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  54586636530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  42301437120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  152389601340                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   662.945319                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 107857545197                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   7675720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 114334262462                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 229867527659                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                313                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       656956                       # Transaction distribution
system.membus.trans_dist::CleanEvict              176                       # Transaction distribution
system.membus.trans_dist::ReadExReq            657964                       # Transaction distribution
system.membus.trans_dist::ReadExResp           657964                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           313                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1973686                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1973686                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    673399296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               673399296                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            658277                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  658277    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              658277                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 229867527659                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         22920761820                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        21965282351                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             13192                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1331287                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          162                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9473                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           670608                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          670608                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           272                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12920                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          706                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2050520                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2051226                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       222208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    695223808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              695446016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          657296                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336361472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1341096                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001519                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038944                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1339059     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2037      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1341096                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 229867527659                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8110262438                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3084208                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7750526656                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
