Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_enc_top_behav xil_defaultlib.tb_enc_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/DC_Plannar.v" Line 7. Module dc_planar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Project/xk265/hevc_encoder_system/hevc_encoder_system.srcs/sources_1/new/enc_core/rtl/prei/DC_Plannar.v" Line 7. Module dc_planar doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.enc_ctrl
Compiling module xil_defaultlib.fetch_wrapper_default
Compiling module xil_defaultlib.ram_1p(Word_Width=64,Addr_Width=...
Compiling module xil_defaultlib.buf_ram_1p_128x64
Compiling module xil_defaultlib.mem_lipo_1p_128x64x4
Compiling module xil_defaultlib.fetch_cur_luma
Compiling module xil_defaultlib.rf_1p(Word_Width=512,Addr_Width=...
Compiling module xil_defaultlib.fetch_rf_1p_128x512
Compiling module xil_defaultlib.fetch_ref_luma
Compiling module xil_defaultlib.ram_1p(Word_Width=64,Addr_Width=...
Compiling module xil_defaultlib.buf_ram_1p_64x64
Compiling module xil_defaultlib.mem_lipo_1p_64x64x4
Compiling module xil_defaultlib.fetch_cur_chroma
Compiling module xil_defaultlib.rf_1p(Word_Width=256,Addr_Width=...
Compiling module xil_defaultlib.fetch_rf_1p_64x256
Compiling module xil_defaultlib.fetch_ref_chroma
Compiling module xil_defaultlib.sram_tp_be_behave(ADR_WD=8,DAT_W...
Compiling module xil_defaultlib.fetch_ram_2p_64x208
Compiling module xil_defaultlib.mem_bilo_db
Compiling module xil_defaultlib.ram_1p(Word_Width=128,Addr_Width...
Compiling module xil_defaultlib.fetch_ram_1p_128x32
Compiling module xil_defaultlib.fetch_db
Compiling module xil_defaultlib.fetch_top
Compiling module xil_defaultlib.md_fetch
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.gxgy
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.dc_planar
Compiling module xil_defaultlib.md_top
Compiling module xil_defaultlib.fetch8x8
Compiling module xil_defaultlib.mode_write
Compiling module xil_defaultlib.hevc_md_top
Compiling module xil_defaultlib.rate_control
Compiling module xil_defaultlib.prei_top
Compiling module xil_defaultlib.ram_1p(Word_Width=8,Addr_Width=7...
Compiling module xil_defaultlib.prei_md_ram_sp_85x6
Compiling module xil_defaultlib.prei_top_buf
Compiling module xil_defaultlib.posi_ctrl
Compiling module xil_defaultlib.posi_transfer
Compiling module xil_defaultlib.posi_reference
Compiling module xil_defaultlib.intra_pred
Compiling module xil_defaultlib.posi_prediction
Compiling module xil_defaultlib.posi_buffer
Compiling module xil_defaultlib.posi_satd_cost_engine
Compiling module xil_defaultlib.posi_satd_cost_transpose(DATA_WI...
Compiling module xil_defaultlib.posi_satd_cost_engine(DATA_WIDTH...
Compiling module xil_defaultlib.posi_rate_estimation
Compiling module xil_defaultlib.posi_satd_cost_default
Compiling module xil_defaultlib.posi_partition_decision
Compiling module xil_defaultlib.sram_sp_be_behave(ADR_WD=8,DAT_W...
Compiling module xil_defaultlib.ram_sp_240x32
Compiling module xil_defaultlib.ram_sp_256x32
Compiling module xil_defaultlib.sram_sp_be_behave(ADR_WD=10,DAT_...
Compiling module xil_defaultlib.ram_sp_1024x32
Compiling module xil_defaultlib.posi_memory_wrapper
Compiling module xil_defaultlib.posi_top
Compiling module xil_defaultlib.ram_1p(Word_Width=8,Addr_Width=6...
Compiling module xil_defaultlib.posi_md_ram_sp_64x6
Compiling module xil_defaultlib.posi_top_buf
Compiling module xil_defaultlib.ime_transfer
Compiling module xil_defaultlib.sram_sp_be_behave(ADR_WD=8,DAT_W...
Compiling module xil_defaultlib.ram_sp_be_192x512
Compiling module xil_defaultlib.ime_ver_mem
Compiling module xil_defaultlib.ime_ctrl_default
Compiling module xil_defaultlib.ime_addressing
Compiling module xil_defaultlib.ime_dat_array
Compiling module xil_defaultlib.ime_sad_array
Compiling module xil_defaultlib.ime_cost_store
Compiling module xil_defaultlib.ime_partition_decision_engine
Compiling module xil_defaultlib.ime_partition_decision
Compiling module xil_defaultlib.ime_mv_dump
Compiling module xil_defaultlib.ime_glue_logic
Compiling module xil_defaultlib.ime_top_default
Compiling module xil_defaultlib.ram_1p(Word_Width=13,Addr_Width=...
Compiling module xil_defaultlib.ime_mv_ram_sp_64x13
Compiling module xil_defaultlib.ime_top_buf_default
Compiling module xil_defaultlib.qp_lambda_table
Compiling module xil_defaultlib.fme_interpolator(HOR=1)
Compiling module xil_defaultlib.fme_interpolator(TYPE=1,HOR=1)
Compiling module xil_defaultlib.fme_interpolator(TYPE=2,HOR=1)
Compiling module xil_defaultlib.clip2
Compiling module xil_defaultlib.fme_interpolator_8pel
Compiling module xil_defaultlib.clip
Compiling module xil_defaultlib.fme_interpolator(LAST=1,OUT_EXPA...
Compiling module xil_defaultlib.fme_interpolator(IN_EXPAND=1,OUT...
Compiling module xil_defaultlib.fme_ip_half_ver
Compiling module xil_defaultlib.fme_interpolator(TYPE=1,IN_EXPAN...
Compiling module xil_defaultlib.fme_interpolator(TYPE=1,LAST=1,O...
Compiling module xil_defaultlib.fme_interpolator(TYPE=2,IN_EXPAN...
Compiling module xil_defaultlib.fme_interpolator(TYPE=2,LAST=1,O...
Compiling module xil_defaultlib.fme_ip_quarter_ver
Compiling module xil_defaultlib.fme_interpolator_8x8
Compiling module xil_defaultlib.hadamard_trans_1d(DATA_WIDTH=9)
Compiling module xil_defaultlib.hadamard_trans_1d(DATA_WIDTH=12)
Compiling module xil_defaultlib.hadamard_trans_2d(DATAIN_WIDTH=9...
Compiling module xil_defaultlib.fme_abs(INPUT_BITS=15)
Compiling module xil_defaultlib.fme_satd_8x8
Compiling module xil_defaultlib.fme_satd_gen
Compiling module xil_defaultlib.bits_num
Compiling module xil_defaultlib.fme_cost
Compiling module xil_defaultlib.ram_1p(Word_Width=20,Addr_Width=...
Compiling module xil_defaultlib.db_mv_ram_sp_64x20
Compiling module xil_defaultlib.fme_ctrl
Compiling module xil_defaultlib.fme_pred
Compiling module xil_defaultlib.ram_1p(Word_Width=20,Addr_Width=...
Compiling module xil_defaultlib.db_mv_ram_sp_512x20
Compiling module xil_defaultlib.fme_mv_buffer
Compiling module xil_defaultlib.fme_mv_candidate_prepare
Compiling module xil_defaultlib.fme_skip
Compiling module xil_defaultlib.fme_top
Compiling module xil_defaultlib.sram_sp_be_behave(ADR_WD=7,DAT_W...
Compiling module xil_defaultlib.ram_sp_be_128x64
Compiling module xil_defaultlib.fme_buf_wrapper
Compiling module xil_defaultlib.ram_dp(Word_Width=20,Addr_Width=...
Compiling module xil_defaultlib.fme_mv_ram_dp_64x20
Compiling module xil_defaultlib.fme_top_buf
Compiling module xil_defaultlib.intra_ctrl
Compiling module xil_defaultlib.intra_ref
Compiling module xil_defaultlib.sram_sp_be_behave(ADR_WD=9,DAT_W...
Compiling module xil_defaultlib.ram_sp_384x32
Compiling module xil_defaultlib.sram_sp_be_behave(ADR_WD=11,DAT_...
Compiling module xil_defaultlib.ram_sp_1536x32
Compiling module xil_defaultlib.intra_buf_wrapper
Compiling module xil_defaultlib.intra_top
Compiling module xil_defaultlib.mc_chroma_filter_hor
Compiling module xil_defaultlib.mc_chroma_filter_ver
Compiling module xil_defaultlib.mc_chroma_ip_1p
Compiling module xil_defaultlib.mc_chroma_ip4x4
Compiling module xil_defaultlib.mc_chroma_top
Compiling module xil_defaultlib.mc_ctrl
Compiling module xil_defaultlib.mc_tq
Compiling module xil_defaultlib.mvd_can_mv_addr
Compiling module xil_defaultlib.mc_mv_ram_sp_512x20
Compiling module xil_defaultlib.mvd_getBits
Compiling module xil_defaultlib.mvd_top
Compiling module xil_defaultlib.mc_top
Compiling module xil_defaultlib.ctl0
Compiling module xil_defaultlib.mux_0
Compiling module xil_defaultlib.be_level0
Compiling module xil_defaultlib.be_level1
Compiling module xil_defaultlib.be_delay
Compiling module xil_defaultlib.be
Compiling module xil_defaultlib.ctl3
Compiling module xil_defaultlib.mux_1
Compiling module xil_defaultlib.re_in_ctl
Compiling module xil_defaultlib.re_level0_cal
Compiling module xil_defaultlib.re_level0
Compiling module xil_defaultlib.re_level1_cal
Compiling module xil_defaultlib.re_level1
Compiling module xil_defaultlib.re_level2_cal
Compiling module xil_defaultlib.re_level2
Compiling module xil_defaultlib.re_level3
Compiling module xil_defaultlib.re_out_ctl
Compiling module xil_defaultlib.re
Compiling module xil_defaultlib.ctl1
Compiling module xil_defaultlib.pe
