module divider(input clk, input reset, input [7:0] a, input [7:0] b, output reg [7:0] result);
	reg [7:0] quotient, remainder;
	integer i;

	always @ (posedge clk) begin
		// Reset the quotient and remainder to 0
		if (reset) begin
			quotient <= 0;
			remainder <= 0;
		end else begin
			// Divide operation 
			remainder <= a;
			for (i = 7; i >= 0; i = i - 1) begin
				if (remainder >= b << i) begin
					remainder <= remainder - (b << i);
					quotient[i] <= 1;
				end else begin
					quotient[i] <= 0;
				end
			end
		end
	end

	// Assign result to the quotient 
	always @* begin
		result = quotient;
	end

endmodule