[View]
Entity=processor
Architecture=structure
TopLevelType=1
[file:.\src\test.vhd]
Enabled=1
[file:.\..\..\..\..\archp2\p\arch\test\src\untitled.asdb]
Enabled=1
[file:.\..\..\..\..\archp2\p\arch\test\src\untitled.awc]
Enabled=1
[file:.\src\PC.vhd]
Enabled=1
[file:.\src\InstructionMemory.vhd]
Enabled=1
[file:.\src\processor.vhd]
Enabled=1
[file:.\src\Adder4.vhd]
Enabled=1
[file:.\src\RegisterFile.vhd]
Enabled=1
[file:.\src\ALU.vhd]
Enabled=1
[file:.\src\ALUControl.vhd]
Enabled=1
[file:.\src\DataMemory.vhd]
Enabled=1
[file:.\src\MUX2x1.vhd]
Enabled=1
[file:.\src\MainControl.vhd]
Enabled=1
[file:.\src\Extender.vhd]
Enabled=1
[file:.\src\BranchAdder.vhd]
Enabled=1
[file:.\src\PCControl.vhd]
Enabled=1
[file:.\src\registerTest.vhd]
Enabled=1
[file:.\src\MUX2x1Reg.vhd]
Enabled=1
[file:.\src\ALU_tb.vhd]
Enabled=1
[file:.\src\MUX4x1.vhd]
Enabled=1
[file:.\src\SP.vhd]
Enabled=1
[file:.\src\PC.vhd]
Enabled=1
[file:.\..\..\..\..\archp2\p\arch\test\src\sim.asdb]
Enabled=1
[file:.\..\..\..\..\archp2\p\arch\test\src\sim.awc]
Enabled=1
