# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do d_latch_beh_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/d_latch_beh {C:/Users/home/Documents/Fpga_proj/d_latch_beh/d_latch_beh.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:04 on Oct 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/d_latch_beh" C:/Users/home/Documents/Fpga_proj/d_latch_beh/d_latch_beh.v 
# -- Compiling module d_latch_beh
# 
# Top level modules:
# 	d_latch_beh
# End time: 15:47:04 on Oct 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/d_latch_beh/d_latch_beh_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:15 on Oct 15,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/d_latch_beh/d_latch_beh_tb.v 
# -- Compiling module d_latch_beh_tb
# 
# Top level modules:
# 	d_latch_beh_tb
# End time: 15:47:16 on Oct 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.d_latch_beh_tb
# vsim work.d_latch_beh_tb 
# Start time: 15:47:19 on Oct 15,2019
# Loading work.d_latch_beh_tb
# Loading work.d_latch_beh
add wave -position insertpoint  \
sim:/d_latch_beh_tb/enable \
sim:/d_latch_beh_tb/D \
sim:/d_latch_beh_tb/Q
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/d_latch_beh/d_latch_beh_tb.v(17)
#    Time: 40 ps  Iteration: 0  Instance: /d_latch_beh_tb
# 1
# Break in Module d_latch_beh_tb at C:/Users/home/Documents/Fpga_proj/d_latch_beh/d_latch_beh_tb.v line 17
vlog -work work C:/Users/home/Documents/Fpga_proj/d_latch_beh/d_latch_beh_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:36 on Oct 15,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/d_latch_beh/d_latch_beh_tb.v 
# -- Compiling module d_latch_beh_tb
# 
# Top level modules:
# 	d_latch_beh_tb
# End time: 15:48:36 on Oct 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.d_latch_beh_tb
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/d_latch_beh/d_latch_beh_tb.v(19)
#    Time: 100 ps  Iteration: 0  Instance: /d_latch_beh_tb
# 1
# Break in Module d_latch_beh_tb at C:/Users/home/Documents/Fpga_proj/d_latch_beh/d_latch_beh_tb.v line 19
# End time: 15:49:31 on Oct 15,2019, Elapsed time: 0:02:12
# Errors: 0, Warnings: 0
