// Seed: 4209075758
module module_0 (
    output wor  id_0,
    input  wire id_1,
    output tri0 id_2,
    input  tri  id_3,
    output tri  id_4
);
  wire id_6;
  ;
  supply0 id_7 = id_6;
  assign id_7 = {-1, 1'b0 == id_3 * id_1} + id_6;
  assign module_1.id_2 = 0;
  wire id_8;
  parameter id_9 = 1;
  logic id_10;
  ;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd11
) (
    output wire id_0,
    input  wor  _id_1,
    input  tri  id_2,
    output tri  id_3,
    output wand id_4
);
  assign id_0 = -1'h0;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_2,
      id_3
  );
  logic [{  -1  ,  -1 'b0 ,  id_1  -  -1  } : 1] id_6;
endmodule
