#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jun  2 18:00:54 2021
# Process ID: 9120
# Current directory: C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3688 C:\Users\Administrator\Desktop\ETH1_BACK\k720_rgmii_eth2_udp_send\eth_test.xpr
# Log file: C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/vivado.log
# Journal file: C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Desktop/BACK5' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 911.391 ; gain = 257.098
update_compile_order -fileset sources_1
open_hw_manager
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k325tffg676-2
Top: ethernet_top
INFO: [Device 21-403] Loading part xc7k325tffg676-2
WARNING: [Synth 8-2292] literal value truncated to fit in 11 bits [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/icmp_reply.v:64]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1514.668 ; gain = 60.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ethernet_top' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/ethernet_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_ref' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/.Xil/Vivado-9120-FXTVWR85EI30285/realtime/clk_ref_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_ref' (1#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/.Xil/Vivado-9120-FXTVWR85EI30285/realtime/clk_ref_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'ethernet_test' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/ethernet_test.v:5]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/ethernet_test.v:18]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/ethernet_test.v:19]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/ethernet_test.v:20]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/ethernet_test.v:21]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/ethernet_test.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/ethernet_test.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/ethernet_test.v:29]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/ethernet_test.v:30]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/ethernet_test.v:34]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/ethernet_test.v:36]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/ethernet_test.v:37]
INFO: [Synth 8-6157] synthesizing module 'util_gmii_to_rgmii' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/util_gmii_to_rgmii.v:2]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 13 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (2#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35027]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (3#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:34892]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (4#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:34892]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (5#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
WARNING: [Synth 8-6014] Unused sequential element gmii_tx_er_r_d1_reg was removed.  [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/util_gmii_to_rgmii.v:178]
INFO: [Synth 8-6155] done synthesizing module 'util_gmii_to_rgmii' (6#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/util_gmii_to_rgmii.v:2]
INFO: [Synth 8-6157] synthesizing module 'gmii_arbi' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/arbi/gmii_arbi.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/arbi/gmii_arbi.v:45]
INFO: [Synth 8-6157] synthesizing module 'gmii_tx_buffer' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:5]
	Parameter IDLE bound to: 4'b0000 
	Parameter CHECK_FIFO bound to: 4'b0001 
	Parameter LEN_LATCH bound to: 4'b0010 
	Parameter SEND_WAIT bound to: 4'b0011 
	Parameter SEND bound to: 4'b0100 
	Parameter SEND_WAIT_1 bound to: 4'b0101 
	Parameter SEND_END bound to: 4'b0110 
INFO: [Synth 8-6157] synthesizing module 'eth_data_fifo' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/.Xil/Vivado-9120-FXTVWR85EI30285/realtime/eth_data_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth_data_fifo' (7#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/.Xil/Vivado-9120-FXTVWR85EI30285/realtime/eth_data_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'len_fifo' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/.Xil/Vivado-9120-FXTVWR85EI30285/realtime/len_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'len_fifo' (8#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/.Xil/Vivado-9120-FXTVWR85EI30285/realtime/len_fifo_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element tx_en_reg was removed.  [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:209]
WARNING: [Synth 8-6014] Unused sequential element tx_en_d0_reg was removed.  [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:220]
WARNING: [Synth 8-6014] Unused sequential element tx_en_d1_reg was removed.  [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:221]
WARNING: [Synth 8-6014] Unused sequential element txd_high_reg was removed.  [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:235]
WARNING: [Synth 8-6014] Unused sequential element txd_low_reg was removed.  [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:236]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:55]
WARNING: [Synth 8-6014] Unused sequential element gmii_tx_en_d0_reg was removed.  [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:111]
WARNING: [Synth 8-6014] Unused sequential element len_cnt_reg was removed.  [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:154]
WARNING: [Synth 8-6014] Unused sequential element pack_len_reg was removed.  [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:164]
WARNING: [Synth 8-6014] Unused sequential element tx_data_cnt_reg was removed.  [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:189]
INFO: [Synth 8-6155] done synthesizing module 'gmii_tx_buffer' (9#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/arbi/gmii_tx_buffer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'gmii_arbi' (10#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/arbi/gmii_arbi.v:5]
INFO: [Synth 8-6157] synthesizing module 'mac_test' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/mac_test.v:9]
	Parameter UDP_WIDTH bound to: 32 - type: integer 
	Parameter UDP_DEPTH bound to: 5 - type: integer 
	Parameter IDLE bound to: 9'b000000001 
	Parameter GEN_REQ bound to: 9'b000010000 
	Parameter WRITE_RAM bound to: 9'b000100000 
	Parameter SEND bound to: 9'b001000000 
	Parameter WAIT bound to: 9'b010000000 
	Parameter ENDS bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'mac_top' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/mac_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_tx_top' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'mac_tx' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/tx/mac_tx.v:8]
	Parameter SEND_IDLE bound to: 6'b000001 
	Parameter SEND_START bound to: 6'b000010 
	Parameter SEND_PREAMBLE bound to: 6'b000100 
	Parameter SEND_DATA bound to: 6'b001000 
	Parameter SEND_CRC bound to: 6'b010000 
	Parameter SEND_END bound to: 6'b100000 
INFO: [Synth 8-6155] done synthesizing module 'mac_tx' (11#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/tx/mac_tx.v:8]
INFO: [Synth 8-6157] synthesizing module 'mac_tx_mode' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:7]
	Parameter IDLE bound to: 5'b00001 
	Parameter ARP_WAIT bound to: 5'b00010 
	Parameter ARP bound to: 5'b00100 
	Parameter IP_WAIT bound to: 5'b01000 
	Parameter IP bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'mac_tx_mode' (12#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/tx/mac_tx_mode.v:7]
INFO: [Synth 8-6157] synthesizing module 'crc' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/crc.v:5]
	Parameter Tp bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'crc' (13#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/crc.v:5]
INFO: [Synth 8-6157] synthesizing module 'arp_tx' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/tx/arp_tx.v:7]
	Parameter mac_type bound to: 16'b0000100000000110 
	Parameter hardware_type bound to: 16'b0000000000000001 
	Parameter protocol_type bound to: 16'b0000100000000000 
	Parameter mac_length bound to: 8'b00000110 
	Parameter ip_length bound to: 8'b00000100 
	Parameter ARP_REQUEST_CODE bound to: 16'b0000000000000001 
	Parameter ARP_REPLY_CODE bound to: 16'b0000000000000010 
	Parameter IDLE bound to: 8'b00000001 
	Parameter ARP_REQUEST_WAIT_0 bound to: 8'b00000010 
	Parameter ARP_REQUEST_WAIT_1 bound to: 8'b00000100 
	Parameter ARP_REQUEST bound to: 8'b00001000 
	Parameter ARP_REPLY_WAIT_0 bound to: 8'b00010000 
	Parameter ARP_REPLY_WAIT_1 bound to: 8'b00100000 
	Parameter ARP_REPLY bound to: 8'b01000000 
	Parameter ARP_END bound to: 8'b10000000 
INFO: [Synth 8-6155] done synthesizing module 'arp_tx' (14#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/tx/arp_tx.v:7]
INFO: [Synth 8-6157] synthesizing module 'ip_tx' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/tx/ip_tx.v:9]
	Parameter mac_type bound to: 16'b0000100000000000 
	Parameter ip_version bound to: 4'b0100 
	Parameter header_len bound to: 4'b0101 
	Parameter IDLE bound to: 8'b00000001 
	Parameter START bound to: 8'b00000010 
	Parameter WAIT_DATA_LENGTH bound to: 8'b00000100 
	Parameter GEN_CHECKSUM bound to: 8'b00001000 
	Parameter SEND_WAIT bound to: 8'b00010000 
	Parameter WAIT_MAC bound to: 8'b00100000 
	Parameter IP_SEND bound to: 8'b01000000 
	Parameter IP_END bound to: 8'b10000000 
WARNING: [Synth 8-151] case item 8'b10000000 is unreachable [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/tx/ip_tx.v:126]
WARNING: [Synth 8-6014] Unused sequential element mac_send_end_d0_reg was removed.  [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/tx/ip_tx.v:141]
WARNING: [Synth 8-3848] Net ip_tx_busy in module/entity ip_tx does not have driver. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/tx/ip_tx.v:31]
INFO: [Synth 8-6155] done synthesizing module 'ip_tx' (15#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/tx/ip_tx.v:9]
WARNING: [Synth 8-7023] instance 'ip0' of module 'ip_tx' has 21 connections declared, but only 20 given [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:179]
INFO: [Synth 8-6157] synthesizing module 'ip_tx_mode' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:7]
	Parameter ip_udp_type bound to: 8'b00010001 
	Parameter ip_icmp_type bound to: 8'b00000001 
	Parameter IDLE bound to: 5'b00001 
	Parameter UDP_WAIT bound to: 5'b00010 
	Parameter UDP bound to: 5'b00100 
	Parameter ICMP_WAIT bound to: 5'b01000 
	Parameter ICMP bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'ip_tx_mode' (16#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/tx/ip_tx_mode.v:7]
INFO: [Synth 8-6157] synthesizing module 'udp_tx' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/tx/udp_tx.v:7]
	Parameter IDLE bound to: 6'b000001 
	Parameter START bound to: 6'b000010 
	Parameter LEN_LATCH bound to: 6'b000100 
	Parameter SEND_WAIT bound to: 6'b001000 
	Parameter UDP_SEND bound to: 6'b010000 
	Parameter UDP_END bound to: 6'b100000 
	Parameter CK_IDLE bound to: 6'b000001 
	Parameter HEADER_CHECKSUM bound to: 6'b000010 
	Parameter GEN_CHECKSUM bound to: 6'b000100 
	Parameter GEN_ODD_CHECKSUM bound to: 6'b001000 
	Parameter GEN_CHECKSUM_END bound to: 6'b010000 
	Parameter CHECKSUM_WAIT bound to: 6'b100000 
INFO: [Synth 8-6157] synthesizing module 'udp_tx_data_fifo' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/.Xil/Vivado-9120-FXTVWR85EI30285/realtime/udp_tx_data_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'udp_tx_data_fifo' (17#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/.Xil/Vivado-9120-FXTVWR85EI30285/realtime/udp_tx_data_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'udp_checksum_fifo' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/.Xil/Vivado-9120-FXTVWR85EI30285/realtime/udp_checksum_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'udp_checksum_fifo' (18#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/.Xil/Vivado-9120-FXTVWR85EI30285/realtime/udp_checksum_fifo_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element fifo_count_reg was removed.  [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/tx/udp_tx.v:157]
WARNING: [Synth 8-6014] Unused sequential element ram_rdata_d1_reg was removed.  [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/tx/udp_tx.v:249]
INFO: [Synth 8-6155] done synthesizing module 'udp_tx' (19#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/tx/udp_tx.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mac_tx_top' (20#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/tx/mac_tx_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'icmp_reply' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/icmp_reply.v:6]
	Parameter ECHO_REQUEST bound to: 8'b00001000 
	Parameter ECHO_REPLY bound to: 8'b00000000 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter REC_DATA bound to: 11'b00000000010 
	Parameter REC_ODD_DATA bound to: 11'b00000000100 
	Parameter VERIFY_CHECKSUM bound to: 11'b00000001000 
	Parameter REC_ERROR bound to: 11'b00000010000 
	Parameter REC_END_WAIT bound to: 11'b00000100000 
	Parameter GEN_CHECKSUM bound to: 11'b00001000000 
	Parameter SEND_WAIT_0 bound to: 11'b00010000000 
	Parameter SEND_WAIT_1 bound to: 11'b00100000000 
	Parameter SEND bound to: 11'b01000000000 
	Parameter REC_END bound to: 11'b10000000000 
	Parameter SEND_END bound to: 11'b00000000000 
INFO: [Synth 8-6157] synthesizing module 'icmp_rx_ram_8_256' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/.Xil/Vivado-9120-FXTVWR85EI30285/realtime/icmp_rx_ram_8_256_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'icmp_rx_ram_8_256' (21#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/.Xil/Vivado-9120-FXTVWR85EI30285/realtime/icmp_rx_ram_8_256_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (8) of module 'icmp_rx_ram_8_256' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/icmp_reply.v:330]
WARNING: [Synth 8-689] width (11) of port connection 'addrb' does not match port width (8) of module 'icmp_rx_ram_8_256' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/icmp_reply.v:333]
WARNING: [Synth 8-3848] Net icmp_tx_end in module/entity icmp_reply does not have driver. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/icmp_reply.v:21]
INFO: [Synth 8-6155] done synthesizing module 'icmp_reply' (22#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/icmp_reply.v:6]
INFO: [Synth 8-6157] synthesizing module 'arp_cache' [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/arp_cache.v:1]
INFO: [Synth 8-6155] done synthesizing module 'arp_cache' (23#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/arp_cache.v:1]
WARNING: [Synth 8-3848] Net udp_rec_ram_rdata in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/mac_top.v:36]
WARNING: [Synth 8-3848] Net udp_rec_data_length in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/mac_top.v:38]
WARNING: [Synth 8-3848] Net udp_rec_data_valid in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/mac_top.v:39]
WARNING: [Synth 8-3848] Net arp_found in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/mac_top.v:41]
WARNING: [Synth 8-3848] Net arp_reply_req in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/mac_top.v:48]
WARNING: [Synth 8-3848] Net arp_rec_source_ip_addr in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/mac_top.v:49]
WARNING: [Synth 8-3848] Net arp_rec_source_mac_addr in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/mac_top.v:50]
WARNING: [Synth 8-3848] Net icmp_send_data_length in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/mac_top.v:63]
WARNING: [Synth 8-3848] Net mac_rx_dataout in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/mac_top.v:53]
WARNING: [Synth 8-3848] Net icmp_rx_req in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/mac_top.v:55]
WARNING: [Synth 8-3848] Net icmp_rev_error in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/mac_top.v:56]
WARNING: [Synth 8-3848] Net upper_layer_data_length in module/entity mac_top does not have driver. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/mac_top.v:54]
INFO: [Synth 8-6155] done synthesizing module 'mac_top' (24#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/mac_top.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/mac_test.v:292]
WARNING: [Synth 8-6014] Unused sequential element almost_full_d0_reg was removed.  [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/mac_test.v:222]
WARNING: [Synth 8-6014] Unused sequential element almost_full_d1_reg was removed.  [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/mac_test.v:223]
WARNING: [Synth 8-3848] Net arp_request_req in module/entity mac_test does not have driver. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/mac_test.v:38]
INFO: [Synth 8-6155] done synthesizing module 'mac_test' (25#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/mac/mac_test.v:9]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mac_test0'. This will prevent further optimization [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/ethernet_test.v:88]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'arbi_inst'. This will prevent further optimization [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/ethernet_test.v:71]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'util_gmii_to_rgmii_m0'. This will prevent further optimization [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/ethernet_test.v:49]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_test' (26#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/ethernet_test.v:5]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (27#1) [C:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:35014]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_top' (28#1) [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/new/ethernet_top.v:1]
WARNING: [Synth 8-3917] design ethernet_top has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design ethernet_top has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design ethernet_top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design ethernet_top has port led[1] driven by constant 0
WARNING: [Synth 8-3331] design icmp_reply has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design ip_tx has unconnected port ip_tx_busy
WARNING: [Synth 8-3331] design ip_tx has unconnected port mac_send_end
WARNING: [Synth 8-3331] design mac_tx_top has unconnected port icmp_tx_end
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_rdata[7]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_rdata[6]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_rdata[5]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_rdata[4]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_rdata[3]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_rdata[2]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_rdata[1]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_rdata[0]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[15]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[14]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[13]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[12]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[11]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[10]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[9]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[8]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[7]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[6]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[5]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[4]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[3]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[2]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[1]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_length[0]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_data_valid
WARNING: [Synth 8-3331] design mac_top has unconnected port rx_dv
WARNING: [Synth 8-3331] design mac_top has unconnected port mac_rx_datain[7]
WARNING: [Synth 8-3331] design mac_top has unconnected port mac_rx_datain[6]
WARNING: [Synth 8-3331] design mac_top has unconnected port mac_rx_datain[5]
WARNING: [Synth 8-3331] design mac_top has unconnected port mac_rx_datain[4]
WARNING: [Synth 8-3331] design mac_top has unconnected port mac_rx_datain[3]
WARNING: [Synth 8-3331] design mac_top has unconnected port mac_rx_datain[2]
WARNING: [Synth 8-3331] design mac_top has unconnected port mac_rx_datain[1]
WARNING: [Synth 8-3331] design mac_top has unconnected port mac_rx_datain[0]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[10]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[9]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[8]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[7]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[6]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[5]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[4]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[3]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[2]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[1]
WARNING: [Synth 8-3331] design mac_top has unconnected port udp_rec_ram_read_addr[0]
WARNING: [Synth 8-3331] design gmii_arbi has unconnected port speed[1]
WARNING: [Synth 8-3331] design gmii_arbi has unconnected port speed[0]
WARNING: [Synth 8-3331] design gmii_arbi has unconnected port link
WARNING: [Synth 8-3331] design util_gmii_to_rgmii has unconnected port speed_selection[0]
WARNING: [Synth 8-3331] design ethernet_test has unconnected port sys_clk_50m
WARNING: [Synth 8-3331] design ethernet_top has unconnected port led[2]
WARNING: [Synth 8-3331] design ethernet_top has unconnected port led[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1589.793 ; gain = 136.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1589.793 ; gain = 136.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1589.793 ; gain = 136.082
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.dcp' for cell 'clk_ref_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.dcp' for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.dcp' for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.dcp' for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.dcp' for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256.dcp' for cell 'u1/mac_test0/mac_top0/icmp0/icmp_receive_ram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1589.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 5 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 12 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref_board.xdc] for cell 'clk_ref_inst/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref_board.xdc] for cell 'clk_ref_inst/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc] for cell 'clk_ref_inst/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc] for cell 'clk_ref_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ethernet_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ethernet_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxd2[3]'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxd2[2]'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxd2[1]'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxd2[0]'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txd2[3]'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txd2[2]'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txd2[1]'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txd2[0]'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'eth_reset1'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'eth_reset2'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'mdc1'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'mdc2'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'mdio1'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'mdio2'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxc2'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxctl2'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txc2'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txctl2'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxc2'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxctl2'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txc2'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txctl2'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxd2[0]'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxd2[1]'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxd2[2]'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'rgmii_rxd2[3]'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txd2[0]'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txd2[1]'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txd2[2]'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'rgmii_txd2[3]'. [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc:74]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ethernet_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1741.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1776.340 ; gain = 322.629
88 Infos, 128 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1776.340 ; gain = 627.469
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref_board.xdc] for cell 'clk_ref_inst/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref_board.xdc] for cell 'clk_ref_inst/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc] for cell 'clk_ref_inst/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc] for cell 'clk_ref_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ethernet_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ethernet_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 1846.457 ; gain = 62.199
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rgmii_rxc1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rgmii_rxctl1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rgmii_txc1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rgmii_txctl1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rstn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rgmii_txd1[3]} {rgmii_txd1[2]} {rgmii_txd1[1]} {rgmii_txd1[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rgmii_rxd1[3]} {rgmii_rxd1[2]} {rgmii_rxd1[1]} {rgmii_rxd1[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {led[2]} {led[1]} {led[0]}]]
save_constraints
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref_board.xdc] for cell 'clk_ref_inst/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref_board.xdc] for cell 'clk_ref_inst/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc] for cell 'clk_ref_inst/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc] for cell 'clk_ref_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ethernet_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ethernet_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref_board.xdc] for cell 'clk_ref_inst/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref_board.xdc] for cell 'clk_ref_inst/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc] for cell 'clk_ref_inst/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc] for cell 'clk_ref_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ethernet_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ethernet_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref_board.xdc] for cell 'clk_ref_inst/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref_board.xdc] for cell 'clk_ref_inst/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc] for cell 'clk_ref_inst/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc] for cell 'clk_ref_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ethernet_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ethernet_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
set_property IOSTANDARD LVCMOS33 [get_ports [list rgmii_rxc1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rgmii_rxctl1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rgmii_txc1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rgmii_txctl1]]
save_constraints
set_property IOSTANDARD LVCMOS33 [get_ports [list {rgmii_rxd1[3]} {rgmii_rxd1[2]} {rgmii_rxd1[1]} {rgmii_rxd1[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {rgmii_txd1[3]} {rgmii_txd1[2]} {rgmii_txd1[1]} {rgmii_txd1[0]}]]
save_constraints
place_ports rgmii_rxc1 AA23
place_ports rgmii_rxctl1 U26
place_ports rgmii_txc1 W23
place_ports rgmii_txc1 AB24
place_ports rgmii_txctl1 W23
save_constraints
place_ports {rgmii_txd1[0]} V22
place_ports {rgmii_txd1[1]} W26
place_ports {rgmii_txd1[2]} W25
place_ports {rgmii_txd1[3]} W21
save_constraints
place_ports {rgmii_rxd1[0]} V26
place_ports {rgmii_rxd1[1]} V21
place_ports {rgmii_rxd1[2]} U24
place_ports {rgmii_rxd1[3]} U25
save_constraints
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jun  2 18:07:42 2021] Launched synth_1...
Run output will be captured here: C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.runs/synth_1/runme.log
[Wed Jun  2 18:07:42 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.runs/impl_1/runme.log
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.runs/impl_1/ethernet_top.bit} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.runs/impl_1/ethernet_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3512.566 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
ERROR: [Common 17-180] Spawn failed: No error
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg676-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.dcp' for cell 'clk_ref_inst'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.dcp' for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.dcp' for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/icmp_rx_ram_8_256/icmp_rx_ram_8_256.dcp' for cell 'u1/mac_test0/mac_top0/icmp0/icmp_receive_ram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.dcp' for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.dcp' for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 3583.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 190 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_checksum_fifo/udp_checksum_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/udp_tx_checksum/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/udp_tx_data_fifo/udp_tx_data_fifo.xdc] for cell 'u1/mac_test0/mac_top0/mac_tx0/udp0/tx_data_fifo/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/len_fifo/len_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/eth_data_fifo/eth_data_fifo.xdc] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref_board.xdc] for cell 'clk_ref_inst/inst'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref_board.xdc] for cell 'clk_ref_inst/inst'
Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc] for cell 'clk_ref_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 4146.371 ; gain = 487.434
Finished Parsing XDC File [c:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/sources_1/ip/clk_ref/clk_ref.xdc] for cell 'clk_ref_inst/inst'
Parsing XDC File [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.srcs/constrs_1/new/top.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'u1/arbi_inst/tx_buffer_inst/tx_len_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4146.371 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 4146.371 ; gain = 563.207
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list u1/util_gmii_to_rgmii_m0/gmii_tx_clk ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u1/gmii_rxd[0]} {u1/gmii_rxd[1]} {u1/gmii_rxd[2]} {u1/gmii_rxd[3]} {u1/gmii_rxd[4]} {u1/gmii_rxd[5]} {u1/gmii_rxd[6]} {u1/gmii_rxd[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u1/gmii_txd[0]} {u1/gmii_txd[1]} {u1/gmii_txd[2]} {u1/gmii_txd[3]} {u1/gmii_txd[4]} {u1/gmii_txd[5]} {u1/gmii_txd[6]} {u1/gmii_txd[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u1/pack_total_len[0]} {u1/pack_total_len[1]} {u1/pack_total_len[2]} {u1/pack_total_len[3]} {u1/pack_total_len[4]} {u1/pack_total_len[5]} {u1/pack_total_len[6]} {u1/pack_total_len[7]} {u1/pack_total_len[8]} {u1/pack_total_len[9]} {u1/pack_total_len[10]} {u1/pack_total_len[11]} {u1/pack_total_len[12]} {u1/pack_total_len[13]} {u1/pack_total_len[14]} {u1/pack_total_len[15]} {u1/pack_total_len[16]} {u1/pack_total_len[17]} {u1/pack_total_len[18]} {u1/pack_total_len[19]} {u1/pack_total_len[20]} {u1/pack_total_len[21]} {u1/pack_total_len[22]} {u1/pack_total_len[23]} {u1/pack_total_len[24]} {u1/pack_total_len[25]} {u1/pack_total_len[26]} {u1/pack_total_len[27]} {u1/pack_total_len[28]} {u1/pack_total_len[29]} {u1/pack_total_len[30]} {u1/pack_total_len[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u1/speed[0]} {u1/speed[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list u1/gmii_rx_clk ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list u1/gmii_rx_dv ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list u1/gmii_rx_er ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list u1/gmii_tx_clk ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list u1/gmii_tx_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list u1/gmii_tx_er ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list u1/link ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4146.371 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.049 . Memory (MB): peak = 4146.371 ; gain = 0.000
[Wed Jun  2 18:15:10 2021] Launched impl_1...
Run output will be captured here: C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.runs/impl_1/runme.log
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
connect_debug_port u_ila_0/clk [get_nets [list u1/util_gmii_to_rgmii_m0/gmii_tx_clk ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {u1/gmii_rxd[0]} {u1/gmii_rxd[1]} {u1/gmii_rxd[2]} {u1/gmii_rxd[3]} {u1/gmii_rxd[4]} {u1/gmii_rxd[5]} {u1/gmii_rxd[6]} {u1/gmii_rxd[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {u1/gmii_txd[0]} {u1/gmii_txd[1]} {u1/gmii_txd[2]} {u1/gmii_txd[3]} {u1/gmii_txd[4]} {u1/gmii_txd[5]} {u1/gmii_txd[6]} {u1/gmii_txd[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {u1/pack_total_len[0]} {u1/pack_total_len[1]} {u1/pack_total_len[2]} {u1/pack_total_len[3]} {u1/pack_total_len[4]} {u1/pack_total_len[5]} {u1/pack_total_len[6]} {u1/pack_total_len[7]} {u1/pack_total_len[8]} {u1/pack_total_len[9]} {u1/pack_total_len[10]} {u1/pack_total_len[11]} {u1/pack_total_len[12]} {u1/pack_total_len[13]} {u1/pack_total_len[14]} {u1/pack_total_len[15]} {u1/pack_total_len[16]} {u1/pack_total_len[17]} {u1/pack_total_len[18]} {u1/pack_total_len[19]} {u1/pack_total_len[20]} {u1/pack_total_len[21]} {u1/pack_total_len[22]} {u1/pack_total_len[23]} {u1/pack_total_len[24]} {u1/pack_total_len[25]} {u1/pack_total_len[26]} {u1/pack_total_len[27]} {u1/pack_total_len[28]} {u1/pack_total_len[29]} {u1/pack_total_len[30]} {u1/pack_total_len[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 2 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {u1/speed[0]} {u1/speed[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list u1/gmii_rx_clk ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list u1/gmii_rx_dv ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list u1/gmii_rx_er ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list u1/gmii_tx_clk ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list u1/gmii_tx_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list u1/gmii_tx_er ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list u1/link ]]
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4146.371 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210251A08870
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.runs/impl_1/ethernet_top.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.runs/impl_1/ethernet_top.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.runs/impl_1/ethernet_top.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.runs/impl_1/ethernet_top.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.runs/impl_1/ethernet_top.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.runs/impl_1/ethernet_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4146.371 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: Simulation object u1/ila_probe was not found in the design.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {u1/gmii_rx_clk} {u1/gmii_rx_dv} {u1/gmii_rx_er} {u1/gmii_rxd} {u1/gmii_tx_clk} {u1/gmii_tx_en} {u1/gmii_tx_er} {u1/gmii_txd} {u1/link} {u1/pack_total_len} {u1/speed} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Jun-02 18:36:14
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Jun-02 18:36:16
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes u1/gmii_rx_dv -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bR [get_hw_probes u1/gmii_tx_en -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Jun-02 18:37:59
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Jun-02 18:38:00
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_constraints
save_wave_config {C:/Users/Administrator/Desktop/ETH1_BACK/k720_rgmii_eth2_udp_send/eth_test.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  2 18:40:52 2021...
