// Seed: 4274782312
module module_0;
  logic id_1;
  ;
  assign id_1 = -id_1;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output tri   id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  tri0  id_3
    , id_12,
    output wand  id_4,
    input  wor   id_5,
    output tri0  id_6,
    input  tri   id_7,
    output tri   id_8,
    input  tri1  id_9,
    output uwire id_10
);
  wire id_13;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout logic [7:0] id_2;
  module_0 modCall_1 ();
  output wire id_1;
  parameter id_4 = -1, id_5 = -1, id_6 = -1, id_7 = 1'b0;
  logic id_8;
  ;
  always @(-1 or {
    id_2[1] != id_8,
    id_5,
    id_4,
    id_4
  })
    if (id_4) begin : LABEL_0
      deassign id_8;
    end
endmodule
