Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto d2dc467f674a4eb081e6db2b476a2df5 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot bcd_counter_behavioral_tb_behav xil_defaultlib.bcd_counter_behavioral_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bcd_counter_behavioral_arch of entity xil_defaultlib.bcd_counter_behavioral [bcd_counter_behavioral_default]
Compiling architecture bcd_counter_behavioral_tb_arch of entity xil_defaultlib.bcd_counter_behavioral_tb
Built simulation snapshot bcd_counter_behavioral_tb_behav
