// Seed: 1117346970
module module_0 ();
  wire id_1;
  assign module_2.id_0  = 0;
  assign module_1.id_16 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1
    , id_15,
    output tri0 id_2,
    output tri1 id_3,
    output uwire id_4,
    input wor id_5,
    output tri0 id_6,
    input uwire id_7,
    input supply0 id_8,
    input tri0 id_9,
    input tri0 id_10,
    input wand id_11,
    input tri id_12,
    input supply0 id_13
);
  supply1 id_16 = -1;
  module_0 modCall_1 ();
  logic id_17;
endmodule
module module_0 #(
    parameter id_0 = 32'd12
) (
    input wire module_2,
    input wand id_1,
    input supply0 id_2,
    output wor id_3
    , id_12,
    output supply1 id_4,
    input wire id_5,
    output wor id_6,
    input tri0 id_7,
    output wire id_8,
    input supply1 id_9,
    output supply1 id_10
);
  logic id_13;
  module_0 modCall_1 ();
  logic id_14;
  wire [1 : id_0] id_15;
endmodule
