
---------- Begin Simulation Statistics ----------
final_tick                               5000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 641559                       # Simulator instruction rate (inst/s)
host_mem_usage                              134381060                       # Number of bytes of host memory used
host_op_rate                                   727836                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7979.78                       # Real time elapsed on the host
host_tick_rate                              507793037                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5119497253                       # Number of instructions simulated
sim_ops                                    5807969027                       # Number of ops (including micro ops) simulated
sim_seconds                                  4.052078                       # Number of seconds simulated
sim_ticks                                4052077728785                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    60                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4745761                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9491522                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 606279693                       # Number of branches fetched
system.switch_cpus.committedInsts          3119497252                       # Number of instructions committed
system.switch_cpus.committedOps            3536874607                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               9717212777                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         9717212777                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads   1063532553                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    992213766                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    501771796                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            40616001                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    3150169973                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           3150169973                       # number of integer instructions
system.switch_cpus.num_int_register_reads   4576025090                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   2571532639                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           671711583                       # Number of load instructions
system.switch_cpus.num_mem_refs            1218232631                       # number of memory refs
system.switch_cpus.num_store_insts          546521048                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     132980664                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            132980664                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     88529940                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     44450724                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        2195282246     62.07%     62.07% # Class of executed instruction
system.switch_cpus.op_class::IntMult        123359790      3.49%     65.56% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.56% # Class of executed instruction
system.switch_cpus.op_class::MemRead        671711583     18.99%     84.55% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       546521048     15.45%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         3536874667                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7635141                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     15270282                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4745581                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2879043                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1866718                       # Transaction distribution
system.membus.trans_dist::ReadExReq               180                       # Transaction distribution
system.membus.trans_dist::ReadExResp              180                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4745581                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      7072429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      7164854                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     14237283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14237283                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    489981440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    485993472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    975974912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               975974912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4745761                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4745761    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4745761                       # Request fanout histogram
system.membus.reqLayer0.occupancy         18867511352                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         18467473878                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44540016485                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7634961                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5808422                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6572480                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              180                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             180                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7634961                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     22905423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              22905423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1352258560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1352258560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4745761                       # Total snoops (count)
system.tol2bus.snoopTraffic                 368517504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12380902                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12380902    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12380902                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        11253911766                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15919268985                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    301757184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         301757184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    188224256                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      188224256                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      2357478                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            2357478                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1470502                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1470502                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     74469742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             74469742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      46451295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            46451295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      46451295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     74469742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           120921037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2941004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   4714956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000256512520                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       163506                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       163506                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            9579701                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2779942                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    2357478                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1470502                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  4714956                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2941004                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           820648                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          1044928                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           565138                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           123812                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           286316                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           534044                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           301788                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            77508                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            92864                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            77504                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           46550                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           38696                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           31074                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           77388                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          101184                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          495514                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           495236                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           495278                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           495272                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            46432                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           201221                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           495276                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           247618                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              120                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           46668                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          417852                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.97                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 71798314952                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               23574780000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           160203739952                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15227.78                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               33977.78                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 3535642                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                2546023                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                74.99                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               86.57                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              4714956                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2941004                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                2357478                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                2357478                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                162439                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                162439                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                163507                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                163507                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                163507                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                163507                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                163507                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                163507                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                163507                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                163507                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                163507                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                163507                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                163507                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                163507                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                163507                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                163507                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                163506                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                163506                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1574263                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   311.243628                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   233.715042                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   254.532162                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        28541      1.81%      1.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       798037     50.69%     52.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       227006     14.42%     66.93% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       147270      9.35%     76.28% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       119175      7.57%     83.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        71494      4.54%     88.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        90271      5.73%     94.13% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        56333      3.58%     97.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        36136      2.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1574263                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       163506                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     28.836422                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    27.985552                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     7.128801                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17          934      0.57%      0.57% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19         6720      4.11%      4.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        16377     10.02%     14.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        14525      8.88%     23.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        17503     10.70%     34.29% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        17672     10.81%     45.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29        17029     10.41%     55.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31        14414      8.82%     64.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33        13429      8.21%     72.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35        14801      9.05%     81.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37         8001      4.89%     86.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39         4692      2.87%     89.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-41         5920      3.62%     92.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::42-43         3971      2.43%     95.40% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-45         5632      3.44%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-49          917      0.56%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::50-51          968      0.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::58-59            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       163506                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       163506                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.986942                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.986163                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.161131                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1068      0.65%      0.65% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          162437     99.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       163506                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             301757184                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              188222272                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              301757184                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           188224256                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       74.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       46.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    74.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    46.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.94                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 4052072801988                       # Total gap between requests
system.mem_ctrls0.avgGap                   1058540.75                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    301757184                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    188222272                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 74469742.240231096745                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 46450804.895205631852                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      4714956                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2941004                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 160203739952                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 93463640372436                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     33977.78                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  31779501.28                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   79.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          2542546860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1351395705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         6859926360                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2425420800                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    319867260960.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    539194595100                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    1101936251520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1974177397305                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       487.201265                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 2859245095618                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 135307640000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1057524993167                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          8697698100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          4622932380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        26804859480                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       12926458260                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    319867260960.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    1465773732480                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    321660749280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2160353690940                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       533.147150                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 822696107040                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 135307640000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 3094073981745                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    305700224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         305700224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    180293248                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      180293248                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      2388283                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            2388283                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1408541                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1408541                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     75442833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             75442833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      44494025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            44494025                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      44494025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     75442833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           119936858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2817082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   4776564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000262608222                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       156704                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       156704                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            9610268                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2660635                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    2388283                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1408541                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  4776566                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2817082                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           766352                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          1060642                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           557160                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           100598                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           294054                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           541660                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           317266                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            77496                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            54502                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            92988                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           62030                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          116204                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           61910                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          116082                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           69970                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          487650                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           479760                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           479925                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           479794                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            38694                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           201232                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           479796                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           232140                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              120                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           23214                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          402376                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.95                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 70811146484                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               23882820000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           160371721484                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    14824.70                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               33574.70                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 3534844                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                2454800                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                74.00                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               87.14                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4776566                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2817082                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2388282                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2388282                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                154869                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                154869                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                156730                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                156730                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                156705                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                156705                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                156705                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                156705                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                156705                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                156705                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                156705                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                156705                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                156705                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                156705                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                156705                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                156705                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                156704                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                156704                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1603971                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   302.992610                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   227.932727                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   257.083477                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         9865      0.62%      0.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       854152     53.25%     53.87% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       266980     16.64%     70.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       124122      7.74%     78.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        96871      6.04%     84.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        71603      4.46%     88.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        73271      4.57%     93.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        46192      2.88%     96.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        60915      3.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1603971                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       156704                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     30.481302                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    29.336498                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     8.701668                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         5902      3.77%      3.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23        21293     13.59%     17.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27        42151     26.90%     44.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31        21490     13.71%     57.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        22994     14.67%     72.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        17365     11.08%     83.72% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        13814      8.82%     92.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         2073      1.32%     93.86% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         4049      2.58%     96.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55         3735      2.38%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59         1837      1.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       156704                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       156704                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.976893                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.975486                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.216740                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1836      1.17%      1.17% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          154842     98.81%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              25      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       156704                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             305700096                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    128                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              180291264                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              305700224                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           180293248                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       75.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       44.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    75.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    44.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.94                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.59                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 4052074534206                       # Total gap between requests
system.mem_ctrls1.avgGap                   1067227.38                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    305700096                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    180291264                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 75442801.560389369726                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 44493535.432268135250                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      4776566                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2817082                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 160371721484                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 94369885625874                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33574.69                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  33499161.77                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   78.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          2813345640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1495328670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         7577939040                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2222206200                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    319867260960.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    572394728460                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    1073978244480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1980349053450                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       488.724350                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 2786163546330                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 135307640000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1130606542455                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          8639007300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          4591741275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        26526727920                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       12482800020                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    319867260960.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    1383728329200                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    390752250720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2146588117395                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       529.749985                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1002774361605                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 135307640000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 2913995727180                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2889380                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2889380                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2889380                       # number of overall hits
system.l2.overall_hits::total                 2889380                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      4745761                       # number of demand (read+write) misses
system.l2.demand_misses::total                4745761                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      4745761                       # number of overall misses
system.l2.overall_misses::total               4745761                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 401496055092                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     401496055092                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 401496055092                       # number of overall miss cycles
system.l2.overall_miss_latency::total    401496055092                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      7635141                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7635141                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      7635141                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7635141                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.621568                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.621568                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.621568                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.621568                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 84600.984983                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84600.984983                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84600.984983                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84600.984983                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2879043                       # number of writebacks
system.l2.writebacks::total                   2879043                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      4745761                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4745761                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      4745761                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4745761                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 360911937828                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 360911937828                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 360911937828                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 360911937828                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.621568                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.621568                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.621568                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.621568                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 76049.328617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76049.328617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 76049.328617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76049.328617                       # average overall mshr miss latency
system.l2.replacements                        4745761                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2929379                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2929379                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2929379                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2929379                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data          180                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 180                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     14620020                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14620020                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 81222.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81222.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     13068207                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13068207                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72601.150000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72601.150000                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2889380                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2889380                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      4745581                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4745581                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 401481435072                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 401481435072                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      7634961                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7634961                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.621559                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.621559                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84601.113135                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84601.113135                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      4745581                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4745581                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 360898869621                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 360898869621                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.621559                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.621559                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 76049.459407                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76049.459407                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    17046901                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4746785                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.591252                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.data       221.349076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   802.650924                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.data        0.216161                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.783839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          667                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          239                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 249070273                       # Number of tag accesses
system.l2.tags.data_accesses                249070273                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    947922271215                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   4052077728785                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099651                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   3119497313                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       5121596964                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099651                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   3119497313                       # number of overall hits
system.cpu.icache.overall_hits::total      5121596964                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          826                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            826                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          826                       # number of overall misses
system.cpu.icache.overall_misses::total           826                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100477                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   3119497313                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   5121597790                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100477                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   3119497313                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   5121597790                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          202                       # number of writebacks
system.cpu.icache.writebacks::total               202                       # number of writebacks
system.cpu.icache.replacements                    202                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099651                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   3119497313                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      5121596964                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          826                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           826                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   3119497313                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   5121597790                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.921457                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          5121597790                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               826                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          6200481.585956                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.921457                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      199742314636                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     199742314636                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    711974838                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1143895163                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1855870001                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    711974838                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1143895163                       # number of overall hits
system.cpu.dcache.overall_hits::total      1855870001                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8011628                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      7635021                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15646649                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8011628                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      7635021                       # number of overall misses
system.cpu.dcache.overall_misses::total      15646649                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 442935493059                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 442935493059                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 442935493059                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 442935493059                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    719986466                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1151530184                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1871516650                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    719986466                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1151530184                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1871516650                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011127                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006630                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008360                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011127                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006630                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008360                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 58013.657469                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28308.648904                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 58013.657469                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28308.648904                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8473053                       # number of writebacks
system.cpu.dcache.writebacks::total           8473053                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7635021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7635021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7635021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7635021                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 436567885545                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 436567885545                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 436567885545                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 436567885545                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006630                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004080                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006630                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004080                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 57179.657469                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57179.657469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 57179.657469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57179.657469                       # average overall mshr miss latency
system.cpu.dcache.replacements               15648108                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    382359133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    633033692                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1015392825                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4035533                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7634841                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11670374                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 442920497739                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 442920497739                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    386394666                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    640668533                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1027063199                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.011917                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011363                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 58013.061142                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37952.553855                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7634841                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7634841                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 436553040345                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 436553040345                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011917                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 57179.061142                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57179.061142                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    329615705                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    510861471                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      840477176                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3976095                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          180                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3976275                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     14995320                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14995320                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    333591800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    510861651                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    844453451                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011919                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004709                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 83307.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     3.771198                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          180                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          180                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     14845200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     14845200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 82473.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82473.333333                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     19386181                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     35659277                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     55045458                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1595                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          120                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1715                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      9716934                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      9716934                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     19387776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     35659397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     55047173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000082                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000031                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 80974.450000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5665.850729                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          120                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          120                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      9616854                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      9616854                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 80140.450000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 80140.450000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     19387775                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     35659398                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     55047173                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     19387775                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     35659398                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     55047173                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999720                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1981610996                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15648364                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            126.633749                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    91.487393                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   164.512327                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.357373                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.642626                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       63427200236                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      63427200236                       # Number of data accesses

---------- End Simulation Statistics   ----------
