 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group core_clk
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Fri Mar 20 20:57:50 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 31.76%

  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2725     0.2725
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1564   0.0000    0.2725 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0319    0.2009     0.4733 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   3.2977      0.0000     0.4733 f
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.4733 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   3.2977   0.0000     0.4733 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.4733 f
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   3.2977           0.0000     0.4733 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0319   0.0000 &   0.4734 f
  data arrival time                                                                    0.4734

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3295     0.3295
  clock reconvergence pessimism                                            -0.0076     0.3219
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.3219 r
  library hold time                                                         0.0227     0.3446
  data required time                                                                   0.3446
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3446
  data arrival time                                                                   -0.4734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1288


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2836     0.2836
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.1732   0.0000   0.2836 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0301   0.2009     0.4845 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   2.5661     0.0000     0.4845 f
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.4845 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   2.5661    0.0000     0.4845 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.4845 f
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   2.5661           0.0000     0.4845 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0301   0.0000 &   0.4845 f
  data arrival time                                                                    0.4845

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3294     0.3294
  clock reconvergence pessimism                                            -0.0076     0.3218
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.3218 r
  library hold time                                                         0.0231     0.3449
  data required time                                                                   0.3449
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3449
  data arrival time                                                                   -0.4845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1396


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2751     0.2751
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/CLK (DFFX1)   0.1564   0.0000   0.2751 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/Q (DFFX1)   0.0450   0.2111   0.4863 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[63] (net)     2   9.0030   0.0000   0.4863 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[63] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4863 f
  core/be/be_checker/scheduler/dispatch_pkt_o[63] (net)   9.0030            0.0000     0.4863 f
  core/be/be_checker/scheduler/dispatch_pkt_o[63] (bp_be_scheduler_03_0)    0.0000     0.4863 f
  core/be/be_checker/dispatch_pkt_o[63] (net)           9.0030              0.0000     0.4863 f
  core/be/be_checker/dispatch_pkt_o[63] (bp_be_checker_top_03_0)            0.0000     0.4863 f
  core/be/dispatch_pkt[63] (net)                        9.0030              0.0000     0.4863 f
  core/be/be_calculator/dispatch_pkt_i[63] (bp_be_calculator_top_03_0)      0.0000     0.4863 f
  core/be/be_calculator/dispatch_pkt_i[63] (net)        9.0030              0.0000     0.4863 f
  core/be/be_calculator/reservation_reg/data_i[63] (bsg_dff_width_p295_0)   0.0000     0.4863 f
  core/be/be_calculator/reservation_reg/data_i[63] (net)   9.0030           0.0000     0.4863 f
  core/be/be_calculator/reservation_reg/data_r_reg_63_/D (DFFX1)   0.0450  -0.0009 &   0.4854 f
  data arrival time                                                                    0.4854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3293     0.3293
  clock reconvergence pessimism                                            -0.0020     0.3273
  core/be/be_calculator/reservation_reg/data_r_reg_63_/CLK (DFFX1)          0.0000     0.3273 r
  library hold time                                                         0.0138     0.3412
  data required time                                                                   0.3412
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3412
  data arrival time                                                                   -0.4854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1442


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2824     0.2824
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)   0.1732   0.0000    0.2824 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/Q (DFFX1)   0.0360    0.2057     0.4881 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (net)     2   5.0901      0.0000     0.4881 f
  core/be/be_calculator/calc_stage_reg/data_o[93] (bsg_dff_width_p415_0)    0.0000     0.4881 f
  core/be/be_calculator/calc_status_o[25] (net)         5.0901              0.0000     0.4881 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (bsg_dff_width_p415_0)   0.0000     0.4881 f
  core/be/be_calculator/calc_stage_reg/data_i[176] (net)   5.0901           0.0000     0.4881 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/D (DFFX1)   0.0360   0.0000 &   0.4881 f
  data arrival time                                                                    0.4881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3209     0.3209
  clock reconvergence pessimism                                            -0.0076     0.3133
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)          0.0000     0.3133 r
  library hold time                                                         0.0210     0.3343
  data required time                                                                   0.3343
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3343
  data arrival time                                                                   -0.4881
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1539


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2725     0.2725
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/CLK (DFFX1)   0.1564   0.0000    0.2725 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_36_/Q (DFFX1)   0.0353    0.1843     0.4568 r
  core/be/be_calculator/calc_stage_reg/data_o[36] (net)     1   3.4701      0.0000     0.4568 r
  core/be/be_calculator/calc_stage_reg/data_o[36] (bsg_dff_width_p415_0)    0.0000     0.4568 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__17_ (net)   3.4701   0.0000     0.4568 r
  core/be/be_calculator/calc_stage_reg/data_i[119] (bsg_dff_width_p415_0)   0.0000     0.4568 r
  core/be/be_calculator/calc_stage_reg/data_i[119] (net)   3.4701           0.0000     0.4568 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/D (DFFX1)   0.0353   0.0000 &   0.4568 r
  data arrival time                                                                    0.4568

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3295     0.3295
  clock reconvergence pessimism                                            -0.0076     0.3219
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)          0.0000     0.3219 r
  library hold time                                                        -0.0270     0.2949
  data required time                                                                   0.2949
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2949
  data arrival time                                                                   -0.4568
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1619


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2757     0.2757
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/CLK (DFFX1)   0.1564   0.0000   0.2757 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/Q (DFFX1)   0.0637   0.2235   0.4992 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[1] (net)     2  17.3228   0.0000   0.4992 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[1] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4992 f
  core/be/be_checker/scheduler/dispatch_pkt_o[1] (net)  17.3228             0.0000     0.4992 f
  core/be/be_checker/scheduler/dispatch_pkt_o[1] (bp_be_scheduler_03_0)     0.0000     0.4992 f
  core/be/be_checker/dispatch_pkt_o[1] (net)           17.3228              0.0000     0.4992 f
  core/be/be_checker/dispatch_pkt_o[1] (bp_be_checker_top_03_0)             0.0000     0.4992 f
  core/be/dispatch_pkt[1] (net)                        17.3228              0.0000     0.4992 f
  core/be/be_calculator/dispatch_pkt_i[1] (bp_be_calculator_top_03_0)       0.0000     0.4992 f
  core/be/be_calculator/dispatch_pkt_i[1] (net)        17.3228              0.0000     0.4992 f
  core/be/be_calculator/reservation_reg/data_i[1] (bsg_dff_width_p295_0)    0.0000     0.4992 f
  core/be/be_calculator/reservation_reg/data_i[1] (net)  17.3228            0.0000     0.4992 f
  core/be/be_calculator/reservation_reg/data_r_reg_1_/D (DFFX1)   0.0637   -0.0027 &   0.4965 f
  data arrival time                                                                    0.4965

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3268     0.3268
  clock reconvergence pessimism                                            -0.0020     0.3249
  core/be/be_calculator/reservation_reg/data_r_reg_1_/CLK (DFFX1)           0.0000     0.3249 r
  library hold time                                                         0.0094     0.3343
  data required time                                                                   0.3343
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3343
  data arrival time                                                                   -0.4965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1622


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_185_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2728     0.2728
  core/be/be_calculator/calc_stage_reg/data_r_reg_102_/CLK (DFFX1)   0.1564   0.0000   0.2728 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_102_/Q (DFFX1)   0.0709   0.2280     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_o[102] (net)     5  20.5019     0.0000     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_o[102] (bsg_dff_width_p415_0)   0.0000     0.5008 f
  core/be/be_calculator/calc_status_o[13] (net)        20.5019              0.0000     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_i[185] (bsg_dff_width_p415_0)   0.0000     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_i[185] (net)  20.5019           0.0000     0.5008 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_185_/D (DFFX1)   0.0709   0.0002 &   0.5010 f
  data arrival time                                                                    0.5010

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3298     0.3298
  clock reconvergence pessimism                                            -0.0076     0.3222
  core/be/be_calculator/calc_stage_reg/data_r_reg_185_/CLK (DFFX1)          0.0000     0.3222 r
  library hold time                                                         0.0144     0.3366
  data required time                                                                   0.3366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3366
  data arrival time                                                                   -0.5010
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1644


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2751     0.2751
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/CLK (DFFX1)   0.1564   0.0000   0.2751 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/Q (DFFX1)   0.0509   0.1942   0.4693 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[63] (net)     2   9.2051   0.0000   0.4693 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[63] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4693 r
  core/be/be_checker/scheduler/dispatch_pkt_o[63] (net)   9.2051            0.0000     0.4693 r
  core/be/be_checker/scheduler/dispatch_pkt_o[63] (bp_be_scheduler_03_0)    0.0000     0.4693 r
  core/be/be_checker/dispatch_pkt_o[63] (net)           9.2051              0.0000     0.4693 r
  core/be/be_checker/dispatch_pkt_o[63] (bp_be_checker_top_03_0)            0.0000     0.4693 r
  core/be/dispatch_pkt[63] (net)                        9.2051              0.0000     0.4693 r
  core/be/be_calculator/dispatch_pkt_i[63] (bp_be_calculator_top_03_0)      0.0000     0.4693 r
  core/be/be_calculator/dispatch_pkt_i[63] (net)        9.2051              0.0000     0.4693 r
  core/be/be_calculator/reservation_reg/data_i[63] (bsg_dff_width_p295_0)   0.0000     0.4693 r
  core/be/be_calculator/reservation_reg/data_i[63] (net)   9.2051           0.0000     0.4693 r
  core/be/be_calculator/reservation_reg/data_r_reg_63_/D (DFFX1)   0.0509  -0.0010 &   0.4683 r
  data arrival time                                                                    0.4683

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3293     0.3293
  clock reconvergence pessimism                                            -0.0020     0.3273
  core/be/be_calculator/reservation_reg/data_r_reg_63_/CLK (DFFX1)          0.0000     0.3273 r
  library hold time                                                        -0.0306     0.2967
  data required time                                                                   0.2967
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2967
  data arrival time                                                                   -0.4683
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1715


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2821     0.2821
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/CLK (DFFX1)   0.1732   0.0000   0.2821 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/Q (DFFX1)   0.0643   0.2253   0.5075 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (net)     4  17.5807   0.0000   0.5075 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5075 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (net)  17.5807           0.0000     0.5075 f
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (bp_be_scheduler_03_0)   0.0000     0.5075 f
  core/be/be_checker/dispatch_pkt_o[230] (net)         17.5807              0.0000     0.5075 f
  core/be/be_checker/dispatch_pkt_o[230] (bp_be_checker_top_03_0)           0.0000     0.5075 f
  core/be/dispatch_pkt[226] (net)                      17.5807              0.0000     0.5075 f
  core/be/be_calculator/dispatch_pkt_i[230] (bp_be_calculator_top_03_0)     0.0000     0.5075 f
  core/be/be_calculator/dispatch_pkt_i[230] (net)      17.5807              0.0000     0.5075 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (bsg_dff_width_p415_0)    0.0000     0.5075 f
  core/be/be_calculator/calc_stage_reg/data_i[20] (net)  17.5807            0.0000     0.5075 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/D (DFFX1)   0.0643    0.0005 &   0.5079 f
  data arrival time                                                                    0.5079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3281     0.3281
  clock reconvergence pessimism                                            -0.0076     0.3205
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/CLK (DFFX1)           0.0000     0.3205 r
  library hold time                                                         0.0157     0.3362
  data required time                                                                   0.3362
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3362
  data arrival time                                                                   -0.5079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1717


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3247     0.3247
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.1678   0.0000    0.3247 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0306    0.2008     0.5255 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   2.7584      0.0000     0.5255 f
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.5255 f
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   2.7584              0.0000     0.5255 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.5255 f
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   2.7584           0.0000     0.5255 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0306   0.0000 &   0.5256 f
  data arrival time                                                                    0.5256

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3421     0.3421
  clock reconvergence pessimism                                            -0.0065     0.3356
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.3356 r
  library hold time                                                         0.0177     0.3533
  data required time                                                                   0.3533
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3533
  data arrival time                                                                   -0.5256
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1722


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_109_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_192_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2836     0.2836
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/CLK (DFFX1)   0.1732   0.0000   0.2836 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_109_/Q (DFFX1)   0.0333   0.1843     0.4679 r
  core/be/be_calculator/calc_stage_reg/data_o[109] (net)     1   2.7386     0.0000     0.4679 r
  core/be/be_calculator/calc_stage_reg/data_o[109] (bsg_dff_width_p415_0)   0.0000     0.4679 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__7_ (net)   2.7386    0.0000     0.4679 r
  core/be/be_calculator/calc_stage_reg/data_i[192] (bsg_dff_width_p415_0)   0.0000     0.4679 r
  core/be/be_calculator/calc_stage_reg/data_i[192] (net)   2.7386           0.0000     0.4679 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/D (DFFX1)   0.0333   0.0000 &   0.4679 r
  data arrival time                                                                    0.4679

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3294     0.3294
  clock reconvergence pessimism                                            -0.0076     0.3218
  core/be/be_calculator/calc_stage_reg/data_r_reg_192_/CLK (DFFX1)          0.0000     0.3218 r
  library hold time                                                        -0.0265     0.2953
  data required time                                                                   0.2953
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2953
  data arrival time                                                                   -0.4679
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1726


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0361   0.1738     0.4438 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     1   3.7197     0.0000     0.4438 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4438 r
  core/be/be_calculator/wb_pkt_o[41] (net)              3.7197              0.0000     0.4438 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_03_0)            0.0000     0.4438 r
  core/be/wb_pkt[41] (net)                              3.7197              0.0000     0.4438 r
  core/be/icc_place29/INP (NBUFFX8)                               0.0361    0.0000 &   0.4439 r
  core/be/icc_place29/Z (NBUFFX8)                                 0.0491    0.0786 @   0.5224 r
  core/be/n77 (net)                             5      38.2402              0.0000     0.5224 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_03_0)                  0.0000     0.5224 r
  core/be/be_checker/wb_pkt_i[41] (net)                38.2402              0.0000     0.5224 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_03_0)          0.0000     0.5224 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      38.2402              0.0000     0.5224 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_03_0)   0.0000   0.5224 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  38.2402     0.0000     0.5224 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5224 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  38.2402   0.0000     0.5224 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[41] (saed90_64x32_2P)   0.0491  -0.0072 @   0.5152 r d 
  data arrival time                                                                    0.5152

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5152
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1766


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0361   0.1738     0.4438 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     1   3.7197     0.0000     0.4438 r
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4438 r
  core/be/be_calculator/wb_pkt_o[41] (net)              3.7197              0.0000     0.4438 r
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_03_0)            0.0000     0.4438 r
  core/be/wb_pkt[41] (net)                              3.7197              0.0000     0.4438 r
  core/be/icc_place29/INP (NBUFFX8)                               0.0361    0.0000 &   0.4439 r
  core/be/icc_place29/Z (NBUFFX8)                                 0.0491    0.0786 @   0.5224 r
  core/be/n77 (net)                             5      38.2402              0.0000     0.5224 r
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_03_0)                  0.0000     0.5224 r
  core/be/be_checker/wb_pkt_i[41] (net)                38.2402              0.0000     0.5224 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_03_0)          0.0000     0.5224 r
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      38.2402              0.0000     0.5224 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_03_0)   0.0000   0.5224 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  38.2402     0.0000     0.5224 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5224 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  38.2402   0.0000     0.5224 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[41] (saed90_64x32_2P)   0.0491  -0.0076 @   0.5148 r d 
  data arrival time                                                                    0.5148

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5148
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1775


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2681     0.2681
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0736   0.0000   0.2681 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0375   0.1754     0.4435 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   4.2000     0.0000     0.4435 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.4435 r
  core/be/be_calculator/wb_pkt_o[54] (net)              4.2000              0.0000     0.4435 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_03_0)            0.0000     0.4435 r
  core/be/wb_pkt[54] (net)                              4.2000              0.0000     0.4435 r
  core/be/icc_place34/INP (NBUFFX8)                               0.0375    0.0000 &   0.4435 r
  core/be/icc_place34/Z (NBUFFX8)                                 0.0496    0.0787 @   0.5222 r
  core/be/n82 (net)                             5      37.6730              0.0000     0.5222 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_03_0)                  0.0000     0.5222 r
  core/be/be_checker/wb_pkt_i[54] (net)                37.6730              0.0000     0.5222 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_03_0)          0.0000     0.5222 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      37.6730              0.0000     0.5222 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_03_0)   0.0000   0.5222 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  37.6730     0.0000     0.5222 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5222 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  37.6730   0.0000     0.5222 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[54] (saed90_64x32_2P)   0.0496  -0.0059 @   0.5163 r d 
  data arrival time                                                                    0.5163

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5163
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1777


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2681     0.2681
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0736   0.0000   0.2681 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0375   0.1754     0.4435 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   4.2000     0.0000     0.4435 r
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.4435 r
  core/be/be_calculator/wb_pkt_o[54] (net)              4.2000              0.0000     0.4435 r
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_03_0)            0.0000     0.4435 r
  core/be/wb_pkt[54] (net)                              4.2000              0.0000     0.4435 r
  core/be/icc_place34/INP (NBUFFX8)                               0.0375    0.0000 &   0.4435 r
  core/be/icc_place34/Z (NBUFFX8)                                 0.0496    0.0787 @   0.5222 r
  core/be/n82 (net)                             5      37.6730              0.0000     0.5222 r
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_03_0)                  0.0000     0.5222 r
  core/be/be_checker/wb_pkt_i[54] (net)                37.6730              0.0000     0.5222 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_03_0)          0.0000     0.5222 r
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      37.6730              0.0000     0.5222 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_03_0)   0.0000   0.5222 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  37.6730     0.0000     0.5222 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5222 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  37.6730   0.0000     0.5222 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[54] (saed90_64x32_2P)   0.0496  -0.0059 @   0.5163 r d 
  data arrival time                                                                    0.5163

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5163
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1790


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0365   0.1741     0.4441 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.8629     0.0000     0.4441 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4441 r
  core/be/be_calculator/wb_pkt_o[59] (net)              3.8629              0.0000     0.4441 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_03_0)            0.0000     0.4441 r
  core/be/wb_pkt[59] (net)                              3.8629              0.0000     0.4441 r
  core/be/icc_place45/INP (NBUFFX8)                               0.0365    0.0000 &   0.4442 r
  core/be/icc_place45/Z (NBUFFX8)                                 0.0495    0.0779 @   0.5221 r
  core/be/n93 (net)                             5      38.2983              0.0000     0.5221 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_03_0)                  0.0000     0.5221 r
  core/be/be_checker/wb_pkt_i[59] (net)                38.2983              0.0000     0.5221 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_03_0)          0.0000     0.5221 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      38.2983              0.0000     0.5221 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_03_0)   0.0000   0.5221 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  38.2983     0.0000     0.5221 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5221 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  38.2983   0.0000     0.5221 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0360  -0.0042 @   0.5179 r d 
  data arrival time                                                                    0.5179

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5179
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1793


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2688     0.2688
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0692   0.0000   0.2688 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0356   0.1735     0.4422 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.5393     0.0000     0.4422 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4422 r
  core/be/be_calculator/wb_pkt_o[60] (net)              3.5393              0.0000     0.4422 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_03_0)            0.0000     0.4422 r
  core/be/wb_pkt[60] (net)                              3.5393              0.0000     0.4422 r
  core/be/icc_place46/INP (NBUFFX8)                               0.0356    0.0000 &   0.4423 r
  core/be/icc_place46/Z (NBUFFX8)                                 0.0468    0.0767 @   0.5189 r
  core/be/n94 (net)                             5      31.8076              0.0000     0.5189 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_03_0)                  0.0000     0.5189 r
  core/be/be_checker/wb_pkt_i[60] (net)                31.8076              0.0000     0.5189 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_03_0)          0.0000     0.5189 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      31.8076              0.0000     0.5189 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_03_0)   0.0000   0.5189 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  31.8076     0.0000     0.5189 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5189 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  31.8076   0.0000     0.5189 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[60] (saed90_64x32_2P)   0.0340  -0.0008 @   0.5182 r d 
  data arrival time                                                                    0.5182

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3190     0.3190
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)   0.2515   0.0000    0.3190 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/Q (DFFX1)   0.0287    0.2065     0.5255 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (net)     1   2.0594      0.0000     0.5255 f
  core/be/be_calculator/calc_stage_reg/data_o[25] (bsg_dff_width_p415_0)    0.0000     0.5255 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__6_ (net)   2.0594    0.0000     0.5255 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (bsg_dff_width_p415_0)   0.0000     0.5255 f
  core/be/be_calculator/calc_stage_reg/data_i[108] (net)   2.0594           0.0000     0.5255 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/D (DFFX1)   0.0287   0.0000 &   0.5255 f
  data arrival time                                                                    0.5255

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3301     0.3301
  clock reconvergence pessimism                                            -0.0076     0.3225
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)          0.0000     0.3225 r
  library hold time                                                         0.0234     0.3459
  data required time                                                                   0.3459
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3459
  data arrival time                                                                   -0.5255
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1796


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2688     0.2688
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0692   0.0000   0.2688 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0356   0.1735     0.4422 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.5393     0.0000     0.4422 r
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4422 r
  core/be/be_calculator/wb_pkt_o[60] (net)              3.5393              0.0000     0.4422 r
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_03_0)            0.0000     0.4422 r
  core/be/wb_pkt[60] (net)                              3.5393              0.0000     0.4422 r
  core/be/icc_place46/INP (NBUFFX8)                               0.0356    0.0000 &   0.4423 r
  core/be/icc_place46/Z (NBUFFX8)                                 0.0468    0.0767 @   0.5189 r
  core/be/n94 (net)                             5      31.8076              0.0000     0.5189 r
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_03_0)                  0.0000     0.5189 r
  core/be/be_checker/wb_pkt_i[60] (net)                31.8076              0.0000     0.5189 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_03_0)          0.0000     0.5189 r
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      31.8076              0.0000     0.5189 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_03_0)   0.0000   0.5189 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  31.8076     0.0000     0.5189 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5189 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  31.8076   0.0000     0.5189 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[60] (saed90_64x32_2P)   0.0340  -0.0019 @   0.5171 r d 
  data arrival time                                                                    0.5171

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5171
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2682     0.2682
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0736   0.0000   0.2682 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0398   0.1769     0.4452 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   5.0611     0.0000     0.4452 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4452 r
  core/be/be_calculator/wb_pkt_o[52] (net)              5.0611              0.0000     0.4452 r
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_03_0)            0.0000     0.4452 r
  core/be/wb_pkt[52] (net)                              5.0611              0.0000     0.4452 r
  core/be/icc_place37/INP (NBUFFX8)                               0.0398    0.0001 &   0.4452 r
  core/be/icc_place37/Z (NBUFFX8)                                 0.0479    0.0785 @   0.5237 r
  core/be/n85 (net)                             5      34.9254              0.0000     0.5237 r
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_03_0)                  0.0000     0.5237 r
  core/be/be_checker/wb_pkt_i[52] (net)                34.9254              0.0000     0.5237 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_03_0)          0.0000     0.5237 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      34.9254              0.0000     0.5237 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_03_0)   0.0000   0.5237 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  34.9254     0.0000     0.5237 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5237 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  34.9254   0.0000     0.5237 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[52] (saed90_64x32_2P)   0.0347  -0.0053 @   0.5184 r d 
  data arrival time                                                                    0.5184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1798


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3260     0.3260
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1673   0.0000    0.3260 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0291    0.1996     0.5255 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   2.1079      0.0000     0.5255 f
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.5255 f
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   2.1079              0.0000     0.5255 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.5255 f
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   2.1079           0.0000     0.5255 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0291   0.0000 &   0.5255 f
  data arrival time                                                                    0.5255

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3347     0.3347
  clock reconvergence pessimism                                            -0.0065     0.3282
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.3282 r
  library hold time                                                         0.0174     0.3456
  data required time                                                                   0.3456
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3456
  data arrival time                                                                   -0.5255
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1799


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0365   0.1741     0.4441 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.8629     0.0000     0.4441 r
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4441 r
  core/be/be_calculator/wb_pkt_o[59] (net)              3.8629              0.0000     0.4441 r
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_03_0)            0.0000     0.4441 r
  core/be/wb_pkt[59] (net)                              3.8629              0.0000     0.4441 r
  core/be/icc_place45/INP (NBUFFX8)                               0.0365    0.0000 &   0.4442 r
  core/be/icc_place45/Z (NBUFFX8)                                 0.0495    0.0779 @   0.5221 r
  core/be/n93 (net)                             5      38.2983              0.0000     0.5221 r
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_03_0)                  0.0000     0.5221 r
  core/be/be_checker/wb_pkt_i[59] (net)                38.2983              0.0000     0.5221 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_03_0)          0.0000     0.5221 r
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      38.2983              0.0000     0.5221 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_03_0)   0.0000   0.5221 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  38.2983     0.0000     0.5221 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5221 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  38.2983   0.0000     0.5221 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0361  -0.0048 @   0.5172 r d 
  data arrival time                                                                    0.5172

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5172
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2759     0.2759
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/CLK (DFFX1)   0.1564   0.0000    0.2759 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/Q (DFFX1)   0.0289    0.1985     0.4744 f
  core/be/be_calculator/calc_stage_reg/data_o[91] (net)     1   2.0125      0.0000     0.4744 f
  core/be/be_calculator/calc_stage_reg/data_o[91] (bsg_dff_width_p415_0)    0.0000     0.4744 f
  core/be/be_calculator/calc_stage_r_1__pipe_int_v_ (net)   2.0125          0.0000     0.4744 f
  core/be/be_calculator/calc_stage_reg/data_i[174] (bsg_dff_width_p415_0)   0.0000     0.4744 f
  core/be/be_calculator/calc_stage_reg/data_i[174] (net)   2.0125           0.0000     0.4744 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/D (DFFX1)   0.0289   0.0000 &   0.4744 f
  data arrival time                                                                    0.4744

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2854     0.2854
  clock reconvergence pessimism                                            -0.0076     0.2778
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)          0.0000     0.2778 r
  library hold time                                                         0.0167     0.2944
  data required time                                                                   0.2944
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2944
  data arrival time                                                                   -0.4744
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2712     0.2712
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1524   0.0000   0.2712 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0290   0.1982   0.4694 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   2.0430   0.0000   0.4694 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.4694 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   2.0430      0.0000     0.4694 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.4694 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   2.0430   0.0000   0.4694 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0290   0.0000 &   0.4694 f
  data arrival time                                                                    0.4694

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2789     0.2789
  clock reconvergence pessimism                                            -0.0058     0.2731
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.2731 r
  library hold time                                                         0.0164     0.2894
  data required time                                                                   0.2894
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2894
  data arrival time                                                                   -0.4694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1800


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3239     0.3239
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.1672   0.0000    0.3239 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0290    0.1995     0.5234 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   2.0721      0.0000     0.5234 f
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.5234 f
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   2.0721              0.0000     0.5234 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.5234 f
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   2.0721           0.0000     0.5234 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0290   0.0000 &   0.5234 f
  data arrival time                                                                    0.5234

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3325     0.3325
  clock reconvergence pessimism                                            -0.0065     0.3260
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.3260 r
  library hold time                                                         0.0174     0.3434
  data required time                                                                   0.3434
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3434
  data arrival time                                                                   -0.5234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3241     0.3241
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1672   0.0000    0.3241 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0290    0.1995     0.5235 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   2.0588      0.0000     0.5235 f
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.5235 f
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   2.0588              0.0000     0.5235 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.5235 f
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   2.0588           0.0000     0.5235 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0290   0.0000 &   0.5235 f
  data arrival time                                                                    0.5235

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  clock reconvergence pessimism                                            -0.0065     0.3261
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.3261 r
  library hold time                                                         0.0174     0.3435
  data required time                                                                   0.3435
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3435
  data arrival time                                                                   -0.5235
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3144     0.3144
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.2406   0.0000   0.3144 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_37_/Q (DFFX1)   0.0290   0.2058   0.5202 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (net)     1   2.1718   0.0000   0.5202 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[37] (bsg_dff_width_p39_2)   0.0000   0.5202 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__37_ (net)   2.1718      0.0000     0.5202 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (bsg_dff_width_p39_3)   0.0000   0.5202 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[37] (net)   2.1718   0.0000   0.5202 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/D (DFFX1)   0.0290   0.0000 &   0.5202 f
  data arrival time                                                                    0.5202

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3234     0.3234
  clock reconvergence pessimism                                            -0.0058     0.3176
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_37_/CLK (DFFX1)   0.0000   0.3176 r
  library hold time                                                         0.0225     0.3401
  data required time                                                                   0.3401
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3401
  data arrival time                                                                   -0.5202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2714     0.2714
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1524   0.0000   0.2714 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0291   0.1983   0.4697 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   2.0879   0.0000   0.4697 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.4697 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   2.0879      0.0000     0.4697 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.4697 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   2.0879   0.0000   0.4697 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0291   0.0000 &   0.4697 f
  data arrival time                                                                    0.4697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2791     0.2791
  clock reconvergence pessimism                                            -0.0058     0.2733
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.2733 r
  library hold time                                                         0.0163     0.2896
  data required time                                                                   0.2896
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2896
  data arrival time                                                                   -0.4697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2712     0.2712
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1524   0.0000   0.2712 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0290   0.1982   0.4695 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   2.0678   0.0000   0.4695 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.4695 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   2.0678      0.0000     0.4695 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.4695 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   2.0678   0.0000   0.4695 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0290   0.0000 &   0.4695 f
  data arrival time                                                                    0.4695

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2789     0.2789
  clock reconvergence pessimism                                            -0.0058     0.2731
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.2731 r
  library hold time                                                         0.0163     0.2894
  data required time                                                                   0.2894
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2894
  data arrival time                                                                   -0.4695
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3323     0.3323
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.1766   0.0000    0.3323 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0298    0.2010     0.5332 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   2.4370      0.0000     0.5332 f
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.5332 f
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    2.4370              0.0000     0.5332 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.5332 f
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   2.4370           0.0000     0.5332 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0298   0.0000 &   0.5332 f
  data arrival time                                                                    0.5332

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3417     0.3417
  clock reconvergence pessimism                                            -0.0065     0.3352
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.3352 r
  library hold time                                                         0.0179     0.3531
  data required time                                                                   0.3531
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3531
  data arrival time                                                                   -0.5332
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2828     0.2828
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.1732   0.0000    0.2828 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0290    0.2000     0.4828 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   2.0707      0.0000     0.4828 f
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.4828 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   2.0707   0.0000     0.4828 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.4828 f
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   2.0707           0.0000     0.4828 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0290   0.0000 &   0.4828 f
  data arrival time                                                                    0.4828

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2925     0.2925
  clock reconvergence pessimism                                            -0.0076     0.2849
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.2849 r
  library hold time                                                         0.0178     0.3027
  data required time                                                                   0.3027
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3027
  data arrival time                                                                   -0.4828
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1801


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3167     0.3167
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.2408    0.0000     0.3167 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)     0.0287    0.2055     0.5222 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)     1   2.0134        0.0000     0.5222 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (bsg_dff_width_p25_0)       0.0000     0.5222 f
  core/be/be_calculator/exc_stage_r[4] (net)            2.0134              0.0000     0.5222 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (bsg_dff_width_p25_0)       0.0000     0.5222 f
  core/be/be_calculator/exc_stage_reg/data_i[9] (net)   2.0134              0.0000     0.5222 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)     0.0287    0.0000 &   0.5222 f
  data arrival time                                                                    0.5222

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3270     0.3270
  clock reconvergence pessimism                                            -0.0076     0.3194
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)             0.0000     0.3194 r
  library hold time                                                         0.0226     0.3420
  data required time                                                                   0.3420
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3420
  data arrival time                                                                   -0.5222
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2822     0.2822
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1732   0.0000   0.2822 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0291   0.2001     0.4822 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.1183     0.0000     0.4822 f
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.4822 f
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.1183              0.0000     0.4822 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.4822 f
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.1183           0.0000     0.4822 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0291   0.0000 &   0.4822 f
  data arrival time                                                                    0.4822

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2918     0.2918
  clock reconvergence pessimism                                            -0.0076     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.2842 r
  library hold time                                                         0.0178     0.3020
  data required time                                                                   0.3020
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3020
  data arrival time                                                                   -0.4822
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1802


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3170     0.3170
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)   0.2514   0.0000   0.3170 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/Q (DFFX1)   0.0286   0.2064     0.5234 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (net)     1   2.0241     0.0000     0.5234 f
  core/be/be_calculator/calc_stage_reg/data_o[124] (bsg_dff_width_p415_0)   0.0000     0.5234 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__22_ (net)   2.0241   0.0000     0.5234 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (bsg_dff_width_p415_0)   0.0000     0.5234 f
  core/be/be_calculator/calc_stage_reg/data_i[207] (net)   2.0241           0.0000     0.5234 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/D (DFFX1)   0.0286   0.0000 &   0.5234 f
  data arrival time                                                                    0.5234

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3274     0.3274
  clock reconvergence pessimism                                            -0.0076     0.3198
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)          0.0000     0.3198 r
  library hold time                                                         0.0234     0.3431
  data required time                                                                   0.3431
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3431
  data arrival time                                                                   -0.5234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2708     0.2708
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1524   0.0000   0.2708 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0294   0.1985   0.4694 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   2.2326   0.0000   0.4694 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.4694 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   2.2326      0.0000     0.4694 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.4694 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   2.2326   0.0000   0.4694 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0294   0.0000 &   0.4694 f
  data arrival time                                                                    0.4694

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2787     0.2787
  clock reconvergence pessimism                                            -0.0058     0.2728
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.2728 r
  library hold time                                                         0.0163     0.2891
  data required time                                                                   0.2891
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2891
  data arrival time                                                                   -0.4694
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3158     0.3158
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.2408   0.0000     0.3158 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/Q (DFFX1)    0.0287    0.2056     0.5214 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (net)     1   2.0520       0.0000     0.5214 f
  core/be/be_calculator/exc_stage_reg/data_o[14] (bsg_dff_width_p25_0)      0.0000     0.5214 f
  core/be/be_calculator/exc_stage_r[14] (net)           2.0520              0.0000     0.5214 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (bsg_dff_width_p25_0)      0.0000     0.5214 f
  core/be/be_calculator/exc_stage_reg/data_i[19] (net)   2.0520             0.0000     0.5214 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/D (DFFX1)    0.0287    0.0000 &   0.5214 f
  data arrival time                                                                    0.5214

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3261     0.3261
  clock reconvergence pessimism                                            -0.0076     0.3185
  core/be/be_calculator/exc_stage_reg/data_r_reg_19_/CLK (DFFX1)            0.0000     0.3185 r
  library hold time                                                         0.0226     0.3411
  data required time                                                                   0.3411
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3411
  data arrival time                                                                   -0.5214
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3135     0.3135
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.2369   0.0000   0.3135 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_7_/Q (DFFX1)   0.0288   0.2053   0.5188 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (net)     1   2.0654   0.0000   0.5188 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[7] (bsg_dff_width_p39_2)   0.0000   0.5188 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__7_ (net)   2.0654       0.0000     0.5188 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (bsg_dff_width_p39_3)   0.0000   0.5188 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[7] (net)   2.0654   0.0000   0.5188 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/D (DFFX1)   0.0288   0.0000 &   0.5188 f
  data arrival time                                                                    0.5188

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3221     0.3221
  clock reconvergence pessimism                                            -0.0058     0.3162
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.3162 r
  library hold time                                                         0.0223     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0609   0.1888     0.4588 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     3  12.9716     0.0000     0.4588 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4588 r
  core/be/be_calculator/wb_pkt_o[58] (net)             12.9716              0.0000     0.4588 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_03_0)            0.0000     0.4588 r
  core/be/wb_pkt[58] (net)                             12.9716              0.0000     0.4588 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_03_0)                  0.0000     0.4588 r
  core/be/be_checker/wb_pkt_i[58] (net)                12.9716              0.0000     0.4588 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_03_0)          0.0000     0.4588 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      12.9716              0.0000     0.4588 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_03_0)   0.0000   0.4588 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  12.9716     0.0000     0.4588 r
  core/be/be_checker/scheduler/int_regfile/U212/INP (NBUFFX2)     0.0609   -0.0017 &   0.4571 r
  core/be/be_checker/scheduler/int_regfile/U212/Z (NBUFFX2)       0.0489    0.0699 @   0.5269 r
  core/be/be_checker/scheduler/int_regfile/n99 (net)     2  19.6968         0.0000     0.5269 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5269 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  19.6968   0.0000     0.5269 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0353  -0.0080 @   0.5189 r d 
  data arrival time                                                                    0.5189

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3325     0.3325
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.1766   0.0000    0.3325 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0302    0.2013     0.5338 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   2.6049      0.0000     0.5338 f
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.5338 f
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    2.6049              0.0000     0.5338 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.5338 f
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   2.6049           0.0000     0.5338 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0302   0.0000 &   0.5338 f
  data arrival time                                                                    0.5338

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3422     0.3422
  clock reconvergence pessimism                                            -0.0065     0.3357
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.3357 r
  library hold time                                                         0.0178     0.3535
  data required time                                                                   0.3535
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3535
  data arrival time                                                                   -0.5338
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3164     0.3164
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)   0.2408   0.0000    0.3164 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/Q (DFFX1)   0.0289    0.2058     0.5222 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (net)     1   2.1374      0.0000     0.5222 f
  core/be/be_calculator/calc_stage_reg/data_o[94] (bsg_dff_width_p415_0)    0.0000     0.5222 f
  core/be/be_calculator/calc_stage_r_1__v_ (net)        2.1374              0.0000     0.5222 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (bsg_dff_width_p415_0)   0.0000     0.5222 f
  core/be/be_calculator/calc_stage_reg/data_i[177] (net)   2.1374           0.0000     0.5222 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/D (DFFX1)   0.0289   0.0000 &   0.5222 f
  data arrival time                                                                    0.5222

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3269     0.3269
  clock reconvergence pessimism                                            -0.0076     0.3193
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)          0.0000     0.3193 r
  library hold time                                                         0.0226     0.3419
  data required time                                                                   0.3419
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3419
  data arrival time                                                                   -0.5222
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2712     0.2712
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1524   0.0000   0.2712 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0293   0.1984   0.4696 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   2.1817   0.0000   0.4696 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.4696 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   2.1817      0.0000     0.4696 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.4696 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   2.1817   0.0000   0.4696 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0293   0.0000 &   0.4696 f
  data arrival time                                                                    0.4696

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2788     0.2788
  clock reconvergence pessimism                                            -0.0058     0.2730
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.2730 r
  library hold time                                                         0.0163     0.2893
  data required time                                                                   0.2893
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2893
  data arrival time                                                                   -0.4696
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1803


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3330     0.3330
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.1766   0.0000    0.3330 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0293    0.2006     0.5336 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   2.2318      0.0000     0.5336 f
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.5336 f
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    2.2318              0.0000     0.5336 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.5336 f
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   2.2318           0.0000     0.5336 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0293   0.0000 &   0.5336 f
  data arrival time                                                                    0.5336

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3418     0.3418
  clock reconvergence pessimism                                            -0.0065     0.3353
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.3353 r
  library hold time                                                         0.0180     0.3533
  data required time                                                                   0.3533
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3533
  data arrival time                                                                   -0.5336
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1804


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2821     0.2821
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1732   0.0000    0.2821 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0295    0.2004     0.4825 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   2.2797      0.0000     0.4825 f
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.4825 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   2.2797   0.0000     0.4825 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.4825 f
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   2.2797           0.0000     0.4825 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0295   0.0000 &   0.4825 f
  data arrival time                                                                    0.4825

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2918     0.2918
  clock reconvergence pessimism                                            -0.0076     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.2842 r
  library hold time                                                         0.0177     0.3019
  data required time                                                                   0.3019
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3019
  data arrival time                                                                   -0.4825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3333     0.3333
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.1773   0.0000    0.3333 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0289    0.2003     0.5336 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   2.0575      0.0000     0.5336 f
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.5336 f
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    2.0575              0.0000     0.5336 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.5336 f
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   2.0575           0.0000     0.5336 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0289   0.0000 &   0.5336 f
  data arrival time                                                                    0.5336

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3414     0.3414
  clock reconvergence pessimism                                            -0.0065     0.3350
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.3350 r
  library hold time                                                         0.0181     0.3530
  data required time                                                                   0.3530
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3530
  data arrival time                                                                   -0.5336
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1806


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3238     0.3238
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1672   0.0000    0.3238 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0294    0.1998     0.5237 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   2.2639      0.0000     0.5237 f
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.5237 f
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   2.2639              0.0000     0.5237 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.5237 f
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   2.2639           0.0000     0.5237 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0294   0.0000 &   0.5237 f
  data arrival time                                                                    0.5237

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3322     0.3322
  clock reconvergence pessimism                                            -0.0065     0.3257
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.3257 r
  library hold time                                                         0.0173     0.3430
  data required time                                                                   0.3430
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3430
  data arrival time                                                                   -0.5237
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3174     0.3174
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)   0.2514   0.0000   0.3174 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/Q (DFFX1)   0.0290   0.2067     0.5242 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (net)     1   2.1896     0.0000     0.5242 f
  core/be/be_calculator/calc_stage_reg/data_o[123] (bsg_dff_width_p415_0)   0.0000     0.5242 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__21_ (net)   2.1896   0.0000     0.5242 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (bsg_dff_width_p415_0)   0.0000     0.5242 f
  core/be/be_calculator/calc_stage_reg/data_i[206] (net)   2.1896           0.0000     0.5242 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/D (DFFX1)   0.0290   0.0000 &   0.5242 f
  data arrival time                                                                    0.5242

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3278     0.3278
  clock reconvergence pessimism                                            -0.0076     0.3202
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)          0.0000     0.3202 r
  library hold time                                                         0.0233     0.3435
  data required time                                                                   0.3435
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3435
  data arrival time                                                                   -0.5242
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2836     0.2836
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1732   0.0000   0.2836 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0295   0.2004     0.4840 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   2.3011     0.0000     0.4840 f
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.4840 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   2.3011   0.0000     0.4840 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.4840 f
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   2.3011           0.0000     0.4840 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0295   0.0000 &   0.4840 f
  data arrival time                                                                    0.4840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2932     0.2932
  clock reconvergence pessimism                                            -0.0076     0.2856
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.2856 r
  library hold time                                                         0.0177     0.3033
  data required time                                                                   0.3033
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3033
  data arrival time                                                                   -0.4840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2707     0.2707
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1524   0.0000   0.2707 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0309   0.1998   0.4705 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   2.8975   0.0000   0.4705 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.4705 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   2.8975      0.0000     0.4705 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.4705 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   2.8975   0.0000   0.4705 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0309   0.0000 &   0.4705 f
  data arrival time                                                                    0.4705

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2797     0.2797
  clock reconvergence pessimism                                            -0.0058     0.2739
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.2739 r
  library hold time                                                         0.0159     0.2898
  data required time                                                                   0.2898
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2898
  data arrival time                                                                   -0.4705
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2710     0.2710
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1525   0.0000   0.2710 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0303   0.1993   0.4703 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   2.6305   0.0000   0.4703 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.4703 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   2.6305      0.0000     0.4703 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.4703 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   2.6305   0.0000   0.4703 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0303   0.0000 &   0.4703 f
  data arrival time                                                                    0.4703

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2793     0.2793
  clock reconvergence pessimism                                            -0.0058     0.2735
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.2735 r
  library hold time                                                         0.0161     0.2895
  data required time                                                                   0.2895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2895
  data arrival time                                                                   -0.4703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2707     0.2707
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.1524   0.0000   0.2707 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0294   0.1986   0.4692 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   2.2459   0.0000   0.4692 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.4692 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   2.2459      0.0000     0.4692 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.4692 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   2.2459   0.0000   0.4692 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0294   0.0000 &   0.4693 f
  data arrival time                                                                    0.4693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2781     0.2781
  clock reconvergence pessimism                                            -0.0058     0.2723
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.2723 r
  library hold time                                                         0.0163     0.2885
  data required time                                                                   0.2885
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2885
  data arrival time                                                                   -0.4693
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1807


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2824     0.2824
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.1732   0.0000    0.2824 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0306    0.2013     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   2.7917      0.0000     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.4838 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   2.7917    0.0000     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   2.7917            0.0000     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0306   -0.0010 &   0.4828 f
  data arrival time                                                                    0.4828

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  clock reconvergence pessimism                                            -0.0076     0.2846
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.2846 r
  library hold time                                                         0.0174     0.3020
  data required time                                                                   0.3020
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3020
  data arrival time                                                                   -0.4828
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3147     0.3147
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.2369   0.0000   0.3147 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_4_/Q (DFFX1)   0.0293   0.2057   0.5204 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (net)     1   2.2665   0.0000   0.5204 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[4] (bsg_dff_width_p39_2)   0.0000   0.5204 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__4_ (net)   2.2665       0.0000     0.5204 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (bsg_dff_width_p39_3)   0.0000   0.5204 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[4] (net)   2.2665   0.0000   0.5204 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/D (DFFX1)   0.0293   0.0000 &   0.5204 f
  data arrival time                                                                    0.5204

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  clock reconvergence pessimism                                            -0.0058     0.3174
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.3174 r
  library hold time                                                         0.0222     0.3396
  data required time                                                                   0.3396
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3396
  data arrival time                                                                   -0.5204
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_108_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_191_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3197     0.3197
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/CLK (DFFX1)   0.2515   0.0000   0.3197 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_108_/Q (DFFX1)   0.0292   0.2069     0.5266 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (net)     1   2.2501     0.0000     0.5266 f
  core/be/be_calculator/calc_stage_reg/data_o[108] (bsg_dff_width_p415_0)   0.0000     0.5266 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__6_ (net)   2.2501    0.0000     0.5266 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (bsg_dff_width_p415_0)   0.0000     0.5266 f
  core/be/be_calculator/calc_stage_reg/data_i[191] (net)   2.2501           0.0000     0.5266 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/D (DFFX1)   0.0292   0.0000 &   0.5266 f
  data arrival time                                                                    0.5266

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3301     0.3301
  clock reconvergence pessimism                                            -0.0076     0.3225
  core/be/be_calculator/calc_stage_reg/data_r_reg_191_/CLK (DFFX1)          0.0000     0.3225 r
  library hold time                                                         0.0233     0.3458
  data required time                                                                   0.3458
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3458
  data arrival time                                                                   -0.5266
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1808


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.1771   0.0000    0.3339 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0297    0.2009     0.5348 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   2.4012      0.0000     0.5348 f
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.5348 f
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   2.4012              0.0000     0.5348 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.5348 f
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   2.4012           0.0000     0.5348 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0297   0.0000 &   0.5348 f
  data arrival time                                                                    0.5348

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  clock reconvergence pessimism                                            -0.0065     0.3361
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.3361 r
  library hold time                                                         0.0179     0.3540
  data required time                                                                   0.3540
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3540
  data arrival time                                                                   -0.5348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0609   0.1888     0.4588 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     3  12.9716     0.0000     0.4588 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4588 r
  core/be/be_calculator/wb_pkt_o[58] (net)             12.9716              0.0000     0.4588 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_03_0)            0.0000     0.4588 r
  core/be/wb_pkt[58] (net)                             12.9716              0.0000     0.4588 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_03_0)                  0.0000     0.4588 r
  core/be/be_checker/wb_pkt_i[58] (net)                12.9716              0.0000     0.4588 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_03_0)          0.0000     0.4588 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      12.9716              0.0000     0.4588 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_03_0)   0.0000   0.4588 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  12.9716     0.0000     0.4588 r
  core/be/be_checker/scheduler/int_regfile/U212/INP (NBUFFX2)     0.0609   -0.0017 &   0.4571 r
  core/be/be_checker/scheduler/int_regfile/U212/Z (NBUFFX2)       0.0489    0.0699 @   0.5269 r
  core/be/be_checker/scheduler/int_regfile/n99 (net)     2  19.6968         0.0000     0.5269 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5269 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  19.6968   0.0000     0.5269 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0353  -0.0087 @   0.5182 r d 
  data arrival time                                                                    0.5182

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_190_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3190     0.3190
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)   0.2515   0.0000   0.3190 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/Q (DFFX1)   0.0293   0.2070     0.5259 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (net)     1   2.2999     0.0000     0.5259 f
  core/be/be_calculator/calc_stage_reg/data_o[107] (bsg_dff_width_p415_0)   0.0000     0.5259 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__5_ (net)   2.2999    0.0000     0.5259 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (bsg_dff_width_p415_0)   0.0000     0.5259 f
  core/be/be_calculator/calc_stage_reg/data_i[190] (net)   2.2999           0.0000     0.5259 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/D (DFFX1)   0.0293   0.0000 &   0.5260 f
  data arrival time                                                                    0.5260

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3294     0.3294
  clock reconvergence pessimism                                            -0.0076     0.3217
  core/be/be_calculator/calc_stage_reg/data_r_reg_190_/CLK (DFFX1)          0.0000     0.3217 r
  library hold time                                                         0.0233     0.3451
  data required time                                                                   0.3451
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3451
  data arrival time                                                                   -0.5260
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3324     0.3324
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.1766   0.0000    0.3324 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0309    0.2018     0.5342 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   2.8932      0.0000     0.5342 f
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.5342 f
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    2.8932              0.0000     0.5342 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.5342 f
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   2.8932           0.0000     0.5342 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0309   0.0000 &   0.5343 f
  data arrival time                                                                    0.5343

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3422     0.3422
  clock reconvergence pessimism                                            -0.0065     0.3357
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.3357 r
  library hold time                                                         0.0177     0.3534
  data required time                                                                   0.3534
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3534
  data arrival time                                                                   -0.5343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_124_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3155     0.3155
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/CLK (DFFX1)   0.2513   0.0000    0.3155 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_41_/Q (DFFX1)   0.0307    0.2081     0.5235 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (net)     1   2.9006      0.0000     0.5235 f
  core/be/be_calculator/calc_stage_reg/data_o[41] (bsg_dff_width_p415_0)    0.0000     0.5235 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__22_ (net)   2.9006   0.0000     0.5235 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (bsg_dff_width_p415_0)   0.0000     0.5235 f
  core/be/be_calculator/calc_stage_reg/data_i[124] (net)   2.9006           0.0000     0.5235 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/D (DFFX1)   0.0307   0.0000 &   0.5236 f
  data arrival time                                                                    0.5236

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3273     0.3273
  clock reconvergence pessimism                                            -0.0076     0.3197
  core/be/be_calculator/calc_stage_reg/data_r_reg_124_/CLK (DFFX1)          0.0000     0.3197 r
  library hold time                                                         0.0229     0.3426
  data required time                                                                   0.3426
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3426
  data arrival time                                                                   -0.5236
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1809


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2824     0.2824
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.1732   0.0000    0.2824 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0294    0.2004     0.4828 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   2.2692      0.0000     0.4828 f
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.4828 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   2.2692   0.0000     0.4828 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.4828 f
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   2.2692           0.0000     0.4828 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0294   0.0000 &   0.4828 f
  data arrival time                                                                    0.4828

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2917     0.2917
  clock reconvergence pessimism                                            -0.0076     0.2841
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.2841 r
  library hold time                                                         0.0177     0.3018
  data required time                                                                   0.3018
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3018
  data arrival time                                                                   -0.4828
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3166     0.3166
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.2408    0.0000     0.3166 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_3_/Q (DFFX1)     0.0295    0.2062     0.5228 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (net)     1   2.3717        0.0000     0.5228 f
  core/be/be_calculator/exc_stage_reg/data_o[3] (bsg_dff_width_p25_0)       0.0000     0.5228 f
  core/be/be_calculator/exc_stage_r[3] (net)            2.3717              0.0000     0.5228 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (bsg_dff_width_p25_0)       0.0000     0.5228 f
  core/be/be_calculator/exc_stage_reg/data_i[8] (net)   2.3717              0.0000     0.5228 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/D (DFFX1)     0.0295    0.0000 &   0.5229 f
  data arrival time                                                                    0.5229

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3270     0.3270
  clock reconvergence pessimism                                            -0.0076     0.3194
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)             0.0000     0.3194 r
  library hold time                                                         0.0224     0.3418
  data required time                                                                   0.3418
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3418
  data arrival time                                                                   -0.5229
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1810


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2726     0.2726
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_86_/CLK (DFFX1)   0.1564   0.0000   0.2726 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_86_/Q (DFFX1)   0.0922   0.2406   0.5133 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[86] (net)    10  29.8268   0.0000   0.5133 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[86] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5133 f
  core/be/be_checker/scheduler/isd_status_o[8] (net)   29.8268              0.0000     0.5133 f
  core/be/be_checker/scheduler/isd_status_o[8] (bp_be_scheduler_03_0)       0.0000     0.5133 f
  core/be/be_checker/isd_status[7] (net)               29.8268              0.0000     0.5133 f
  core/be/be_checker/dispatch_pkt_o[238] (bp_be_checker_top_03_0)           0.0000     0.5133 f
  core/be/n149 (net)                                   29.8268              0.0000     0.5133 f
  core/be/be_calculator/IN8 (bp_be_calculator_top_03_0)                     0.0000     0.5133 f
  core/be/be_calculator/IN8 (net)                      29.8268              0.0000     0.5133 f
  core/be/be_calculator/calc_stage_reg/data_i[28] (bsg_dff_width_p415_0)    0.0000     0.5133 f
  core/be/be_calculator/calc_stage_reg/data_i[28] (net)  29.8268            0.0000     0.5133 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/D (DFFX1)   0.0922    0.0002 &   0.5135 f
  data arrival time                                                                    0.5135

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3298     0.3298
  clock reconvergence pessimism                                            -0.0076     0.3222
  core/be/be_calculator/calc_stage_reg/data_r_reg_28_/CLK (DFFX1)           0.0000     0.3222 r
  library hold time                                                         0.0102     0.3324
  data required time                                                                   0.3324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3324
  data arrival time                                                                   -0.5135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3166     0.3166
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.2408   0.0000     0.3166 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/Q (DFFX1)    0.0289    0.2058     0.5223 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (net)     1   2.1356       0.0000     0.5223 f
  core/be/be_calculator/exc_stage_reg/data_o[12] (bsg_dff_width_p25_0)      0.0000     0.5223 f
  core/be/be_calculator/exc_stage_r[12] (net)           2.1356              0.0000     0.5223 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (bsg_dff_width_p25_0)      0.0000     0.5223 f
  core/be/be_calculator/exc_stage_reg/data_i[17] (net)   2.1356             0.0000     0.5223 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/D (DFFX1)    0.0289    0.0000 &   0.5223 f
  data arrival time                                                                    0.5223

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3263     0.3263
  clock reconvergence pessimism                                            -0.0076     0.3187
  core/be/be_calculator/exc_stage_reg/data_r_reg_17_/CLK (DFFX1)            0.0000     0.3187 r
  library hold time                                                         0.0226     0.3413
  data required time                                                                   0.3413
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3413
  data arrival time                                                                   -0.5223
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3325     0.3325
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.1766   0.0000    0.3325 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0300    0.2011     0.5336 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   2.5397      0.0000     0.5336 f
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.5336 f
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   2.5397              0.0000     0.5336 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.5336 f
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   2.5397           0.0000     0.5336 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0300   0.0000 &   0.5337 f
  data arrival time                                                                    0.5337

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3413     0.3413
  clock reconvergence pessimism                                            -0.0065     0.3348
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.3348 r
  library hold time                                                         0.0178     0.3526
  data required time                                                                   0.3526
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3526
  data arrival time                                                                   -0.5337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3166     0.3166
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.2408   0.0000     0.3166 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/Q (DFFX1)    0.0291    0.2059     0.5224 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (net)     1   2.2028       0.0000     0.5224 f
  core/be/be_calculator/exc_stage_reg/data_o[13] (bsg_dff_width_p25_0)      0.0000     0.5224 f
  core/be/be_calculator/exc_stage_r[13] (net)           2.2028              0.0000     0.5224 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (bsg_dff_width_p25_0)      0.0000     0.5224 f
  core/be/be_calculator/exc_stage_reg/data_i[18] (net)   2.2028             0.0000     0.5224 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/D (DFFX1)    0.0291    0.0000 &   0.5224 f
  data arrival time                                                                    0.5224

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3264     0.3264
  clock reconvergence pessimism                                            -0.0076     0.3188
  core/be/be_calculator/exc_stage_reg/data_r_reg_18_/CLK (DFFX1)            0.0000     0.3188 r
  library hold time                                                         0.0225     0.3414
  data required time                                                                   0.3414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3414
  data arrival time                                                                   -0.5224
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3330     0.3330
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1767   0.0000    0.3330 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0294    0.2007     0.5336 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   2.2735      0.0000     0.5336 f
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.5336 f
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    2.2735              0.0000     0.5336 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.5336 f
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   2.2735           0.0000     0.5336 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0294   0.0000 &   0.5337 f
  data arrival time                                                                    0.5337

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3411     0.3411
  clock reconvergence pessimism                                            -0.0065     0.3346
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.3346 r
  library hold time                                                         0.0180     0.3526
  data required time                                                                   0.3526
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3526
  data arrival time                                                                   -0.5337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3194     0.3194
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)   0.2515   0.0000    0.3194 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/Q (DFFX1)   0.0292    0.2069     0.5263 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (net)     1   2.2810      0.0000     0.5263 f
  core/be/be_calculator/calc_stage_reg/data_o[31] (bsg_dff_width_p415_0)    0.0000     0.5263 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__12_ (net)   2.2810   0.0000     0.5263 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (bsg_dff_width_p415_0)   0.0000     0.5263 f
  core/be/be_calculator/calc_stage_reg/data_i[114] (net)   2.2810           0.0000     0.5263 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/D (DFFX1)   0.0292   0.0000 &   0.5263 f
  data arrival time                                                                    0.5263

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3296     0.3296
  clock reconvergence pessimism                                            -0.0076     0.3219
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)          0.0000     0.3219 r
  library hold time                                                         0.0232     0.3452
  data required time                                                                   0.3452
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3452
  data arrival time                                                                   -0.5263
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1811


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2763     0.2763
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.1564   0.0000   0.2763 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0301   0.1995     0.4757 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   2.5403     0.0000     0.4757 f
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.4757 f
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   2.5403          0.0000     0.4757 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.4757 f
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   2.5403           0.0000     0.4757 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0301   0.0000 &   0.4758 f
  data arrival time                                                                    0.4758

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2858     0.2858
  clock reconvergence pessimism                                            -0.0076     0.2782
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.2782 r
  library hold time                                                         0.0164     0.2946
  data required time                                                                   0.2946
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2946
  data arrival time                                                                   -0.4758
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2825     0.2825
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.1732   0.0000    0.2825 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0307    0.2013     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   2.7988      0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.4839 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   2.7988    0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   2.7988           0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0307   0.0000 &   0.4839 f
  data arrival time                                                                    0.4839

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  clock reconvergence pessimism                                            -0.0076     0.2853
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.2853 r
  library hold time                                                         0.0174     0.3027
  data required time                                                                   0.3027
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3027
  data arrival time                                                                   -0.4839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3335     0.3335
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.1772   0.0000    0.3335 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0302    0.2014     0.5349 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   2.6223      0.0000     0.5349 f
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.5349 f
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   2.6223              0.0000     0.5349 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.5349 f
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   2.6223           0.0000     0.5349 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0302   0.0000 &   0.5349 f
  data arrival time                                                                    0.5349

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  clock reconvergence pessimism                                            -0.0065     0.3359
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.3359 r
  library hold time                                                         0.0178     0.3537
  data required time                                                                   0.3537
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3537
  data arrival time                                                                   -0.5349
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2759     0.2759
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.1564   0.0000   0.2759 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0302   0.1995     0.4754 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.5730     0.0000     0.4754 f
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.4754 f
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.5730          0.0000     0.4754 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.4754 f
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.5730           0.0000     0.4754 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0302   0.0000 &   0.4754 f
  data arrival time                                                                    0.4754

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2854     0.2854
  clock reconvergence pessimism                                            -0.0076     0.2778
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.2778 r
  library hold time                                                         0.0164     0.2942
  data required time                                                                   0.2942
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2942
  data arrival time                                                                   -0.4754
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3166     0.3166
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)   0.2408    0.0000     0.3166 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)     0.0296    0.2063     0.5229 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)     1   2.4114        0.0000     0.5229 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (bsg_dff_width_p25_0)       0.0000     0.5229 f
  core/be/be_calculator/exc_stage_r[8] (net)            2.4114              0.0000     0.5229 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (bsg_dff_width_p25_0)      0.0000     0.5229 f
  core/be/be_calculator/exc_stage_reg/data_i[13] (net)   2.4114             0.0000     0.5229 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)    0.0296    0.0000 &   0.5229 f
  data arrival time                                                                    0.5229

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3269     0.3269
  clock reconvergence pessimism                                            -0.0076     0.3193
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)            0.0000     0.3193 r
  library hold time                                                         0.0224     0.3417
  data required time                                                                   0.3417
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3417
  data arrival time                                                                   -0.5229
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3329     0.3329
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.1766   0.0000    0.3329 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0301    0.2012     0.5341 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   2.5801      0.0000     0.5341 f
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.5341 f
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   2.5801              0.0000     0.5341 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.5341 f
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   2.5801           0.0000     0.5341 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0301   0.0000 &   0.5341 f
  data arrival time                                                                    0.5341

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  clock reconvergence pessimism                                            -0.0065     0.3351
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.3351 r
  library hold time                                                         0.0178     0.3529
  data required time                                                                   0.3529
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3529
  data arrival time                                                                   -0.5341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1812


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3235     0.3235
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1672   0.0000    0.3235 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0303    0.2006     0.5241 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   2.6427      0.0000     0.5241 f
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.5241 f
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   2.6427              0.0000     0.5241 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.5241 f
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   2.6427           0.0000     0.5241 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0303   0.0000 &   0.5241 f
  data arrival time                                                                    0.5241

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3322     0.3322
  clock reconvergence pessimism                                            -0.0065     0.3257
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.3257 r
  library hold time                                                         0.0171     0.3428
  data required time                                                                   0.3428
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3428
  data arrival time                                                                   -0.5241
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3323     0.3323
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.1766   0.0000    0.3323 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0304    0.2014     0.5337 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   2.6849      0.0000     0.5337 f
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.5337 f
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   2.6849              0.0000     0.5337 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.5337 f
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   2.6849           0.0000     0.5337 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0304   0.0000 &   0.5338 f
  data arrival time                                                                    0.5338

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3412     0.3412
  clock reconvergence pessimism                                            -0.0065     0.3347
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.3347 r
  library hold time                                                         0.0177     0.3525
  data required time                                                                   0.3525
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3525
  data arrival time                                                                   -0.5338
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1732   0.0000    0.2833 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0300    0.2008     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1   2.5090      0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.4841 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)   2.5090    0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)   2.5090            0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0300    0.0000 &   0.4842 f
  data arrival time                                                                    0.4842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  clock reconvergence pessimism                                            -0.0076     0.2853
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.2853 r
  library hold time                                                         0.0176     0.3029
  data required time                                                                   0.3029
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3029
  data arrival time                                                                   -0.4842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2726     0.2726
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1564   0.0000    0.2726 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0298    0.1992     0.4717 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   2.3955      0.0000     0.4717 f
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.4717 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   2.3955   0.0000     0.4717 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.4717 f
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   2.3955           0.0000     0.4717 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0298   0.0000 &   0.4718 f
  data arrival time                                                                    0.4718

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2816     0.2816
  clock reconvergence pessimism                                            -0.0076     0.2740
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.2740 r
  library hold time                                                         0.0165     0.2905
  data required time                                                                   0.2905
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2905
  data arrival time                                                                   -0.4718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3244     0.3244
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1673   0.0000    0.3244 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0300    0.2003     0.5247 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   2.5110      0.0000     0.5247 f
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.5247 f
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   2.5110              0.0000     0.5247 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.5247 f
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   2.5110           0.0000     0.5247 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0300   0.0000 &   0.5247 f
  data arrival time                                                                    0.5247

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3328     0.3328
  clock reconvergence pessimism                                            -0.0065     0.3263
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.3263 r
  library hold time                                                         0.0172     0.3434
  data required time                                                                   0.3434
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3434
  data arrival time                                                                   -0.5247
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2717     0.2717
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.1524   0.0000   0.2717 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0300   0.1990   0.4707 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   2.4842   0.0000   0.4707 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.4707 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   2.4842      0.0000     0.4707 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.4707 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   2.4842   0.0000   0.4707 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0300   0.0000 &   0.4708 f
  data arrival time                                                                    0.4708

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2791     0.2791
  clock reconvergence pessimism                                            -0.0058     0.2733
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.2733 r
  library hold time                                                         0.0161     0.2894
  data required time                                                                   0.2894
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2894
  data arrival time                                                                   -0.4708
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1813


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2832     0.2832
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.1732   0.0000    0.2832 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0302    0.2010     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   2.5881      0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.4841 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   2.5881    0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   2.5881            0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0302    0.0000 &   0.4841 f
  data arrival time                                                                    0.4841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2928     0.2928
  clock reconvergence pessimism                                            -0.0076     0.2852
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.2852 r
  library hold time                                                         0.0175     0.3028
  data required time                                                                   0.3028
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3028
  data arrival time                                                                   -0.4841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3134     0.3134
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.2369   0.0000   0.3134 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_6_/Q (DFFX1)   0.0311   0.2071   0.5206 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (net)     1   3.0469   0.0000   0.5206 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[6] (bsg_dff_width_p39_2)   0.0000   0.5206 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__6_ (net)   3.0469       0.0000     0.5206 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (bsg_dff_width_p39_3)   0.0000   0.5206 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[6] (net)   3.0469   0.0000   0.5206 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/D (DFFX1)   0.0311  -0.0006 &   0.5199 f
  data arrival time                                                                    0.5199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3226     0.3226
  clock reconvergence pessimism                                            -0.0058     0.3167
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.3167 r
  library hold time                                                         0.0218     0.3385
  data required time                                                                   0.3385
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3385
  data arrival time                                                                   -0.5199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3258     0.3258
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1673   0.0000    0.3258 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0303    0.2006     0.5264 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   2.6386      0.0000     0.5264 f
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.5264 f
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   2.6386              0.0000     0.5264 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.5264 f
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   2.6386           0.0000     0.5264 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0303   0.0000 &   0.5264 f
  data arrival time                                                                    0.5264

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3344     0.3344
  clock reconvergence pessimism                                            -0.0065     0.3279
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.3279 r
  library hold time                                                         0.0171     0.3450
  data required time                                                                   0.3450
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3450
  data arrival time                                                                   -0.5264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1814


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2817     0.2817
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1732   0.0000     0.2817 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0302    0.2010     0.4827 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   2.6062       0.0000     0.4827 f
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.4827 f
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   2.6062             0.0000     0.4827 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.4827 f
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   2.6062            0.0000     0.4827 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0302    0.0000 &   0.4827 f
  data arrival time                                                                    0.4827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2913     0.2913
  clock reconvergence pessimism                                            -0.0076     0.2837
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.2837 r
  library hold time                                                         0.0175     0.3013
  data required time                                                                   0.3013
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3013
  data arrival time                                                                   -0.4827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2713     0.2713
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1524   0.0000   0.2713 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0312   0.2000   0.4713 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   2.9946   0.0000   0.4713 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.4713 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   2.9946      0.0000     0.4713 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.4713 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   2.9946   0.0000   0.4713 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0312  -0.0009 &   0.4704 f
  data arrival time                                                                    0.4704

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2789     0.2789
  clock reconvergence pessimism                                            -0.0058     0.2731
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.2731 r
  library hold time                                                         0.0159     0.2889
  data required time                                                                   0.2889
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2889
  data arrival time                                                                   -0.4704
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2832     0.2832
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.1732   0.0000    0.2832 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0301    0.2009     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1   2.5559      0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.4841 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)   2.5559    0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)   2.5559           0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0301   0.0000 &   0.4841 f
  data arrival time                                                                    0.4841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2927     0.2927
  clock reconvergence pessimism                                            -0.0076     0.2851
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.2851 r
  library hold time                                                         0.0176     0.3026
  data required time                                                                   0.3026
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3026
  data arrival time                                                                   -0.4841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_94_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3162     0.3162
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/CLK (DFFX1)   0.2408   0.0000    0.3162 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_11_/Q (DFFX1)   0.0301    0.2067     0.5230 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (net)     1   2.6492      0.0000     0.5230 f
  core/be/be_calculator/calc_stage_reg/data_o[11] (bsg_dff_width_p415_0)    0.0000     0.5230 f
  core/be/be_calculator/calc_stage_r_0__v_ (net)        2.6492              0.0000     0.5230 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (bsg_dff_width_p415_0)    0.0000     0.5230 f
  core/be/be_calculator/calc_stage_reg/data_i[94] (net)   2.6492            0.0000     0.5230 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/D (DFFX1)   0.0301    0.0000 &   0.5230 f
  data arrival time                                                                    0.5230

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3268     0.3268
  clock reconvergence pessimism                                            -0.0076     0.3192
  core/be/be_calculator/calc_stage_reg/data_r_reg_94_/CLK (DFFX1)           0.0000     0.3192 r
  library hold time                                                         0.0223     0.3415
  data required time                                                                   0.3415
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3415
  data arrival time                                                                   -0.5230
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3173     0.3173
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/CLK (DFFX1)   0.2514   0.0000    0.3173 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_43_/Q (DFFX1)   0.0307    0.2081     0.5254 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (net)     1   2.9221      0.0000     0.5254 f
  core/be/be_calculator/calc_stage_reg/data_o[43] (bsg_dff_width_p415_0)    0.0000     0.5254 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__24_ (net)   2.9221   0.0000     0.5254 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (bsg_dff_width_p415_0)   0.0000     0.5254 f
  core/be/be_calculator/calc_stage_reg/data_i[126] (net)   2.9221           0.0000     0.5254 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/D (DFFX1)   0.0307   0.0000 &   0.5254 f
  data arrival time                                                                    0.5254

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3286     0.3286
  clock reconvergence pessimism                                            -0.0076     0.3210
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)          0.0000     0.3210 r
  library hold time                                                         0.0229     0.3439
  data required time                                                                   0.3439
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3439
  data arrival time                                                                   -0.5254
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3331     0.3331
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.1774   0.0000    0.3331 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0309    0.2019     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   2.9131      0.0000     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.5350 f
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    2.9131              0.0000     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   2.9131           0.0000     0.5350 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0309  -0.0004 &   0.5346 f
  data arrival time                                                                    0.5346

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3419     0.3419
  clock reconvergence pessimism                                            -0.0065     0.3354
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.3354 r
  library hold time                                                         0.0177     0.3531
  data required time                                                                   0.3531
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3531
  data arrival time                                                                   -0.5346
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3334     0.3334
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.1771   0.0000    0.3334 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0302    0.2013     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   2.5879      0.0000     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.5347 f
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   2.5879              0.0000     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   2.5879           0.0000     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0302   0.0000 &   0.5347 f
  data arrival time                                                                    0.5347

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3419     0.3419
  clock reconvergence pessimism                                            -0.0065     0.3354
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.3354 r
  library hold time                                                         0.0178     0.3532
  data required time                                                                   0.3532
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3532
  data arrival time                                                                   -0.5347
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1815


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2713     0.2713
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1524   0.0000   0.2713 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0304   0.1994   0.4706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   2.6679   0.0000   0.4706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.4706 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   2.6679      0.0000     0.4706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.4706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   2.6679   0.0000   0.4706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0304   0.0000 &   0.4707 f
  data arrival time                                                                    0.4707

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2789     0.2789
  clock reconvergence pessimism                                            -0.0058     0.2730
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.2730 r
  library hold time                                                         0.0160     0.2891
  data required time                                                                   0.2891
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2891
  data arrival time                                                                   -0.4707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3167     0.3167
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.2408    0.0000     0.3167 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_2_/Q (DFFX1)     0.0300    0.2066     0.5233 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (net)     1   2.6018        0.0000     0.5233 f
  core/be/be_calculator/exc_stage_reg/data_o[2] (bsg_dff_width_p25_0)       0.0000     0.5233 f
  core/be/be_calculator/exc_stage_r[2] (net)            2.6018              0.0000     0.5233 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (bsg_dff_width_p25_0)       0.0000     0.5233 f
  core/be/be_calculator/exc_stage_reg/data_i[7] (net)   2.6018              0.0000     0.5233 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/D (DFFX1)     0.0300    0.0000 &   0.5233 f
  data arrival time                                                                    0.5233

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3270     0.3270
  clock reconvergence pessimism                                            -0.0076     0.3194
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)             0.0000     0.3194 r
  library hold time                                                         0.0223     0.3418
  data required time                                                                   0.3418
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3418
  data arrival time                                                                   -0.5233
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2715     0.2715
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1525   0.0000   0.2715 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0291   0.1983   0.4698 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   2.0951   0.0000   0.4698 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.4698 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   2.0951      0.0000     0.4698 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.4698 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   2.0951   0.0000   0.4698 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0291   0.0000 &   0.4698 f
  data arrival time                                                                    0.4698

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2777     0.2777
  clock reconvergence pessimism                                            -0.0058     0.2718
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.2718 r
  library hold time                                                         0.0163     0.2882
  data required time                                                                   0.2882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2882
  data arrival time                                                                   -0.4698
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1816


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3238     0.3238
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.1672   0.0000    0.3238 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0303    0.2005     0.5244 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   2.6351      0.0000     0.5244 f
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.5244 f
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   2.6351              0.0000     0.5244 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.5244 f
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   2.6351           0.0000     0.5244 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0303   0.0000 &   0.5244 f
  data arrival time                                                                    0.5244

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3321     0.3321
  clock reconvergence pessimism                                            -0.0065     0.3257
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.3257 r
  library hold time                                                         0.0171     0.3428
  data required time                                                                   0.3428
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3428
  data arrival time                                                                   -0.5244
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2828     0.2828
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.1732   0.0000   0.2828 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0302   0.2010     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   2.6210     0.0000     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.4838 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   2.6210   0.0000     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   2.6210           0.0000     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0302   0.0000 &   0.4838 f
  data arrival time                                                                    0.4838

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  clock reconvergence pessimism                                            -0.0076     0.2846
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.2846 r
  library hold time                                                         0.0175     0.3022
  data required time                                                                   0.3022
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3022
  data arrival time                                                                   -0.4838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3189     0.3189
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)   0.2525   0.0000    0.3189 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/Q (DFFX1)   0.0306    0.2081     0.5271 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (net)     1   2.8851      0.0000     0.5271 f
  core/be/be_calculator/calc_stage_reg/data_o[18] (bsg_dff_width_p415_0)    0.0000     0.5271 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__6_ (net)   2.8851    0.0000     0.5271 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (bsg_dff_width_p415_0)   0.0000     0.5271 f
  core/be/be_calculator/calc_stage_reg/data_i[101] (net)   2.8851           0.0000     0.5271 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/D (DFFX1)   0.0306   0.0000 &   0.5271 f
  data arrival time                                                                    0.5271

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3301     0.3301
  clock reconvergence pessimism                                            -0.0076     0.3225
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)          0.0000     0.3225 r
  library hold time                                                         0.0229     0.3454
  data required time                                                                   0.3454
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3454
  data arrival time                                                                   -0.5271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_107_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3189     0.3189
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)   0.2525   0.0000    0.3189 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/Q (DFFX1)   0.0300    0.2076     0.5265 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (net)     1   2.5895      0.0000     0.5265 f
  core/be/be_calculator/calc_stage_reg/data_o[24] (bsg_dff_width_p415_0)    0.0000     0.5265 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__5_ (net)   2.5895    0.0000     0.5265 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (bsg_dff_width_p415_0)   0.0000     0.5265 f
  core/be/be_calculator/calc_stage_reg/data_i[107] (net)   2.5895           0.0000     0.5265 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/D (DFFX1)   0.0300   0.0000 &   0.5266 f
  data arrival time                                                                    0.5266

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3294     0.3294
  clock reconvergence pessimism                                            -0.0076     0.3218
  core/be/be_calculator/calc_stage_reg/data_r_reg_107_/CLK (DFFX1)          0.0000     0.3218 r
  library hold time                                                         0.0231     0.3449
  data required time                                                                   0.3449
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3449
  data arrival time                                                                   -0.5266
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3338     0.3338
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.1770   0.0000    0.3338 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0305    0.2015     0.5353 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.7239      0.0000     0.5353 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.5353 f
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.7239              0.0000     0.5353 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.5353 f
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.7239           0.0000     0.5353 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0305   0.0000 &   0.5353 f
  data arrival time                                                                    0.5353

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  clock reconvergence pessimism                                            -0.0065     0.3359
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.3359 r
  library hold time                                                         0.0177     0.3536
  data required time                                                                   0.3536
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3536
  data arrival time                                                                   -0.5353
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3330     0.3330
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1767   0.0000    0.3330 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0306    0.2016     0.5346 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   2.7776      0.0000     0.5346 f
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.5346 f
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   2.7776              0.0000     0.5346 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.5346 f
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   2.7776           0.0000     0.5346 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0306   0.0000 &   0.5346 f
  data arrival time                                                                    0.5346

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3417     0.3417
  clock reconvergence pessimism                                            -0.0065     0.3353
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.3353 r
  library hold time                                                         0.0177     0.3529
  data required time                                                                   0.3529
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3529
  data arrival time                                                                   -0.5346
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2712     0.2712
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1524   0.0000   0.2712 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0304   0.1994   0.4706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   2.6709   0.0000   0.4706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.4706 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   2.6709      0.0000     0.4706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.4706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   2.6709   0.0000   0.4706 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0304   0.0000 &   0.4706 f
  data arrival time                                                                    0.4706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2787     0.2787
  clock reconvergence pessimism                                            -0.0058     0.2728
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.2728 r
  library hold time                                                         0.0160     0.2889
  data required time                                                                   0.2889
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2889
  data arrival time                                                                   -0.4706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3239     0.3239
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.1672   0.0000    0.3239 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0303    0.2006     0.5244 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   2.6532      0.0000     0.5244 f
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.5244 f
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   2.6532              0.0000     0.5244 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.5244 f
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   2.6532           0.0000     0.5244 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0303   0.0000 &   0.5245 f
  data arrival time                                                                    0.5245

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3322     0.3322
  clock reconvergence pessimism                                            -0.0065     0.3257
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.3257 r
  library hold time                                                         0.0171     0.3428
  data required time                                                                   0.3428
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3428
  data arrival time                                                                   -0.5245
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3194     0.3194
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)   0.2515   0.0000    0.3194 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/Q (DFFX1)   0.0305    0.2079     0.5273 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (net)     1   2.8170      0.0000     0.5273 f
  core/be/be_calculator/calc_stage_reg/data_o[30] (bsg_dff_width_p415_0)    0.0000     0.5273 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__11_ (net)   2.8170   0.0000     0.5273 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (bsg_dff_width_p415_0)   0.0000     0.5273 f
  core/be/be_calculator/calc_stage_reg/data_i[113] (net)   2.8170           0.0000     0.5273 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/D (DFFX1)   0.0305  -0.0005 &   0.5269 f
  data arrival time                                                                    0.5269

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3298     0.3298
  clock reconvergence pessimism                                            -0.0076     0.3222
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)          0.0000     0.3222 r
  library hold time                                                         0.0230     0.3451
  data required time                                                                   0.3451
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3451
  data arrival time                                                                   -0.5269
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2835     0.2835
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.1732   0.0000    0.2835 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0305    0.2012     0.4848 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   2.7414      0.0000     0.4848 f
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.4848 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   2.7414   0.0000     0.4848 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.4848 f
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   2.7414           0.0000     0.4848 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0305   0.0000 &   0.4848 f
  data arrival time                                                                    0.4848

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2932     0.2932
  clock reconvergence pessimism                                            -0.0076     0.2856
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.2856 r
  library hold time                                                         0.0175     0.3031
  data required time                                                                   0.3031
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3031
  data arrival time                                                                   -0.4848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3240     0.3240
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1672   0.0000    0.3240 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0306    0.2008     0.5248 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   2.7580      0.0000     0.5248 f
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.5248 f
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   2.7580              0.0000     0.5248 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.5248 f
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   2.7580           0.0000     0.5248 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0306   0.0000 &   0.5248 f
  data arrival time                                                                    0.5248

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  clock reconvergence pessimism                                            -0.0065     0.3261
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.3261 r
  library hold time                                                         0.0170     0.3431
  data required time                                                                   0.3431
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3431
  data arrival time                                                                   -0.5248
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_123_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3171     0.3171
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)   0.2514   0.0000    0.3171 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/Q (DFFX1)   0.0303    0.2078     0.5249 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (net)     1   2.7264      0.0000     0.5249 f
  core/be/be_calculator/calc_stage_reg/data_o[40] (bsg_dff_width_p415_0)    0.0000     0.5249 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__21_ (net)   2.7264   0.0000     0.5249 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (bsg_dff_width_p415_0)   0.0000     0.5249 f
  core/be/be_calculator/calc_stage_reg/data_i[123] (net)   2.7264           0.0000     0.5249 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/D (DFFX1)   0.0303   0.0000 &   0.5249 f
  data arrival time                                                                    0.5249

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3278     0.3278
  clock reconvergence pessimism                                            -0.0076     0.3202
  core/be/be_calculator/calc_stage_reg/data_r_reg_123_/CLK (DFFX1)          0.0000     0.3202 r
  library hold time                                                         0.0230     0.3432
  data required time                                                                   0.3432
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3432
  data arrival time                                                                   -0.5249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1732   0.0000    0.2833 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0305    0.2012     0.4845 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   2.7187      0.0000     0.4845 f
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.4845 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   2.7187    0.0000     0.4845 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.4845 f
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   2.7187            0.0000     0.4845 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0305    0.0000 &   0.4845 f
  data arrival time                                                                    0.4845

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  clock reconvergence pessimism                                            -0.0076     0.2853
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.2853 r
  library hold time                                                         0.0175     0.3028
  data required time                                                                   0.3028
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3028
  data arrival time                                                                   -0.4845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2713     0.2713
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1524   0.0000   0.2713 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0306   0.1996   0.4708 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   2.7691   0.0000   0.4708 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.4708 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   2.7691      0.0000     0.4708 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.4708 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   2.7691   0.0000   0.4708 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0306   0.0000 &   0.4709 f
  data arrival time                                                                    0.4709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2790     0.2790
  clock reconvergence pessimism                                            -0.0058     0.2731
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.2731 r
  library hold time                                                         0.0160     0.2891
  data required time                                                                   0.2891
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2891
  data arrival time                                                                   -0.4709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1817


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2759     0.2759
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.1564   0.0000   0.2759 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0307   0.2000     0.4759 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   2.8054     0.0000     0.4759 f
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.4759 f
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   2.8054          0.0000     0.4759 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.4759 f
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   2.8054           0.0000     0.4759 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0307   0.0000 &   0.4759 f
  data arrival time                                                                    0.4759

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2855     0.2855
  clock reconvergence pessimism                                            -0.0076     0.2779
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.2779 r
  library hold time                                                         0.0162     0.2941
  data required time                                                                   0.2941
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2941
  data arrival time                                                                   -0.4759
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2707     0.2707
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1524   0.0000   0.2707 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0307   0.1996   0.4703 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   2.7774   0.0000   0.4703 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.4703 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   2.7774      0.0000     0.4703 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.4703 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   2.7774   0.0000   0.4703 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0307   0.0000 &   0.4703 f
  data arrival time                                                                    0.4703

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2783     0.2783
  clock reconvergence pessimism                                            -0.0058     0.2725
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.2725 r
  library hold time                                                         0.0160     0.2885
  data required time                                                                   0.2885
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2885
  data arrival time                                                                   -0.4703
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1818


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3146     0.3146
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.2406   0.0000   0.3146 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_36_/Q (DFFX1)   0.0308   0.2073   0.5218 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (net)     1   2.9439   0.0000   0.5218 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[36] (bsg_dff_width_p39_2)   0.0000   0.5218 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__36_ (net)   2.9439      0.0000     0.5218 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (bsg_dff_width_p39_3)   0.0000   0.5218 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[36] (net)   2.9439   0.0000   0.5218 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/D (DFFX1)   0.0308   0.0000 &   0.5218 f
  data arrival time                                                                    0.5218

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3236     0.3236
  clock reconvergence pessimism                                            -0.0058     0.3178
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_36_/CLK (DFFX1)   0.0000   0.3178 r
  library hold time                                                         0.0222     0.3400
  data required time                                                                   0.3400
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3400
  data arrival time                                                                   -0.5218
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3337     0.3337
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.1773   0.0000    0.3337 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0307    0.2017     0.5354 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   2.8148      0.0000     0.5354 f
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.5354 f
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   2.8148              0.0000     0.5354 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.5354 f
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   2.8148           0.0000     0.5354 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0307   0.0000 &   0.5354 f
  data arrival time                                                                    0.5354

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3423     0.3423
  clock reconvergence pessimism                                            -0.0065     0.3358
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.3358 r
  library hold time                                                         0.0177     0.3535
  data required time                                                                   0.3535
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3535
  data arrival time                                                                   -0.5354
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)   0.2525   0.0000    0.3185 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/Q (DFFX1)   0.0291    0.2069     0.5254 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (net)     1   2.2146      0.0000     0.5254 f
  core/be/be_calculator/calc_stage_reg/data_o[35] (bsg_dff_width_p415_0)    0.0000     0.5254 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__16_ (net)   2.2146   0.0000     0.5254 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (bsg_dff_width_p415_0)   0.0000     0.5254 f
  core/be/be_calculator/calc_stage_reg/data_i[118] (net)   2.2146           0.0000     0.5254 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/D (DFFX1)   0.0291   0.0000 &   0.5254 f
  data arrival time                                                                    0.5254

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3278     0.3278
  clock reconvergence pessimism                                            -0.0076     0.3202
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)          0.0000     0.3202 r
  library hold time                                                         0.0233     0.3435
  data required time                                                                   0.3435
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3435
  data arrival time                                                                   -0.5254
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3261     0.3261
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1673   0.0000    0.3261 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0294    0.1998     0.5259 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   2.2571      0.0000     0.5259 f
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.5259 f
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   2.2571              0.0000     0.5259 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.5259 f
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   2.2571           0.0000     0.5259 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0294   0.0000 &   0.5260 f
  data arrival time                                                                    0.5260

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3332     0.3332
  clock reconvergence pessimism                                            -0.0065     0.3267
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.3267 r
  library hold time                                                         0.0173     0.3440
  data required time                                                                   0.3440
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3440
  data arrival time                                                                   -0.5260
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2821     0.2821
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1732   0.0000    0.2821 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0307    0.2014     0.4835 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   2.8277      0.0000     0.4835 f
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.4835 f
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    2.8277              0.0000     0.4835 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.4835 f
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   2.8277           0.0000     0.4835 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0307   0.0000 &   0.4836 f
  data arrival time                                                                    0.4836

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2918     0.2918
  clock reconvergence pessimism                                            -0.0076     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.2842 r
  library hold time                                                         0.0174     0.3016
  data required time                                                                   0.3016
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3016
  data arrival time                                                                   -0.4836
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1819


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3333     0.3333
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.1767   0.0000    0.3333 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0309    0.2018     0.5351 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   2.9070      0.0000     0.5351 f
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.5351 f
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   2.9070              0.0000     0.5351 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.5351 f
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   2.9070           0.0000     0.5351 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0309   0.0000 &   0.5352 f
  data arrival time                                                                    0.5352

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3421     0.3421
  clock reconvergence pessimism                                            -0.0065     0.3356
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.3356 r
  library hold time                                                         0.0176     0.3532
  data required time                                                                   0.3532
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3532
  data arrival time                                                                   -0.5352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3240     0.3240
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.1672   0.0000    0.3240 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0308    0.2010     0.5250 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   2.8631      0.0000     0.5250 f
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.5250 f
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   2.8631              0.0000     0.5250 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.5250 f
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   2.8631           0.0000     0.5250 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0308   0.0000 &   0.5250 f
  data arrival time                                                                    0.5250

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3325     0.3325
  clock reconvergence pessimism                                            -0.0065     0.3260
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.3260 r
  library hold time                                                         0.0170     0.3430
  data required time                                                                   0.3430
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3430
  data arrival time                                                                   -0.5250
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3260     0.3260
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1673   0.0000    0.3260 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0309    0.2011     0.5270 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   2.9156      0.0000     0.5270 f
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.5270 f
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   2.9156              0.0000     0.5270 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.5270 f
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   2.9156           0.0000     0.5270 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0309   0.0000 &   0.5271 f
  data arrival time                                                                    0.5271

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3346     0.3346
  clock reconvergence pessimism                                            -0.0065     0.3281
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.3281 r
  library hold time                                                         0.0170     0.3450
  data required time                                                                   0.3450
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3450
  data arrival time                                                                   -0.5271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1820


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_113_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_196_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3194     0.3194
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/CLK (DFFX1)   0.2515   0.0000   0.3194 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_113_/Q (DFFX1)   0.0303   0.2077     0.5271 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (net)     1   2.7181     0.0000     0.5271 f
  core/be/be_calculator/calc_stage_reg/data_o[113] (bsg_dff_width_p415_0)   0.0000     0.5271 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__11_ (net)   2.7181   0.0000     0.5271 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (bsg_dff_width_p415_0)   0.0000     0.5271 f
  core/be/be_calculator/calc_stage_reg/data_i[196] (net)   2.7181           0.0000     0.5271 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/D (DFFX1)   0.0303   0.0000 &   0.5271 f
  data arrival time                                                                    0.5271

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3297     0.3297
  clock reconvergence pessimism                                            -0.0076     0.3220
  core/be/be_calculator/calc_stage_reg/data_r_reg_196_/CLK (DFFX1)          0.0000     0.3220 r
  library hold time                                                         0.0230     0.3451
  data required time                                                                   0.3451
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3451
  data arrival time                                                                   -0.5271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2832     0.2832
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.1732   0.0000    0.2832 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0301    0.2009     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   2.5513      0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.4841 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   2.5513    0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   2.5513           0.0000     0.4841 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0301   0.0000 &   0.4841 f
  data arrival time                                                                    0.4841

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2921     0.2921
  clock reconvergence pessimism                                            -0.0076     0.2844
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.2844 r
  library hold time                                                         0.0176     0.3020
  data required time                                                                   0.3020
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3020
  data arrival time                                                                   -0.4841
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3148     0.3148
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.2379   0.0000   0.3148 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_0_/Q (DFFX1)   0.0306   0.2068   0.5217 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (net)     1   2.8350   0.0000   0.5217 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[0] (bsg_dff_width_p39_2)   0.0000   0.5217 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__0_ (net)   2.8350       0.0000     0.5217 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (bsg_dff_width_p39_3)   0.0000   0.5217 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[0] (net)   2.8350   0.0000   0.5217 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/D (DFFX1)   0.0306   0.0000 &   0.5217 f
  data arrival time                                                                    0.5217

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3234     0.3234
  clock reconvergence pessimism                                            -0.0058     0.3176
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3176 r
  library hold time                                                         0.0220     0.3395
  data required time                                                                   0.3395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3395
  data arrival time                                                                   -0.5217
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1821


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_126_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/CLK (DFFX1)   0.2520   0.0000   0.3182 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_126_/Q (DFFX1)   0.0303   0.2079     0.5261 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (net)     1   2.7509     0.0000     0.5261 f
  core/be/be_calculator/calc_stage_reg/data_o[126] (bsg_dff_width_p415_0)   0.0000     0.5261 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__24_ (net)   2.7509   0.0000     0.5261 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (bsg_dff_width_p415_0)   0.0000     0.5261 f
  core/be/be_calculator/calc_stage_reg/data_i[209] (net)   2.7509           0.0000     0.5261 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/D (DFFX1)   0.0303   0.0000 &   0.5261 f
  data arrival time                                                                    0.5261

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3285     0.3285
  clock reconvergence pessimism                                            -0.0076     0.3209
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)          0.0000     0.3209 r
  library hold time                                                         0.0230     0.3439
  data required time                                                                   0.3439
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3439
  data arrival time                                                                   -0.5261
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2709     0.2709
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1524   0.0000   0.2709 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0311   0.1999   0.4708 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   2.9574   0.0000   0.4708 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.4708 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   2.9574      0.0000     0.4708 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.4708 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   2.9574   0.0000   0.4708 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0311   0.0000 &   0.4709 f
  data arrival time                                                                    0.4709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2786     0.2786
  clock reconvergence pessimism                                            -0.0058     0.2728
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.2728 r
  library hold time                                                         0.0159     0.2887
  data required time                                                                   0.2887
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2887
  data arrival time                                                                   -0.4709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3137     0.3137
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.2406   0.0000   0.3137 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_38_/Q (DFFX1)   0.0306   0.2071   0.5208 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (net)     1   2.8428   0.0000   0.5208 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[38] (bsg_dff_width_p39_2)   0.0000   0.5208 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__38_ (net)   2.8428      0.0000     0.5208 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (bsg_dff_width_p39_3)   0.0000   0.5208 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[38] (net)   2.8428   0.0000   0.5208 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/D (DFFX1)   0.0306   0.0000 &   0.5208 f
  data arrival time                                                                    0.5208

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3223     0.3223
  clock reconvergence pessimism                                            -0.0058     0.3164
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_38_/CLK (DFFX1)   0.0000   0.3164 r
  library hold time                                                         0.0222     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2708     0.2708
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.1524   0.0000   0.2708 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0309   0.1997   0.4705 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   2.8719   0.0000   0.4705 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.4705 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   2.8719      0.0000     0.4705 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.4705 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   2.8719   0.0000   0.4705 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0309   0.0000 &   0.4706 f
  data arrival time                                                                    0.4706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2782     0.2782
  clock reconvergence pessimism                                            -0.0058     0.2724
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.2724 r
  library hold time                                                         0.0159     0.2883
  data required time                                                                   0.2883
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2883
  data arrival time                                                                   -0.4706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1822


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2822     0.2822
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1732   0.0000     0.2822 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0310    0.2016     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   2.9497       0.0000     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.4838 f
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    2.9497              0.0000     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   2.9497            0.0000     0.4838 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0310    0.0000 &   0.4838 f
  data arrival time                                                                    0.4838

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2918     0.2918
  clock reconvergence pessimism                                            -0.0076     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.2842 r
  library hold time                                                         0.0174     0.3015
  data required time                                                                   0.3015
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3015
  data arrival time                                                                   -0.4838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_74_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_157_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3322     0.3322
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/CLK (DFFX1)   0.1766   0.0000    0.3322 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_74_/Q (DFFX1)   0.0311    0.2020     0.5342 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (net)     1   3.0041      0.0000     0.5342 f
  core/be/be_calculator/calc_stage_reg/data_o[74] (bsg_dff_width_p415_0)    0.0000     0.5342 f
  core/be/be_calculator/calc_stage_r_0__pc__30_ (net)   3.0041              0.0000     0.5342 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (bsg_dff_width_p415_0)   0.0000     0.5342 f
  core/be/be_calculator/calc_stage_reg/data_i[157] (net)   3.0041           0.0000     0.5342 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/D (DFFX1)   0.0311   0.0000 &   0.5343 f
  data arrival time                                                                    0.5343

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3409     0.3409
  clock reconvergence pessimism                                            -0.0065     0.3344
  core/be/be_calculator/calc_stage_reg/data_r_reg_157_/CLK (DFFX1)          0.0000     0.3344 r
  library hold time                                                         0.0176     0.3520
  data required time                                                                   0.3520
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3520
  data arrival time                                                                   -0.5343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3167     0.3167
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/CLK (DFFX1)   0.2408    0.0000     0.3167 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_7_/Q (DFFX1)     0.0306    0.2071     0.5238 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (net)     1   2.8417        0.0000     0.5238 f
  core/be/be_calculator/exc_stage_reg/data_o[7] (bsg_dff_width_p25_0)       0.0000     0.5238 f
  core/be/be_calculator/exc_stage_r[7] (net)            2.8417              0.0000     0.5238 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (bsg_dff_width_p25_0)      0.0000     0.5238 f
  core/be/be_calculator/exc_stage_reg/data_i[12] (net)   2.8417             0.0000     0.5238 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/D (DFFX1)    0.0306    0.0000 &   0.5238 f
  data arrival time                                                                    0.5238

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3269     0.3269
  clock reconvergence pessimism                                            -0.0076     0.3193
  core/be/be_calculator/exc_stage_reg/data_r_reg_12_/CLK (DFFX1)            0.0000     0.3193 r
  library hold time                                                         0.0222     0.3415
  data required time                                                                   0.3415
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3415
  data arrival time                                                                   -0.5238
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_198_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3185     0.3185
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)   0.2524   0.0000   0.3185 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/Q (DFFX1)   0.0325   0.2096     0.5281 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (net)     1   3.6687     0.0000     0.5281 f
  core/be/be_calculator/calc_stage_reg/data_o[115] (bsg_dff_width_p415_0)   0.0000     0.5281 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__13_ (net)   3.6687   0.0000     0.5281 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (bsg_dff_width_p415_0)   0.0000     0.5281 f
  core/be/be_calculator/calc_stage_reg/data_i[198] (net)   3.6687           0.0000     0.5281 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/D (DFFX1)   0.0325  -0.0014 &   0.5267 f
  data arrival time                                                                    0.5267

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3295     0.3295
  clock reconvergence pessimism                                            -0.0076     0.3219
  core/be/be_calculator/calc_stage_reg/data_r_reg_198_/CLK (DFFX1)          0.0000     0.3219 r
  library hold time                                                         0.0225     0.3444
  data required time                                                                   0.3444
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3444
  data arrival time                                                                   -0.5267
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)   0.2515   0.0000    0.3186 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)   0.0306    0.2080     0.5266 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)     1   2.8621      0.0000     0.5266 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (bsg_dff_width_p415_0)    0.0000     0.5266 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__13_ (net)   2.8621   0.0000     0.5266 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (bsg_dff_width_p415_0)   0.0000     0.5266 f
  core/be/be_calculator/calc_stage_reg/data_i[115] (net)   2.8621           0.0000     0.5266 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)   0.0306   0.0000 &   0.5266 f
  data arrival time                                                                    0.5266

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3289     0.3289
  clock reconvergence pessimism                                            -0.0076     0.3213
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)          0.0000     0.3213 r
  library hold time                                                         0.0230     0.3443
  data required time                                                                   0.3443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3443
  data arrival time                                                                   -0.5266
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1823


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3137     0.3137
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.2406   0.0000   0.3137 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)   0.0303   0.2068   0.5205 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)     1   2.7228   0.0000   0.5205 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (bsg_dff_width_p39_2)   0.0000   0.5205 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__29_ (net)   2.7228      0.0000     0.5205 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (bsg_dff_width_p39_3)   0.0000   0.5205 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[29] (net)   2.7228   0.0000   0.5205 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)   0.0303   0.0000 &   0.5206 f
  data arrival time                                                                    0.5206

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3218     0.3218
  clock reconvergence pessimism                                            -0.0058     0.3160
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)   0.0000   0.3160 r
  library hold time                                                         0.0222     0.3382
  data required time                                                                   0.3382
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3382
  data arrival time                                                                   -0.5206
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2701     0.2701
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0693   0.0000   0.2701 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0373   0.1746     0.4447 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   4.1436     0.0000     0.4447 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4447 r
  core/be/be_calculator/wb_pkt_o[47] (net)              4.1436              0.0000     0.4447 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_03_0)            0.0000     0.4447 r
  core/be/wb_pkt[47] (net)                              4.1436              0.0000     0.4447 r
  core/be/icc_place33/INP (NBUFFX8)                               0.0373    0.0000 &   0.4447 r
  core/be/icc_place33/Z (NBUFFX8)                                 0.0442    0.0765 @   0.5213 r
  core/be/n81 (net)                             5      28.3373              0.0000     0.5213 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_03_0)                  0.0000     0.5213 r
  core/be/be_checker/wb_pkt_i[47] (net)                28.3373              0.0000     0.5213 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_03_0)          0.0000     0.5213 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      28.3373              0.0000     0.5213 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_03_0)   0.0000   0.5213 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  28.3373     0.0000     0.5213 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5213 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  28.3373   0.0000     0.5213 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)   0.0319  -0.0003 @   0.5210 r d 
  data arrival time                                                                    0.5210

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5210
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_127_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3324     0.3324
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/CLK (DFFX1)   0.1766   0.0000    0.3324 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_44_/Q (DFFX1)   0.0313    0.2021     0.5345 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (net)     1   3.0699      0.0000     0.5345 f
  core/be/be_calculator/calc_stage_reg/data_o[44] (bsg_dff_width_p415_0)    0.0000     0.5345 f
  core/be/be_calculator/calc_stage_r_0__pc__0_ (net)    3.0699              0.0000     0.5345 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (bsg_dff_width_p415_0)   0.0000     0.5345 f
  core/be/be_calculator/calc_stage_reg/data_i[127] (net)   3.0699           0.0000     0.5345 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/D (DFFX1)   0.0313   0.0000 &   0.5346 f
  data arrival time                                                                    0.5346

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3411     0.3411
  clock reconvergence pessimism                                            -0.0065     0.3346
  core/be/be_calculator/calc_stage_reg/data_r_reg_127_/CLK (DFFX1)          0.0000     0.3346 r
  library hold time                                                         0.0175     0.3521
  data required time                                                                   0.3521
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3521
  data arrival time                                                                   -0.5346
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1824


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_67_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_150_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3329     0.3329
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/CLK (DFFX1)   0.1767   0.0000    0.3329 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_67_/Q (DFFX1)   0.0309    0.2019     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (net)     1   2.9256      0.0000     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_o[67] (bsg_dff_width_p415_0)    0.0000     0.5347 f
  core/be/be_calculator/calc_stage_r_0__pc__23_ (net)   2.9256              0.0000     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (bsg_dff_width_p415_0)   0.0000     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_i[150] (net)   2.9256           0.0000     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/D (DFFX1)   0.0309   0.0000 &   0.5348 f
  data arrival time                                                                    0.5348

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3412     0.3412
  clock reconvergence pessimism                                            -0.0065     0.3347
  core/be/be_calculator/calc_stage_reg/data_r_reg_150_/CLK (DFFX1)          0.0000     0.3347 r
  library hold time                                                         0.0176     0.3523
  data required time                                                                   0.3523
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3523
  data arrival time                                                                   -0.5348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1825


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_204_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2822     0.2822
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)   0.1732   0.0000   0.2822 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/Q (DFFX1)   0.0312   0.2018     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (net)     1   3.0306     0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_o[121] (bsg_dff_width_p415_0)   0.0000     0.4839 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__19_ (net)   3.0306   0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (bsg_dff_width_p415_0)   0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_i[204] (net)   3.0306           0.0000     0.4839 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/D (DFFX1)   0.0312   0.0000 &   0.4840 f
  data arrival time                                                                    0.4840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2917     0.2917
  clock reconvergence pessimism                                            -0.0076     0.2841
  core/be/be_calculator/calc_stage_reg/data_r_reg_204_/CLK (DFFX1)          0.0000     0.2841 r
  library hold time                                                         0.0173     0.3014
  data required time                                                                   0.3014
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3014
  data arrival time                                                                   -0.4840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1826


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3335     0.3335
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1767   0.0000    0.3335 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0302    0.2013     0.5348 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   2.6188      0.0000     0.5348 f
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.5348 f
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   2.6188              0.0000     0.5348 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.5348 f
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   2.6188           0.0000     0.5348 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0302   0.0000 &   0.5348 f
  data arrival time                                                                    0.5348

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3409     0.3409
  clock reconvergence pessimism                                            -0.0065     0.3344
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.3344 r
  library hold time                                                         0.0178     0.3522
  data required time                                                                   0.3522
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3522
  data arrival time                                                                   -0.5348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2682     0.2682
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0736   0.0000   0.2682 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0398   0.1769     0.4452 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   5.0611     0.0000     0.4452 r
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4452 r
  core/be/be_calculator/wb_pkt_o[52] (net)              5.0611              0.0000     0.4452 r
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_03_0)            0.0000     0.4452 r
  core/be/wb_pkt[52] (net)                              5.0611              0.0000     0.4452 r
  core/be/icc_place37/INP (NBUFFX8)                               0.0398    0.0001 &   0.4452 r
  core/be/icc_place37/Z (NBUFFX8)                                 0.0479    0.0785 @   0.5237 r
  core/be/n85 (net)                             5      34.9254              0.0000     0.5237 r
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_03_0)                  0.0000     0.5237 r
  core/be/be_checker/wb_pkt_i[52] (net)                34.9254              0.0000     0.5237 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_03_0)          0.0000     0.5237 r
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      34.9254              0.0000     0.5237 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_03_0)   0.0000   0.5237 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  34.9254     0.0000     0.5237 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5237 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  34.9254   0.0000     0.5237 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[52] (saed90_64x32_2P)   0.0348  -0.0038 @   0.5200 r d 
  data arrival time                                                                    0.5200

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5200
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3137     0.3137
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.2369   0.0000   0.3137 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_3_/Q (DFFX1)   0.0315   0.2075   0.5212 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (net)     1   3.2309   0.0000   0.5212 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[3] (bsg_dff_width_p39_2)   0.0000   0.5212 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__3_ (net)   3.2309       0.0000     0.5212 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (bsg_dff_width_p39_3)   0.0000   0.5212 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[3] (net)   3.2309   0.0000   0.5212 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/D (DFFX1)   0.0315   0.0000 &   0.5212 f
  data arrival time                                                                    0.5212

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3226     0.3226
  clock reconvergence pessimism                                            -0.0058     0.3168
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.3168 r
  library hold time                                                         0.0217     0.3385
  data required time                                                                   0.3385
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3385
  data arrival time                                                                   -0.5212
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1827


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_200_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)   0.2523   0.0000   0.3184 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/Q (DFFX1)   0.0328   0.2099     0.5283 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (net)     1   3.8173     0.0000     0.5283 f
  core/be/be_calculator/calc_stage_reg/data_o[117] (bsg_dff_width_p415_0)   0.0000     0.5283 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__15_ (net)   3.8173   0.0000     0.5283 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (bsg_dff_width_p415_0)   0.0000     0.5283 f
  core/be/be_calculator/calc_stage_reg/data_i[200] (net)   3.8173           0.0000     0.5283 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/D (DFFX1)   0.0328  -0.0013 &   0.5270 f
  data arrival time                                                                    0.5270

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3294     0.3294
  clock reconvergence pessimism                                            -0.0076     0.3218
  core/be/be_calculator/calc_stage_reg/data_r_reg_200_/CLK (DFFX1)          0.0000     0.3218 r
  library hold time                                                         0.0225     0.3442
  data required time                                                                   0.3442
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3442
  data arrival time                                                                   -0.5270
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1828


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3138     0.3138
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.2370   0.0000   0.3138 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_5_/Q (DFFX1)   0.0336   0.2092   0.5229 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (net)     1   4.1270   0.0000   0.5229 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[5] (bsg_dff_width_p39_2)   0.0000   0.5229 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__5_ (net)   4.1270       0.0000     0.5229 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (bsg_dff_width_p39_3)   0.0000   0.5229 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[5] (net)   4.1270   0.0000   0.5229 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/D (DFFX1)   0.0336  -0.0005 &   0.5224 f
  data arrival time                                                                    0.5224

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3240     0.3240
  clock reconvergence pessimism                                            -0.0058     0.3182
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.3182 r
  library hold time                                                         0.0213     0.3395
  data required time                                                                   0.3395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3395
  data arrival time                                                                   -0.5224
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_181_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2832     0.2832
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)   0.1732   0.0000    0.2832 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/Q (DFFX1)   0.0303    0.2010     0.4842 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (net)     1   2.6281      0.0000     0.4842 f
  core/be/be_calculator/calc_stage_reg/data_o[98] (bsg_dff_width_p415_0)    0.0000     0.4842 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__3_ (net)   2.6281    0.0000     0.4842 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (bsg_dff_width_p415_0)   0.0000     0.4842 f
  core/be/be_calculator/calc_stage_reg/data_i[181] (net)   2.6281           0.0000     0.4842 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/D (DFFX1)   0.0303   0.0000 &   0.4842 f
  data arrival time                                                                    0.4842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2914     0.2914
  clock reconvergence pessimism                                            -0.0076     0.2837
  core/be/be_calculator/calc_stage_reg/data_r_reg_181_/CLK (DFFX1)          0.0000     0.2837 r
  library hold time                                                         0.0175     0.3013
  data required time                                                                   0.3013
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3013
  data arrival time                                                                   -0.4842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2721     0.2721
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1564   0.0000   0.2721 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0314   0.2005     0.4727 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   3.1087     0.0000     0.4727 f
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.4727 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   3.1087    0.0000     0.4727 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.4727 f
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   3.1087           0.0000     0.4727 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0314   0.0000 &   0.4727 f
  data arrival time                                                                    0.4727

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2813     0.2813
  clock reconvergence pessimism                                            -0.0076     0.2737
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.2737 r
  library hold time                                                         0.0161     0.2898
  data required time                                                                   0.2898
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2898
  data arrival time                                                                   -0.4727
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2698     0.2698
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0693   0.0000   0.2698 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0371   0.1745     0.4442 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   4.0617     0.0000     0.4442 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4442 r
  core/be/be_calculator/wb_pkt_o[42] (net)              4.0617              0.0000     0.4442 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_03_0)            0.0000     0.4442 r
  core/be/wb_pkt[42] (net)                              4.0617              0.0000     0.4442 r
  core/be/icc_place27/INP (NBUFFX8)                               0.0371    0.0000 &   0.4443 r
  core/be/icc_place27/Z (NBUFFX8)                                 0.0486    0.0784 @   0.5227 r
  core/be/n75 (net)                             5      36.6950              0.0000     0.5227 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_03_0)                  0.0000     0.5227 r
  core/be/be_checker/wb_pkt_i[42] (net)                36.6950              0.0000     0.5227 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_03_0)          0.0000     0.5227 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      36.6950              0.0000     0.5227 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_03_0)   0.0000   0.5227 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  36.6950     0.0000     0.5227 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5227 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  36.6950   0.0000     0.5227 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)   0.0486  -0.0011 @   0.5215 r d 
  data arrival time                                                                    0.5215

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5215
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1829


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_75_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_158_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3237     0.3237
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/CLK (DFFX1)   0.1672   0.0000    0.3237 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_75_/Q (DFFX1)   0.0318    0.2018     0.5254 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (net)     1   3.2759      0.0000     0.5254 f
  core/be/be_calculator/calc_stage_reg/data_o[75] (bsg_dff_width_p415_0)    0.0000     0.5254 f
  core/be/be_calculator/calc_stage_r_0__pc__31_ (net)   3.2759              0.0000     0.5254 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (bsg_dff_width_p415_0)   0.0000     0.5254 f
  core/be/be_calculator/calc_stage_reg/data_i[158] (net)   3.2759           0.0000     0.5254 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/D (DFFX1)   0.0318   0.0000 &   0.5255 f
  data arrival time                                                                    0.5255

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3322     0.3322
  clock reconvergence pessimism                                            -0.0065     0.3257
  core/be/be_calculator/calc_stage_reg/data_r_reg_158_/CLK (DFFX1)          0.0000     0.3257 r
  library hold time                                                         0.0168     0.3425
  data required time                                                                   0.3425
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3425
  data arrival time                                                                   -0.5255
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1830


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)   0.1732   0.0000    0.2826 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/Q (DFFX1)   0.0317    0.2022     0.4848 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (net)     1   3.2458      0.0000     0.4848 f
  core/be/be_calculator/calc_stage_reg/data_o[17] (bsg_dff_width_p415_0)    0.0000     0.4848 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__5_ (net)   3.2458    0.0000     0.4848 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (bsg_dff_width_p415_0)   0.0000     0.4848 f
  core/be/be_calculator/calc_stage_reg/data_i[100] (net)   3.2458           0.0000     0.4848 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/D (DFFX1)   0.0317   0.0000 &   0.4848 f
  data arrival time                                                                    0.4848

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  clock reconvergence pessimism                                            -0.0076     0.2846
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)          0.0000     0.2846 r
  library hold time                                                         0.0172     0.3018
  data required time                                                                   0.3018
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3018
  data arrival time                                                                   -0.4848
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1830


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2716     0.2716
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.1524   0.0000   0.2716 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)   0.0310   0.1998   0.4714 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1   2.9111   0.0000   0.4714 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)   0.0000   0.4714 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)   2.9111      0.0000     0.4714 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)   0.0000   0.4714 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)   2.9111   0.0000   0.4714 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)   0.0310   0.0000 &   0.4714 f
  data arrival time                                                                    0.4714

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2784     0.2784
  clock reconvergence pessimism                                            -0.0058     0.2725
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.0000   0.2725 r
  library hold time                                                         0.0159     0.2884
  data required time                                                                   0.2884
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2884
  data arrival time                                                                   -0.4714
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1830


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_179_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2823     0.2823
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)   0.1732   0.0000    0.2823 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/Q (DFFX1)   0.0323    0.2027     0.4850 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (net)     1   3.5134      0.0000     0.4850 f
  core/be/be_calculator/calc_stage_reg/data_o[96] (bsg_dff_width_p415_0)    0.0000     0.4850 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__1_ (net)   3.5134    0.0000     0.4850 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (bsg_dff_width_p415_0)   0.0000     0.4850 f
  core/be/be_calculator/calc_stage_reg/data_i[179] (net)   3.5134           0.0000     0.4850 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/D (DFFX1)   0.0323   0.0000 &   0.4850 f
  data arrival time                                                                    0.4850

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2925     0.2925
  clock reconvergence pessimism                                            -0.0076     0.2849
  core/be/be_calculator/calc_stage_reg/data_r_reg_179_/CLK (DFFX1)          0.0000     0.2849 r
  library hold time                                                         0.0171     0.3020
  data required time                                                                   0.3020
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3020
  data arrival time                                                                   -0.4850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1830


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3335     0.3335
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/CLK (DFFX1)   0.1774   0.0000    0.3335 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_50_/Q (DFFX1)   0.0305    0.2016     0.5351 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (net)     1   2.7519      0.0000     0.5351 f
  core/be/be_calculator/calc_stage_reg/data_o[50] (bsg_dff_width_p415_0)    0.0000     0.5351 f
  core/be/be_calculator/calc_stage_r_0__pc__6_ (net)    2.7519              0.0000     0.5351 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (bsg_dff_width_p415_0)   0.0000     0.5351 f
  core/be/be_calculator/calc_stage_reg/data_i[133] (net)   2.7519           0.0000     0.5351 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/D (DFFX1)   0.0305   0.0000 &   0.5351 f
  data arrival time                                                                    0.5351

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3409     0.3409
  clock reconvergence pessimism                                            -0.0065     0.3344
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)          0.0000     0.3344 r
  library hold time                                                         0.0177     0.3521
  data required time                                                                   0.3521
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3521
  data arrival time                                                                   -0.5351
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1831


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_114_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3191     0.3191
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/CLK (DFFX1)   0.2515   0.0000   0.3191 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_114_/Q (DFFX1)   0.0313   0.2086     0.5277 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (net)     1   3.1538     0.0000     0.5277 f
  core/be/be_calculator/calc_stage_reg/data_o[114] (bsg_dff_width_p415_0)   0.0000     0.5277 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__12_ (net)   3.1538   0.0000     0.5277 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (bsg_dff_width_p415_0)   0.0000     0.5277 f
  core/be/be_calculator/calc_stage_reg/data_i[197] (net)   3.1538           0.0000     0.5277 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/D (DFFX1)   0.0313   0.0000 &   0.5277 f
  data arrival time                                                                    0.5277

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3295     0.3295
  clock reconvergence pessimism                                            -0.0076     0.3219
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)          0.0000     0.3219 r
  library hold time                                                         0.0228     0.3447
  data required time                                                                   0.3447
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3447
  data arrival time                                                                   -0.5277
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1831


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_118_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_201_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3174     0.3174
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/CLK (DFFX1)   0.2514   0.0000   0.3174 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_118_/Q (DFFX1)   0.0313   0.2085     0.5260 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (net)     1   3.1473     0.0000     0.5260 f
  core/be/be_calculator/calc_stage_reg/data_o[118] (bsg_dff_width_p415_0)   0.0000     0.5260 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__16_ (net)   3.1473   0.0000     0.5260 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (bsg_dff_width_p415_0)   0.0000     0.5260 f
  core/be/be_calculator/calc_stage_reg/data_i[201] (net)   3.1473           0.0000     0.5260 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/D (DFFX1)   0.0313   0.0000 &   0.5260 f
  data arrival time                                                                    0.5260

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3278     0.3278
  clock reconvergence pessimism                                            -0.0076     0.3202
  core/be/be_calculator/calc_stage_reg/data_r_reg_201_/CLK (DFFX1)          0.0000     0.3202 r
  library hold time                                                         0.0228     0.3429
  data required time                                                                   0.3429
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3429
  data arrival time                                                                   -0.5260
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1831


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2730     0.2730
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0736   0.0000   0.2730 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0364   0.1747     0.4477 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   3.8202     0.0000     0.4477 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.4477 r
  core/be/be_calculator/wb_pkt_o[57] (net)              3.8202              0.0000     0.4477 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_03_0)            0.0000     0.4477 r
  core/be/wb_pkt[57] (net)                              3.8202              0.0000     0.4477 r
  core/be/icc_place47/INP (NBUFFX8)                               0.0364    0.0000 &   0.4477 r
  core/be/icc_place47/Z (NBUFFX8)                                 0.0461    0.0769 @   0.5246 r
  core/be/n95 (net)                             5      31.5142              0.0000     0.5246 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_03_0)                  0.0000     0.5246 r
  core/be/be_checker/wb_pkt_i[57] (net)                31.5142              0.0000     0.5246 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_03_0)          0.0000     0.5246 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      31.5142              0.0000     0.5246 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_03_0)   0.0000   0.5246 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  31.5142     0.0000     0.5246 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5246 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  31.5142   0.0000     0.5246 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[57] (saed90_64x32_2P)   0.0333  -0.0029 @   0.5217 r d 
  data arrival time                                                                    0.5217

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5217
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2821     0.2821
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)   0.1732   0.0000   0.2821 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/Q (DFFX1)   0.0318   0.2023     0.4843 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (net)     1   3.2867     0.0000     0.4843 f
  core/be/be_calculator/calc_stage_reg/data_o[122] (bsg_dff_width_p415_0)   0.0000     0.4843 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__20_ (net)   3.2867   0.0000     0.4843 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (bsg_dff_width_p415_0)   0.0000     0.4843 f
  core/be/be_calculator/calc_stage_reg/data_i[205] (net)   3.2867           0.0000     0.4843 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/D (DFFX1)   0.0318   0.0000 &   0.4844 f
  data arrival time                                                                    0.4844

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2916     0.2916
  clock reconvergence pessimism                                            -0.0076     0.2840
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)          0.0000     0.2840 r
  library hold time                                                         0.0172     0.3012
  data required time                                                                   0.3012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3012
  data arrival time                                                                   -0.4844
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2701     0.2701
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0693   0.0000   0.2701 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0373   0.1746     0.4447 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   4.1436     0.0000     0.4447 r
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4447 r
  core/be/be_calculator/wb_pkt_o[47] (net)              4.1436              0.0000     0.4447 r
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_03_0)            0.0000     0.4447 r
  core/be/wb_pkt[47] (net)                              4.1436              0.0000     0.4447 r
  core/be/icc_place33/INP (NBUFFX8)                               0.0373    0.0000 &   0.4447 r
  core/be/icc_place33/Z (NBUFFX8)                                 0.0442    0.0765 @   0.5213 r
  core/be/n81 (net)                             5      28.3373              0.0000     0.5213 r
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_03_0)                  0.0000     0.5213 r
  core/be/be_checker/wb_pkt_i[47] (net)                28.3373              0.0000     0.5213 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_03_0)          0.0000     0.5213 r
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      28.3373              0.0000     0.5213 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_03_0)   0.0000   0.5213 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  28.3373     0.0000     0.5213 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5213 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  28.3373   0.0000     0.5213 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)   0.0320  -0.0008 @   0.5205 r d 
  data arrival time                                                                    0.5205

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5205
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_156_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3241     0.3241
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/CLK (DFFX1)   0.1672   0.0000    0.3241 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_73_/Q (DFFX1)   0.0326    0.2024     0.5265 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (net)     1   3.6306      0.0000     0.5265 f
  core/be/be_calculator/calc_stage_reg/data_o[73] (bsg_dff_width_p415_0)    0.0000     0.5265 f
  core/be/be_calculator/calc_stage_r_0__pc__29_ (net)   3.6306              0.0000     0.5265 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (bsg_dff_width_p415_0)   0.0000     0.5265 f
  core/be/be_calculator/calc_stage_reg/data_i[156] (net)   3.6306           0.0000     0.5265 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/D (DFFX1)   0.0326  -0.0006 &   0.5259 f
  data arrival time                                                                    0.5259

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  clock reconvergence pessimism                                            -0.0065     0.3261
  core/be/be_calculator/calc_stage_reg/data_r_reg_156_/CLK (DFFX1)          0.0000     0.3261 r
  library hold time                                                         0.0166     0.3427
  data required time                                                                   0.3427
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3427
  data arrival time                                                                   -0.5259
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_117_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/CLK (DFFX1)   0.2515   0.0000    0.3186 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_34_/Q (DFFX1)   0.0314    0.2087     0.5272 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (net)     1   3.2148      0.0000     0.5272 f
  core/be/be_calculator/calc_stage_reg/data_o[34] (bsg_dff_width_p415_0)    0.0000     0.5272 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__15_ (net)   3.2148   0.0000     0.5272 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (bsg_dff_width_p415_0)   0.0000     0.5272 f
  core/be/be_calculator/calc_stage_reg/data_i[117] (net)   3.2148           0.0000     0.5272 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/D (DFFX1)   0.0314   0.0000 &   0.5273 f
  data arrival time                                                                    0.5273

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3288     0.3288
  clock reconvergence pessimism                                            -0.0076     0.3212
  core/be/be_calculator/calc_stage_reg/data_r_reg_117_/CLK (DFFX1)          0.0000     0.3212 r
  library hold time                                                         0.0228     0.3440
  data required time                                                                   0.3440
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3440
  data arrival time                                                                   -0.5273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1832


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2715     0.2715
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1524   0.0000   0.2715 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0321   0.2007   0.4722 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   3.3739   0.0000   0.4722 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.4722 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   3.3739      0.0000     0.4722 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.4722 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   3.3739   0.0000   0.4722 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0321   0.0000 &   0.4722 f
  data arrival time                                                                    0.4722

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2791     0.2791
  clock reconvergence pessimism                                            -0.0058     0.2733
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.2733 r
  library hold time                                                         0.0157     0.2889
  data required time                                                                   0.2889
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2889
  data arrival time                                                                   -0.4722
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2817     0.2817
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)   0.1732   0.0000    0.2817 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)   0.0318    0.2023     0.4840 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)     1   3.3036      0.0000     0.4840 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (bsg_dff_width_p415_0)    0.0000     0.4840 f
  core/be/be_calculator/calc_stage_r_1__instr_v_ (net)   3.3036             0.0000     0.4840 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (bsg_dff_width_p415_0)   0.0000     0.4840 f
  core/be/be_calculator/calc_stage_reg/data_i[175] (net)   3.3036           0.0000     0.4840 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)   0.0318   0.0000 &   0.4840 f
  data arrival time                                                                    0.4840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2912     0.2912
  clock reconvergence pessimism                                            -0.0076     0.2836
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)          0.0000     0.2836 r
  library hold time                                                         0.0172     0.3007
  data required time                                                                   0.3007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3007
  data arrival time                                                                   -0.4840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1833


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_225_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2705     0.2705
  core/be/be_calculator/comp_stage_reg/data_r_reg_225_/CLK (DFFX1)   0.0693   0.0000   0.2705 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_225_/Q (DFFX1)   0.0457   0.1802     0.4507 r
  core/be/be_calculator/comp_stage_reg/data_o[225] (net)     1   7.1682     0.0000     0.4507 r
  core/be/be_calculator/comp_stage_reg/data_o[225] (bsg_dff_width_p320_0)   0.0000     0.4507 r
  core/be/be_calculator/wb_pkt_o[33] (net)              7.1682              0.0000     0.4507 r
  core/be/be_calculator/wb_pkt_o[33] (bp_be_calculator_top_03_0)            0.0000     0.4507 r
  core/be/wb_pkt[33] (net)                              7.1682              0.0000     0.4507 r
  core/be/icc_place76/INP (NBUFFX16)                              0.0457    0.0001 &   0.4508 r
  core/be/icc_place76/Z (NBUFFX16)                                0.0443    0.0763 @   0.5272 r
  core/be/n124 (net)                            5      42.2920              0.0000     0.5272 r
  core/be/be_checker/wb_pkt_i[33] (bp_be_checker_top_03_0)                  0.0000     0.5272 r
  core/be/be_checker/wb_pkt_i[33] (net)                42.2920              0.0000     0.5272 r
  core/be/be_checker/scheduler/wb_pkt_i[33] (bp_be_scheduler_03_0)          0.0000     0.5272 r
  core/be/be_checker/scheduler/wb_pkt_i[33] (net)      42.2920              0.0000     0.5272 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[33] (bp_be_regfile_03_0)   0.0000   0.5272 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[33] (net)  42.2920     0.0000     0.5272 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[33] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5272 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[33] (net)  42.2920   0.0000     0.5272 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[33] (saed90_64x32_2P)   0.0443  -0.0052 @   0.5219 r d 
  data arrival time                                                                    0.5219

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5219
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1834


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_100_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_183_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2826     0.2826
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/CLK (DFFX1)   0.1732   0.0000   0.2826 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_100_/Q (DFFX1)   0.0322   0.2026     0.4851 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (net)     1   3.4569     0.0000     0.4851 f
  core/be/be_calculator/calc_stage_reg/data_o[100] (bsg_dff_width_p415_0)   0.0000     0.4851 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__5_ (net)   3.4569    0.0000     0.4851 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (bsg_dff_width_p415_0)   0.0000     0.4851 f
  core/be/be_calculator/calc_stage_reg/data_i[183] (net)   3.4569           0.0000     0.4851 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/D (DFFX1)   0.0322   0.0000 &   0.4852 f
  data arrival time                                                                    0.4852

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  clock reconvergence pessimism                                            -0.0076     0.2846
  core/be/be_calculator/calc_stage_reg/data_r_reg_183_/CLK (DFFX1)          0.0000     0.2846 r
  library hold time                                                         0.0171     0.3017
  data required time                                                                   0.3017
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3017
  data arrival time                                                                   -0.4852
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1835


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3186     0.3186
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)   0.2515   0.0000    0.3186 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/Q (DFFX1)   0.0329    0.2099     0.5285 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (net)     1   3.8588      0.0000     0.5285 f
  core/be/be_calculator/calc_stage_reg/data_o[33] (bsg_dff_width_p415_0)    0.0000     0.5285 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__14_ (net)   3.8588   0.0000     0.5285 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (bsg_dff_width_p415_0)   0.0000     0.5285 f
  core/be/be_calculator/calc_stage_reg/data_i[116] (net)   3.8588           0.0000     0.5285 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/D (DFFX1)   0.0329  -0.0004 &   0.5280 f
  data arrival time                                                                    0.5280

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3297     0.3297
  clock reconvergence pessimism                                            -0.0076     0.3221
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)          0.0000     0.3221 r
  library hold time                                                         0.0224     0.3445
  data required time                                                                   0.3445
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3445
  data arrival time                                                                   -0.5280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1835


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3193     0.3193
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/CLK (DFFX1)   0.2515   0.0000    0.3193 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_27_/Q (DFFX1)   0.0316    0.2088     0.5282 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (net)     1   3.2987      0.0000     0.5282 f
  core/be/be_calculator/calc_stage_reg/data_o[27] (bsg_dff_width_p415_0)    0.0000     0.5282 f
  core/be/be_calculator/calc_stage_r_0__instr__fields__8_ (net)   3.2987    0.0000     0.5282 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (bsg_dff_width_p415_0)   0.0000     0.5282 f
  core/be/be_calculator/calc_stage_reg/data_i[110] (net)   3.2987           0.0000     0.5282 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/D (DFFX1)   0.0316   0.0000 &   0.5282 f
  data arrival time                                                                    0.5282

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3296     0.3296
  clock reconvergence pessimism                                            -0.0076     0.3220
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)          0.0000     0.3220 r
  library hold time                                                         0.0227     0.3447
  data required time                                                                   0.3447
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3447
  data arrival time                                                                   -0.5282
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1835


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2698     0.2698
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0693   0.0000   0.2698 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0371   0.1745     0.4442 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   4.0617     0.0000     0.4442 r
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4442 r
  core/be/be_calculator/wb_pkt_o[42] (net)              4.0617              0.0000     0.4442 r
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_03_0)            0.0000     0.4442 r
  core/be/wb_pkt[42] (net)                              4.0617              0.0000     0.4442 r
  core/be/icc_place27/INP (NBUFFX8)                               0.0371    0.0000 &   0.4443 r
  core/be/icc_place27/Z (NBUFFX8)                                 0.0486    0.0784 @   0.5227 r
  core/be/n75 (net)                             5      36.6950              0.0000     0.5227 r
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_03_0)                  0.0000     0.5227 r
  core/be/be_checker/wb_pkt_i[42] (net)                36.6950              0.0000     0.5227 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_03_0)          0.0000     0.5227 r
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      36.6950              0.0000     0.5227 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_03_0)   0.0000   0.5227 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  36.6950     0.0000     0.5227 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5227 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  36.6950   0.0000     0.5227 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[42] (saed90_64x32_2P)   0.0486  -0.0018 @   0.5208 r d 
  data arrival time                                                                    0.5208

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5208
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1835


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_96_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2832     0.2832
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)   0.1732   0.0000    0.2832 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/Q (DFFX1)   0.0314    0.2020     0.4852 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (net)     1   3.1214      0.0000     0.4852 f
  core/be/be_calculator/calc_stage_reg/data_o[13] (bsg_dff_width_p415_0)    0.0000     0.4852 f
  core/be/be_calculator/calc_stage_r_0__instr__opcode__1_ (net)   3.1214    0.0000     0.4852 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (bsg_dff_width_p415_0)    0.0000     0.4852 f
  core/be/be_calculator/calc_stage_reg/data_i[96] (net)   3.1214            0.0000     0.4852 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/D (DFFX1)   0.0314    0.0000 &   0.4852 f
  data arrival time                                                                    0.4852

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  clock reconvergence pessimism                                            -0.0076     0.2843
  core/be/be_calculator/calc_stage_reg/data_r_reg_96_/CLK (DFFX1)           0.0000     0.2843 r
  library hold time                                                         0.0173     0.3016
  data required time                                                                   0.3016
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3016
  data arrival time                                                                   -0.4852
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1836


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0368   0.1743     0.4443 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   3.9525     0.0000     0.4443 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.4443 r
  core/be/be_calculator/wb_pkt_o[40] (net)              3.9525              0.0000     0.4443 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_03_0)            0.0000     0.4443 r
  core/be/wb_pkt[40] (net)                              3.9525              0.0000     0.4443 r
  core/be/icc_place30/INP (NBUFFX8)                               0.0368    0.0000 &   0.4443 r
  core/be/icc_place30/Z (NBUFFX8)                                 0.0475    0.0776 @   0.5219 r
  core/be/n78 (net)                             5      34.3265              0.0000     0.5219 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_03_0)                  0.0000     0.5219 r
  core/be/be_checker/wb_pkt_i[40] (net)                34.3265              0.0000     0.5219 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_03_0)          0.0000     0.5219 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      34.3265              0.0000     0.5219 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_03_0)   0.0000   0.5219 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  34.3265     0.0000     0.5219 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5219 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  34.3265   0.0000     0.5219 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[40] (saed90_64x32_2P)   0.0345   0.0005 @   0.5224 r d 
  data arrival time                                                                    0.5224

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5224
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1838


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3149     0.3149
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.2378   0.0000   0.3149 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_9_/Q (DFFX1)   0.0322   0.2082   0.5231 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (net)     1   3.5525   0.0000   0.5231 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[9] (bsg_dff_width_p39_2)   0.0000   0.5231 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__9_ (net)   3.5525       0.0000     0.5231 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (bsg_dff_width_p39_3)   0.0000   0.5231 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[9] (net)   3.5525   0.0000   0.5231 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/D (DFFX1)   0.0322   0.0000 &   0.5231 f
  data arrival time                                                                    0.5231

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3236     0.3236
  clock reconvergence pessimism                                            -0.0058     0.3178
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3178 r
  library hold time                                                         0.0216     0.3393
  data required time                                                                   0.3393
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3393
  data arrival time                                                                   -0.5231
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1838


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2713     0.2713
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.1524   0.0000   0.2713 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0325   0.2010   0.4723 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   3.5571   0.0000   0.4723 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.4723 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   3.5571      0.0000     0.4723 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.4723 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   3.5571   0.0000   0.4723 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0325   0.0000 &   0.4723 f
  data arrival time                                                                    0.4723

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2788     0.2788
  clock reconvergence pessimism                                            -0.0058     0.2729
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.2729 r
  library hold time                                                         0.0156     0.2885
  data required time                                                                   0.2885
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2885
  data arrival time                                                                   -0.4723
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1838


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3167     0.3167
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.2408    0.0000     0.3167 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/Q (DFFX1)     0.0313    0.2077     0.5244 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (net)     1   3.1761        0.0000     0.5244 f
  core/be/be_calculator/exc_stage_reg/data_o[9] (bsg_dff_width_p25_0)       0.0000     0.5244 f
  core/be/be_calculator/exc_stage_r[9] (net)            3.1761              0.0000     0.5244 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (bsg_dff_width_p25_0)      0.0000     0.5244 f
  core/be/be_calculator/exc_stage_reg/data_i[14] (net)   3.1761             0.0000     0.5244 f
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/D (DFFX1)    0.0313    0.0000 &   0.5244 f
  data arrival time                                                                    0.5244

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3261     0.3261
  clock reconvergence pessimism                                            -0.0076     0.3185
  core/be/be_calculator/exc_stage_reg/data_r_reg_14_/CLK (DFFX1)            0.0000     0.3185 r
  library hold time                                                         0.0220     0.3405
  data required time                                                                   0.3405
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3405
  data arrival time                                                                   -0.5244
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1839


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_110_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_193_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3192     0.3192
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/CLK (DFFX1)   0.2515   0.0000   0.3192 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_110_/Q (DFFX1)   0.0320   0.2092     0.5284 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (net)     1   3.4863     0.0000     0.5284 f
  core/be/be_calculator/calc_stage_reg/data_o[110] (bsg_dff_width_p415_0)   0.0000     0.5284 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__8_ (net)   3.4863    0.0000     0.5284 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (bsg_dff_width_p415_0)   0.0000     0.5284 f
  core/be/be_calculator/calc_stage_reg/data_i[193] (net)   3.4863           0.0000     0.5284 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/D (DFFX1)   0.0320   0.0000 &   0.5284 f
  data arrival time                                                                    0.5284

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3295     0.3295
  clock reconvergence pessimism                                            -0.0076     0.3219
  core/be/be_calculator/calc_stage_reg/data_r_reg_193_/CLK (DFFX1)          0.0000     0.3219 r
  library hold time                                                         0.0226     0.3445
  data required time                                                                   0.3445
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3445
  data arrival time                                                                   -0.5284
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1839


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3139     0.3139
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.2369   0.0000   0.3139 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_1_/Q (DFFX1)   0.0326   0.2084   0.5223 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (net)     1   3.7176   0.0000   0.5223 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[1] (bsg_dff_width_p39_2)   0.0000   0.5223 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__1_ (net)   3.7176       0.0000     0.5223 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (bsg_dff_width_p39_3)   0.0000   0.5223 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[1] (net)   3.7176   0.0000   0.5223 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/D (DFFX1)   0.0326   0.0000 &   0.5224 f
  data arrival time                                                                    0.5224

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3228     0.3228
  clock reconvergence pessimism                                            -0.0058     0.3170
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3170 r
  library hold time                                                         0.0215     0.3384
  data required time                                                                   0.3384
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3384
  data arrival time                                                                   -0.5224
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1839


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3140     0.3140
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.2406   0.0000   0.3140 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_35_/Q (DFFX1)   0.0325   0.2086   0.5226 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (net)     1   3.6592   0.0000   0.5226 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[35] (bsg_dff_width_p39_2)   0.0000   0.5226 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__35_ (net)   3.6592      0.0000     0.5226 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (bsg_dff_width_p39_3)   0.0000   0.5226 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[35] (net)   3.6592   0.0000   0.5226 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/D (DFFX1)   0.0325  -0.0007 &   0.5219 f
  data arrival time                                                                    0.5219

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3220     0.3220
  clock reconvergence pessimism                                            -0.0058     0.3162
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_35_/CLK (DFFX1)   0.0000   0.3162 r
  library hold time                                                         0.0218     0.3379
  data required time                                                                   0.3379
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3379
  data arrival time                                                                   -0.5219
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1839


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2730     0.2730
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0736   0.0000   0.2730 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0364   0.1747     0.4477 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   3.8202     0.0000     0.4477 r
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.4477 r
  core/be/be_calculator/wb_pkt_o[57] (net)              3.8202              0.0000     0.4477 r
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_03_0)            0.0000     0.4477 r
  core/be/wb_pkt[57] (net)                              3.8202              0.0000     0.4477 r
  core/be/icc_place47/INP (NBUFFX8)                               0.0364    0.0000 &   0.4477 r
  core/be/icc_place47/Z (NBUFFX8)                                 0.0461    0.0769 @   0.5246 r
  core/be/n95 (net)                             5      31.5142              0.0000     0.5246 r
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_03_0)                  0.0000     0.5246 r
  core/be/be_checker/wb_pkt_i[57] (net)                31.5142              0.0000     0.5246 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_03_0)          0.0000     0.5246 r
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      31.5142              0.0000     0.5246 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_03_0)   0.0000   0.5246 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  31.5142     0.0000     0.5246 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5246 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  31.5142   0.0000     0.5246 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[57] (saed90_64x32_2P)   0.0334  -0.0034 @   0.5213 r d 
  data arrival time                                                                    0.5213

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5213
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1840


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3148     0.3148
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.2379   0.0000   0.3148 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_2_/Q (DFFX1)   0.0324   0.2083   0.5232 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (net)     1   3.6408   0.0000   0.5232 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[2] (bsg_dff_width_p39_2)   0.0000   0.5232 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__2_ (net)   3.6408       0.0000     0.5232 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (bsg_dff_width_p39_3)   0.0000   0.5232 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[2] (net)   3.6408   0.0000   0.5232 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/D (DFFX1)   0.0324   0.0000 &   0.5232 f
  data arrival time                                                                    0.5232

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3235     0.3235
  clock reconvergence pessimism                                            -0.0058     0.3177
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.3177 r
  library hold time                                                         0.0215     0.3392
  data required time                                                                   0.3392
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3392
  data arrival time                                                                   -0.5232
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1840


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2710     0.2710
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.1524   0.0000   0.2710 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_18_/Q (DFFX1)   0.0324   0.2010   0.4720 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (net)     1   3.5132   0.0000   0.4720 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[18] (bsg_dff_width_p39_2)   0.0000   0.4720 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__18_ (net)   3.5132      0.0000     0.4720 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (bsg_dff_width_p39_3)   0.0000   0.4720 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[18] (net)   3.5132   0.0000   0.4720 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/D (DFFX1)   0.0324   0.0000 &   0.4720 f
  data arrival time                                                                    0.4720

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2782     0.2782
  clock reconvergence pessimism                                            -0.0058     0.2723
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_18_/CLK (DFFX1)   0.0000   0.2723 r
  library hold time                                                         0.0156     0.2879
  data required time                                                                   0.2879
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2879
  data arrival time                                                                   -0.4720
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1841


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2696     0.2696
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0693   0.0000   0.2696 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0398   0.1763     0.4459 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   5.0487     0.0000     0.4459 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4459 r
  core/be/be_calculator/wb_pkt_o[46] (net)              5.0487              0.0000     0.4459 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_03_0)            0.0000     0.4459 r
  core/be/wb_pkt[46] (net)                              5.0487              0.0000     0.4459 r
  core/be/icc_place31/INP (NBUFFX8)                               0.0398    0.0000 &   0.4459 r
  core/be/icc_place31/Z (NBUFFX8)                                 0.0476    0.0781 @   0.5241 r
  core/be/n79 (net)                             5      33.6308              0.0000     0.5241 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_03_0)                  0.0000     0.5241 r
  core/be/be_checker/wb_pkt_i[46] (net)                33.6308              0.0000     0.5241 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_03_0)          0.0000     0.5241 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      33.6308              0.0000     0.5241 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_03_0)   0.0000   0.5241 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  33.6308     0.0000     0.5241 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5241 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  33.6308   0.0000     0.5241 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[46] (saed90_64x32_2P)   0.0345  -0.0014 @   0.5227 r d 
  data arrival time                                                                    0.5227

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5227
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1841


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2699     0.2699
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0693   0.0000   0.2699 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0374   0.1747     0.4446 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   4.1898     0.0000     0.4446 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.4446 r
  core/be/be_calculator/wb_pkt_o[43] (net)              4.1898              0.0000     0.4446 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_03_0)            0.0000     0.4446 r
  core/be/wb_pkt[43] (net)                              4.1898              0.0000     0.4446 r
  core/be/icc_place36/INP (NBUFFX8)                               0.0374    0.0000 &   0.4446 r
  core/be/icc_place36/Z (NBUFFX8)                                 0.0447    0.0767 @   0.5213 r
  core/be/n84 (net)                             5      28.9797              0.0000     0.5213 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_03_0)                  0.0000     0.5213 r
  core/be/be_checker/wb_pkt_i[43] (net)                28.9797              0.0000     0.5213 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_03_0)          0.0000     0.5213 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      28.9797              0.0000     0.5213 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_03_0)   0.0000   0.5213 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  28.9797     0.0000     0.5213 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5213 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  28.9797   0.0000     0.5213 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[43] (saed90_64x32_2P)   0.0323   0.0015 @   0.5228 r d 
  data arrival time                                                                    0.5228

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5228
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1842


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0359   0.1737     0.4437 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     1   3.6388     0.0000     0.4437 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.4437 r
  core/be/be_calculator/wb_pkt_o[39] (net)              3.6388              0.0000     0.4437 r
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_03_0)            0.0000     0.4437 r
  core/be/wb_pkt[39] (net)                              3.6388              0.0000     0.4437 r
  core/be/icc_place32/INP (NBUFFX8)                               0.0359    0.0000 &   0.4437 r
  core/be/icc_place32/Z (NBUFFX8)                                 0.0469    0.0771 @   0.5209 r
  core/be/n80 (net)                             5      33.1100              0.0000     0.5209 r
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_03_0)                  0.0000     0.5209 r
  core/be/be_checker/wb_pkt_i[39] (net)                33.1100              0.0000     0.5209 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_03_0)          0.0000     0.5209 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      33.1100              0.0000     0.5209 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_03_0)   0.0000   0.5209 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  33.1100     0.0000     0.5209 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5209 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)  33.1100   0.0000     0.5209 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[39] (saed90_64x32_2P)   0.0339   0.0020 @   0.5229 r d 
  data arrival time                                                                    0.5229

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5229
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1843


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_88_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2729     0.2729
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_88_/CLK (DFFX1)   0.1564   0.0000   0.2729 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_88_/Q (DFFX1)   0.0958   0.2427   0.5156 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[88] (net)    10  31.3705   0.0000   0.5156 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[88] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5156 f
  core/be/be_checker/scheduler/isd_status_o[10] (net)  31.3705              0.0000     0.5156 f
  core/be/be_checker/scheduler/isd_status_o[10] (bp_be_scheduler_03_0)      0.0000     0.5156 f
  core/be/be_checker/isd_status[9] (net)               31.3705              0.0000     0.5156 f
  core/be/be_checker/dispatch_pkt_o[240] (bp_be_checker_top_03_0)           0.0000     0.5156 f
  core/be/n153 (net)                                   31.3705              0.0000     0.5156 f
  core/be/be_calculator/IN2 (bp_be_calculator_top_03_0)                     0.0000     0.5156 f
  core/be/be_calculator/IN2 (net)                      31.3705              0.0000     0.5156 f
  core/be/be_calculator/calc_stage_reg/data_i[30] (bsg_dff_width_p415_0)    0.0000     0.5156 f
  core/be/be_calculator/calc_stage_reg/data_i[30] (net)  31.3705            0.0000     0.5156 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/D (DFFX1)   0.0958    0.0005 &   0.5161 f
  data arrival time                                                                    0.5161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3298     0.3298
  clock reconvergence pessimism                                            -0.0076     0.3222
  core/be/be_calculator/calc_stage_reg/data_r_reg_30_/CLK (DFFX1)           0.0000     0.3222 r
  library hold time                                                         0.0095     0.3317
  data required time                                                                   0.3317
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3317
  data arrival time                                                                   -0.5161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1843


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2716     0.2716
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.1524   0.0000   0.2716 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_15_/Q (DFFX1)   0.0329   0.2014   0.4730 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (net)     1   3.7528   0.0000   0.4730 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[15] (bsg_dff_width_p39_2)   0.0000   0.4730 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__15_ (net)   3.7528      0.0000     0.4730 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (bsg_dff_width_p39_3)   0.0000   0.4730 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[15] (net)   3.7528   0.0000   0.4730 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/D (DFFX1)   0.0329   0.0000 &   0.4730 f
  data arrival time                                                                    0.4730

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2790     0.2790
  clock reconvergence pessimism                                            -0.0058     0.2732
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_15_/CLK (DFFX1)   0.0000   0.2732 r
  library hold time                                                         0.0154     0.2886
  data required time                                                                   0.2886
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2886
  data arrival time                                                                   -0.4730
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1844


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2698     0.2698
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0693   0.0000   0.2698 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0369   0.1744     0.4442 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   3.9989     0.0000     0.4442 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.4442 r
  core/be/be_calculator/wb_pkt_o[44] (net)              3.9989              0.0000     0.4442 r
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_03_0)            0.0000     0.4442 r
  core/be/wb_pkt[44] (net)                              3.9989              0.0000     0.4442 r
  core/be/icc_place35/INP (NBUFFX8)                               0.0369    0.0000 &   0.4442 r
  core/be/icc_place35/Z (NBUFFX8)                                 0.0469    0.0775 @   0.5217 r
  core/be/n83 (net)                             5      33.2812              0.0000     0.5217 r
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_03_0)                  0.0000     0.5217 r
  core/be/be_checker/wb_pkt_i[44] (net)                33.2812              0.0000     0.5217 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_03_0)          0.0000     0.5217 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      33.2812              0.0000     0.5217 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_03_0)   0.0000   0.5217 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  33.2812     0.0000     0.5217 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5217 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  33.2812   0.0000     0.5217 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[44] (saed90_64x32_2P)   0.0339   0.0013 @   0.5230 r d 
  data arrival time                                                                    0.5230

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5230
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_116_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_199_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3193     0.3193
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/CLK (DFFX1)   0.2515   0.0000   0.3193 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_116_/Q (DFFX1)   0.0325   0.2095     0.5288 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (net)     1   3.6671     0.0000     0.5288 f
  core/be/be_calculator/calc_stage_reg/data_o[116] (bsg_dff_width_p415_0)   0.0000     0.5288 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__14_ (net)   3.6671   0.0000     0.5288 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (bsg_dff_width_p415_0)   0.0000     0.5288 f
  core/be/be_calculator/calc_stage_reg/data_i[199] (net)   3.6671           0.0000     0.5288 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/D (DFFX1)   0.0325   0.0000 &   0.5289 f
  data arrival time                                                                    0.5289

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3295     0.3295
  clock reconvergence pessimism                                            -0.0076     0.3219
  core/be/be_calculator/calc_stage_reg/data_r_reg_199_/CLK (DFFX1)          0.0000     0.3219 r
  library hold time                                                         0.0225     0.3444
  data required time                                                                   0.3444
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3444
  data arrival time                                                                   -0.5289
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1845


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0380   0.1751     0.4451 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   4.4008     0.0000     0.4451 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4451 r
  core/be/be_calculator/wb_pkt_o[45] (net)              4.4008              0.0000     0.4451 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_03_0)            0.0000     0.4451 r
  core/be/wb_pkt[45] (net)                              4.4008              0.0000     0.4451 r
  core/be/icc_place28/INP (NBUFFX8)                               0.0380    0.0000 &   0.4451 r
  core/be/icc_place28/Z (NBUFFX8)                                 0.0450    0.0770 @   0.5222 r
  core/be/n76 (net)                             5      29.7862              0.0000     0.5222 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_03_0)                  0.0000     0.5222 r
  core/be/be_checker/wb_pkt_i[45] (net)                29.7862              0.0000     0.5222 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_03_0)          0.0000     0.5222 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      29.7862              0.0000     0.5222 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_03_0)   0.0000   0.5222 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  29.7862     0.0000     0.5222 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5222 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  29.7862   0.0000     0.5222 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)   0.0325   0.0010 @   0.5232 r d 
  data arrival time                                                                    0.5232

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5232
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1846


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3259     0.3259
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/CLK (DFFX1)   0.1692   0.0000   0.3259 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_39_/Q (DFFX1)   0.0335   0.2033   0.5292 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (net)     2   4.0235   0.0000   0.5292 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[39] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5292 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (net)   4.0235            0.0000     0.5292 f
  core/be/be_checker/scheduler/dispatch_pkt_o[39] (bp_be_scheduler_03_0)    0.0000     0.5292 f
  core/be/be_checker/dispatch_pkt_o[39] (net)           4.0235              0.0000     0.5292 f
  core/be/be_checker/dispatch_pkt_o[39] (bp_be_checker_top_03_0)            0.0000     0.5292 f
  core/be/dispatch_pkt[39] (net)                        4.0235              0.0000     0.5292 f
  core/be/be_calculator/dispatch_pkt_i[39] (bp_be_calculator_top_03_0)      0.0000     0.5292 f
  core/be/be_calculator/dispatch_pkt_i[39] (net)        4.0235              0.0000     0.5292 f
  core/be/be_calculator/reservation_reg/data_i[39] (bsg_dff_width_p295_0)   0.0000     0.5292 f
  core/be/be_calculator/reservation_reg/data_i[39] (net)   4.0235           0.0000     0.5292 f
  core/be/be_calculator/reservation_reg/data_r_reg_39_/D (DFFX1)   0.0335   0.0000 &   0.5293 f
  data arrival time                                                                    0.5293

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3365     0.3365
  clock reconvergence pessimism                                            -0.0084     0.3281
  core/be/be_calculator/reservation_reg/data_r_reg_39_/CLK (DFFX1)          0.0000     0.3281 r
  library hold time                                                         0.0165     0.3446
  data required time                                                                   0.3446
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3446
  data arrival time                                                                   -0.5293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1847


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_119_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3191     0.3191
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/CLK (DFFX1)   0.2515   0.0000   0.3191 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_119_/Q (DFFX1)   0.0326   0.2096     0.5287 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (net)     1   3.7094     0.0000     0.5287 f
  core/be/be_calculator/calc_stage_reg/data_o[119] (bsg_dff_width_p415_0)   0.0000     0.5287 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__17_ (net)   3.7094   0.0000     0.5287 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (bsg_dff_width_p415_0)   0.0000     0.5287 f
  core/be/be_calculator/calc_stage_reg/data_i[202] (net)   3.7094           0.0000     0.5287 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/D (DFFX1)   0.0326   0.0000 &   0.5288 f
  data arrival time                                                                    0.5288

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3291     0.3291
  clock reconvergence pessimism                                            -0.0076     0.3215
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)          0.0000     0.3215 r
  library hold time                                                         0.0226     0.3441
  data required time                                                                   0.3441
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3441
  data arrival time                                                                   -0.5288
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1847


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3337     0.3337
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/CLK (DFFX1)   0.1773   0.0000    0.3337 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_45_/Q (DFFX1)   0.0319    0.2027     0.5365 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (net)     1   3.3492      0.0000     0.5365 f
  core/be/be_calculator/calc_stage_reg/data_o[45] (bsg_dff_width_p415_0)    0.0000     0.5365 f
  core/be/be_calculator/calc_stage_r_0__pc__1_ (net)    3.3492              0.0000     0.5365 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (bsg_dff_width_p415_0)   0.0000     0.5365 f
  core/be/be_calculator/calc_stage_reg/data_i[128] (net)   3.3492           0.0000     0.5365 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/D (DFFX1)   0.0319   0.0000 &   0.5365 f
  data arrival time                                                                    0.5365

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3409     0.3409
  clock reconvergence pessimism                                            -0.0065     0.3344
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)          0.0000     0.3344 r
  library hold time                                                         0.0174     0.3518
  data required time                                                                   0.3518
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3518
  data arrival time                                                                   -0.5365
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1847


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2682     0.2682
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0736   0.0000   0.2682 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0373   0.1752     0.4434 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   4.1333     0.0000     0.4434 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4434 r
  core/be/be_calculator/wb_pkt_o[49] (net)              4.1333              0.0000     0.4434 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_03_0)            0.0000     0.4434 r
  core/be/wb_pkt[49] (net)                              4.1333              0.0000     0.4434 r
  core/be/icc_place44/INP (NBUFFX8)                               0.0373    0.0000 &   0.4435 r
  core/be/icc_place44/Z (NBUFFX8)                                 0.0476    0.0779 @   0.5214 r
  core/be/n92 (net)                             5      34.2615              0.0000     0.5214 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_03_0)                  0.0000     0.5214 r
  core/be/be_checker/wb_pkt_i[49] (net)                34.2615              0.0000     0.5214 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_03_0)          0.0000     0.5214 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      34.2615              0.0000     0.5214 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_03_0)   0.0000   0.5214 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  34.2615     0.0000     0.5214 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5214 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  34.2615   0.0000     0.5214 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0476   0.0020 @   0.5234 r d 
  data arrival time                                                                    0.5234

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1848


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2696     0.2696
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0693   0.0000   0.2696 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0398   0.1763     0.4459 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   5.0487     0.0000     0.4459 r
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4459 r
  core/be/be_calculator/wb_pkt_o[46] (net)              5.0487              0.0000     0.4459 r
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_03_0)            0.0000     0.4459 r
  core/be/wb_pkt[46] (net)                              5.0487              0.0000     0.4459 r
  core/be/icc_place31/INP (NBUFFX8)                               0.0398    0.0000 &   0.4459 r
  core/be/icc_place31/Z (NBUFFX8)                                 0.0476    0.0781 @   0.5241 r
  core/be/n79 (net)                             5      33.6308              0.0000     0.5241 r
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_03_0)                  0.0000     0.5241 r
  core/be/be_checker/wb_pkt_i[46] (net)                33.6308              0.0000     0.5241 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_03_0)          0.0000     0.5241 r
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      33.6308              0.0000     0.5241 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_03_0)   0.0000   0.5241 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  33.6308     0.0000     0.5241 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5241 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  33.6308   0.0000     0.5241 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[46] (saed90_64x32_2P)   0.0346  -0.0018 @   0.5223 r d 
  data arrival time                                                                    0.5223

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5223
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1850


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0530   0.2051     0.4751 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     3  12.5593     0.0000     0.4751 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4751 f
  core/be/be_calculator/wb_pkt_o[58] (net)             12.5593              0.0000     0.4751 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_03_0)            0.0000     0.4751 f
  core/be/wb_pkt[58] (net)                             12.5593              0.0000     0.4751 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_03_0)                  0.0000     0.4751 f
  core/be/be_checker/wb_pkt_i[58] (net)                12.5593              0.0000     0.4751 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_03_0)          0.0000     0.4751 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      12.5593              0.0000     0.4751 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_03_0)   0.0000   0.4751 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  12.5593     0.0000     0.4751 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[58] (bsg_dff_width_p68_0)   0.0000   0.4751 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[58] (net)  12.5593   0.0000   0.4751 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_58_/D (DFFX1)   0.0530  -0.0015 &   0.4736 f
  data arrival time                                                                    0.4736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2933     0.2933
  clock reconvergence pessimism                                            -0.0084     0.2849
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_58_/CLK (DFFX1)   0.0000   0.2849 r
  library hold time                                                         0.0036     0.2885
  data required time                                                                   0.2885
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2885
  data arrival time                                                                   -0.4736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1850


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2699     0.2699
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0693   0.0000   0.2699 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0374   0.1747     0.4446 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   4.1898     0.0000     0.4446 r
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.4446 r
  core/be/be_calculator/wb_pkt_o[43] (net)              4.1898              0.0000     0.4446 r
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_03_0)            0.0000     0.4446 r
  core/be/wb_pkt[43] (net)                              4.1898              0.0000     0.4446 r
  core/be/icc_place36/INP (NBUFFX8)                               0.0374    0.0000 &   0.4446 r
  core/be/icc_place36/Z (NBUFFX8)                                 0.0447    0.0767 @   0.5213 r
  core/be/n84 (net)                             5      28.9797              0.0000     0.5213 r
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_03_0)                  0.0000     0.5213 r
  core/be/be_checker/wb_pkt_i[43] (net)                28.9797              0.0000     0.5213 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_03_0)          0.0000     0.5213 r
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      28.9797              0.0000     0.5213 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_03_0)   0.0000   0.5213 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  28.9797     0.0000     0.5213 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5213 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  28.9797   0.0000     0.5213 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[43] (saed90_64x32_2P)   0.0323   0.0011 @   0.5224 r d 
  data arrival time                                                                    0.5224

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5224
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1851


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0359   0.1737     0.4437 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     1   3.6388     0.0000     0.4437 r
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.4437 r
  core/be/be_calculator/wb_pkt_o[39] (net)              3.6388              0.0000     0.4437 r
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_03_0)            0.0000     0.4437 r
  core/be/wb_pkt[39] (net)                              3.6388              0.0000     0.4437 r
  core/be/icc_place32/INP (NBUFFX8)                               0.0359    0.0000 &   0.4437 r
  core/be/icc_place32/Z (NBUFFX8)                                 0.0469    0.0771 @   0.5209 r
  core/be/n80 (net)                             5      33.1100              0.0000     0.5209 r
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_03_0)                  0.0000     0.5209 r
  core/be/be_checker/wb_pkt_i[39] (net)                33.1100              0.0000     0.5209 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_03_0)          0.0000     0.5209 r
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      33.1100              0.0000     0.5209 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_03_0)   0.0000   0.5209 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  33.1100     0.0000     0.5209 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5209 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)  33.1100   0.0000     0.5209 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[39] (saed90_64x32_2P)   0.0340   0.0016 @   0.5224 r d 
  data arrival time                                                                    0.5224

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5224
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1851


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2698     0.2698
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0693   0.0000   0.2698 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0369   0.1744     0.4442 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   3.9989     0.0000     0.4442 r
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.4442 r
  core/be/be_calculator/wb_pkt_o[44] (net)              3.9989              0.0000     0.4442 r
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_03_0)            0.0000     0.4442 r
  core/be/wb_pkt[44] (net)                              3.9989              0.0000     0.4442 r
  core/be/icc_place35/INP (NBUFFX8)                               0.0369    0.0000 &   0.4442 r
  core/be/icc_place35/Z (NBUFFX8)                                 0.0469    0.0775 @   0.5217 r
  core/be/n83 (net)                             5      33.2812              0.0000     0.5217 r
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_03_0)                  0.0000     0.5217 r
  core/be/be_checker/wb_pkt_i[44] (net)                33.2812              0.0000     0.5217 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_03_0)          0.0000     0.5217 r
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      33.2812              0.0000     0.5217 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_03_0)   0.0000   0.5217 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  33.2812     0.0000     0.5217 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5217 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  33.2812   0.0000     0.5217 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[44] (saed90_64x32_2P)   0.0340   0.0008 @   0.5225 r d 
  data arrival time                                                                    0.5225

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5225
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1852


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3147     0.3147
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/CLK (DFFX1)   0.2369   0.0000   0.3147 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_32_/Q (DFFX1)   0.0336   0.2092   0.5239 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (net)     2   4.1355   0.0000   0.5239 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[32] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5239 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (net)   4.1355            0.0000     0.5239 f
  core/be/be_checker/scheduler/dispatch_pkt_o[32] (bp_be_scheduler_03_0)    0.0000     0.5239 f
  core/be/be_checker/dispatch_pkt_o[32] (net)           4.1355              0.0000     0.5239 f
  core/be/be_checker/dispatch_pkt_o[32] (bp_be_checker_top_03_0)            0.0000     0.5239 f
  core/be/dispatch_pkt[32] (net)                        4.1355              0.0000     0.5239 f
  core/be/be_calculator/dispatch_pkt_i[32] (bp_be_calculator_top_03_0)      0.0000     0.5239 f
  core/be/be_calculator/dispatch_pkt_i[32] (net)        4.1355              0.0000     0.5239 f
  core/be/be_calculator/reservation_reg/data_i[32] (bsg_dff_width_p295_0)   0.0000     0.5239 f
  core/be/be_calculator/reservation_reg/data_i[32] (net)   4.1355           0.0000     0.5239 f
  core/be/be_calculator/reservation_reg/data_r_reg_32_/D (DFFX1)   0.0336   0.0000 &   0.5239 f
  data arrival time                                                                    0.5239

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  clock reconvergence pessimism                                            -0.0058     0.3174
  core/be/be_calculator/reservation_reg/data_r_reg_32_/CLK (DFFX1)          0.0000     0.3174 r
  library hold time                                                         0.0213     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5239
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1853


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2682     0.2682
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0736   0.0000   0.2682 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0373   0.1752     0.4434 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   4.1333     0.0000     0.4434 r
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4434 r
  core/be/be_calculator/wb_pkt_o[49] (net)              4.1333              0.0000     0.4434 r
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_03_0)            0.0000     0.4434 r
  core/be/wb_pkt[49] (net)                              4.1333              0.0000     0.4434 r
  core/be/icc_place44/INP (NBUFFX8)                               0.0373    0.0000 &   0.4435 r
  core/be/icc_place44/Z (NBUFFX8)                                 0.0476    0.0779 @   0.5214 r
  core/be/n92 (net)                             5      34.2615              0.0000     0.5214 r
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_03_0)                  0.0000     0.5214 r
  core/be/be_checker/wb_pkt_i[49] (net)                34.2615              0.0000     0.5214 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_03_0)          0.0000     0.5214 r
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      34.2615              0.0000     0.5214 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_03_0)   0.0000   0.5214 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  34.2615     0.0000     0.5214 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5214 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  34.2615   0.0000     0.5214 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0476   0.0012 @   0.5226 r d 
  data arrival time                                                                    0.5226

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5226
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1853


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_89_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2750     0.2750
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_89_/CLK (DFFX1)   0.1564   0.0000   0.2750 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_89_/Q (DFFX1)   0.0941   0.2417   0.5167 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[89] (net)    11  30.6546   0.0000   0.5167 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[89] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5167 f
  core/be/be_checker/scheduler/isd_status_o[11] (net)  30.6546              0.0000     0.5167 f
  core/be/be_checker/scheduler/isd_status_o[11] (bp_be_scheduler_03_0)      0.0000     0.5167 f
  core/be/be_checker/isd_status[10] (net)              30.6546              0.0000     0.5167 f
  core/be/be_checker/dispatch_pkt_o[241] (bp_be_checker_top_03_0)           0.0000     0.5167 f
  core/be/n134 (net)                                   30.6546              0.0000     0.5167 f
  core/be/be_calculator/IN29 (bp_be_calculator_top_03_0)                    0.0000     0.5167 f
  core/be/be_calculator/IN29 (net)                     30.6546              0.0000     0.5167 f
  core/be/be_calculator/calc_stage_reg/data_i[31] (bsg_dff_width_p415_0)    0.0000     0.5167 f
  core/be/be_calculator/calc_stage_reg/data_i[31] (net)  30.6546            0.0000     0.5167 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/D (DFFX1)   0.0941    0.0007 &   0.5174 f
  data arrival time                                                                    0.5174

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3298     0.3298
  clock reconvergence pessimism                                            -0.0076     0.3222
  core/be/be_calculator/calc_stage_reg/data_r_reg_31_/CLK (DFFX1)           0.0000     0.3222 r
  library hold time                                                         0.0098     0.3320
  data required time                                                                   0.3320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3320
  data arrival time                                                                   -0.5174
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1853


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0380   0.1751     0.4451 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   4.4008     0.0000     0.4451 r
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4451 r
  core/be/be_calculator/wb_pkt_o[45] (net)              4.4008              0.0000     0.4451 r
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_03_0)            0.0000     0.4451 r
  core/be/wb_pkt[45] (net)                              4.4008              0.0000     0.4451 r
  core/be/icc_place28/INP (NBUFFX8)                               0.0380    0.0000 &   0.4451 r
  core/be/icc_place28/Z (NBUFFX8)                                 0.0450    0.0770 @   0.5222 r
  core/be/n76 (net)                             5      29.7862              0.0000     0.5222 r
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_03_0)                  0.0000     0.5222 r
  core/be/be_checker/wb_pkt_i[45] (net)                29.7862              0.0000     0.5222 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_03_0)          0.0000     0.5222 r
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      29.7862              0.0000     0.5222 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_03_0)   0.0000   0.5222 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  29.7862     0.0000     0.5222 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5222 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  29.7862   0.0000     0.5222 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)   0.0325   0.0005 @   0.5227 r d 
  data arrival time                                                                    0.5227

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5227
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1854


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2682     0.2682
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0736   0.0000   0.2682 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0379   0.1757     0.4438 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   4.3658     0.0000     0.4438 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4438 r
  core/be/be_calculator/wb_pkt_o[56] (net)              4.3658              0.0000     0.4438 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_03_0)            0.0000     0.4438 r
  core/be/wb_pkt[56] (net)                              4.3658              0.0000     0.4438 r
  core/be/icc_place43/INP (NBUFFX8)                               0.0379    0.0000 &   0.4439 r
  core/be/icc_place43/Z (NBUFFX8)                                 0.0491    0.0787 @   0.5226 r
  core/be/n91 (net)                             5      37.1378              0.0000     0.5226 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_03_0)                  0.0000     0.5226 r
  core/be/be_checker/wb_pkt_i[56] (net)                37.1378              0.0000     0.5226 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_03_0)          0.0000     0.5226 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      37.1378              0.0000     0.5226 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_03_0)   0.0000   0.5226 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  37.1378     0.0000     0.5226 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5226 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  37.1378   0.0000     0.5226 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0491   0.0014 @   0.5240 r d 
  data arrival time                                                                    0.5240

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5240
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1854


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2730     0.2730
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0736   0.0000   0.2730 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0362   0.1746     0.4476 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   3.7626     0.0000     0.4476 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4476 r
  core/be/be_calculator/wb_pkt_o[50] (net)              3.7626              0.0000     0.4476 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_03_0)            0.0000     0.4476 r
  core/be/wb_pkt[50] (net)                              3.7626              0.0000     0.4476 r
  core/be/icc_place38/INP (NBUFFX8)                               0.0362    0.0000 &   0.4476 r
  core/be/icc_place38/Z (NBUFFX8)                                 0.0493    0.0782 @   0.5258 r
  core/be/n86 (net)                             5      38.0371              0.0000     0.5258 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_03_0)                  0.0000     0.5258 r
  core/be/be_checker/wb_pkt_i[50] (net)                38.0371              0.0000     0.5258 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_03_0)          0.0000     0.5258 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      38.0371              0.0000     0.5258 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_03_0)   0.0000   0.5258 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  38.0371     0.0000     0.5258 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5258 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  38.0371   0.0000     0.5258 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)   0.0358  -0.0018 @   0.5240 r d 
  data arrival time                                                                    0.5240

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5240
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1854


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_195_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2721     0.2721
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)   0.1564   0.0000   0.2721 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/Q (DFFX1)   0.0338   0.2025     0.4746 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (net)     1   4.1412     0.0000     0.4746 f
  core/be/be_calculator/calc_stage_reg/data_o[112] (bsg_dff_width_p415_0)   0.0000     0.4746 f
  core/be/be_calculator/calc_stage_r_1__instr__fields__10_ (net)   4.1412   0.0000     0.4746 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (bsg_dff_width_p415_0)   0.0000     0.4746 f
  core/be/be_calculator/calc_stage_reg/data_i[195] (net)   4.1412           0.0000     0.4746 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/D (DFFX1)   0.0338   0.0001 &   0.4747 f
  data arrival time                                                                    0.4747

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2813     0.2813
  clock reconvergence pessimism                                            -0.0076     0.2737
  core/be/be_calculator/calc_stage_reg/data_r_reg_195_/CLK (DFFX1)          0.0000     0.2737 r
  library hold time                                                         0.0155     0.2892
  data required time                                                                   0.2892
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2892
  data arrival time                                                                   -0.4747
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1855


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0368   0.1743     0.4443 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   3.9525     0.0000     0.4443 r
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.4443 r
  core/be/be_calculator/wb_pkt_o[40] (net)              3.9525              0.0000     0.4443 r
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_03_0)            0.0000     0.4443 r
  core/be/wb_pkt[40] (net)                              3.9525              0.0000     0.4443 r
  core/be/icc_place30/INP (NBUFFX8)                               0.0368    0.0000 &   0.4443 r
  core/be/icc_place30/Z (NBUFFX8)                                 0.0475    0.0776 @   0.5219 r
  core/be/n78 (net)                             5      34.3265              0.0000     0.5219 r
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_03_0)                  0.0000     0.5219 r
  core/be/be_checker/wb_pkt_i[40] (net)                34.3265              0.0000     0.5219 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_03_0)          0.0000     0.5219 r
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      34.3265              0.0000     0.5219 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_03_0)   0.0000   0.5219 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  34.3265     0.0000     0.5219 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5219 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  34.3265   0.0000     0.5219 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[40] (saed90_64x32_2P)   0.0345   0.0009 @   0.5228 r d 
  data arrival time                                                                    0.5228

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5228
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1855


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3259     0.3259
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/CLK (DFFX1)   0.1692   0.0000   0.3259 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_40_/Q (DFFX1)   0.0344   0.2040   0.5299 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (net)     2   4.4006   0.0000   0.5299 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[40] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5299 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (net)   4.4006            0.0000     0.5299 f
  core/be/be_checker/scheduler/dispatch_pkt_o[40] (bp_be_scheduler_03_0)    0.0000     0.5299 f
  core/be/be_checker/dispatch_pkt_o[40] (net)           4.4006              0.0000     0.5299 f
  core/be/be_checker/dispatch_pkt_o[40] (bp_be_checker_top_03_0)            0.0000     0.5299 f
  core/be/dispatch_pkt[40] (net)                        4.4006              0.0000     0.5299 f
  core/be/be_calculator/dispatch_pkt_i[40] (bp_be_calculator_top_03_0)      0.0000     0.5299 f
  core/be/be_calculator/dispatch_pkt_i[40] (net)        4.4006              0.0000     0.5299 f
  core/be/be_calculator/reservation_reg/data_i[40] (bsg_dff_width_p295_0)   0.0000     0.5299 f
  core/be/be_calculator/reservation_reg/data_i[40] (net)   4.4006           0.0000     0.5299 f
  core/be/be_calculator/reservation_reg/data_r_reg_40_/D (DFFX1)   0.0344   0.0000 &   0.5299 f
  data arrival time                                                                    0.5299

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3364     0.3364
  clock reconvergence pessimism                                            -0.0084     0.3281
  core/be/be_calculator/reservation_reg/data_r_reg_40_/CLK (DFFX1)          0.0000     0.3281 r
  library hold time                                                         0.0163     0.3443
  data required time                                                                   0.3443
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3443
  data arrival time                                                                   -0.5299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1856


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3157     0.3157
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/CLK (DFFX1)   0.1584   0.0000   0.3157 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_43_/Q (DFFX1)   0.0345   0.2032   0.5189 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (net)     2   4.4256   0.0000   0.5189 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[43] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5189 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (net)   4.4256            0.0000     0.5189 f
  core/be/be_checker/scheduler/dispatch_pkt_o[43] (bp_be_scheduler_03_0)    0.0000     0.5189 f
  core/be/be_checker/dispatch_pkt_o[43] (net)           4.4256              0.0000     0.5189 f
  core/be/be_checker/dispatch_pkt_o[43] (bp_be_checker_top_03_0)            0.0000     0.5189 f
  core/be/dispatch_pkt[43] (net)                        4.4256              0.0000     0.5189 f
  core/be/be_calculator/dispatch_pkt_i[43] (bp_be_calculator_top_03_0)      0.0000     0.5189 f
  core/be/be_calculator/dispatch_pkt_i[43] (net)        4.4256              0.0000     0.5189 f
  core/be/be_calculator/reservation_reg/data_i[43] (bsg_dff_width_p295_0)   0.0000     0.5189 f
  core/be/be_calculator/reservation_reg/data_i[43] (net)   4.4256           0.0000     0.5189 f
  core/be/be_calculator/reservation_reg/data_r_reg_43_/D (DFFX1)   0.0345   0.0000 &   0.5189 f
  data arrival time                                                                    0.5189

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3261     0.3261
  clock reconvergence pessimism                                            -0.0084     0.3177
  core/be/be_calculator/reservation_reg/data_r_reg_43_/CLK (DFFX1)          0.0000     0.3177 r
  library hold time                                                         0.0155     0.3332
  data required time                                                                   0.3332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3332
  data arrival time                                                                   -0.5189
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1857


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3258     0.3258
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/CLK (DFFX1)   0.1692   0.0000   0.3258 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_41_/Q (DFFX1)   0.0346   0.2042   0.5300 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (net)     2   4.4943   0.0000   0.5300 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[41] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5300 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (net)   4.4943            0.0000     0.5300 f
  core/be/be_checker/scheduler/dispatch_pkt_o[41] (bp_be_scheduler_03_0)    0.0000     0.5300 f
  core/be/be_checker/dispatch_pkt_o[41] (net)           4.4943              0.0000     0.5300 f
  core/be/be_checker/dispatch_pkt_o[41] (bp_be_checker_top_03_0)            0.0000     0.5300 f
  core/be/dispatch_pkt[41] (net)                        4.4943              0.0000     0.5300 f
  core/be/be_calculator/dispatch_pkt_i[41] (bp_be_calculator_top_03_0)      0.0000     0.5300 f
  core/be/be_calculator/dispatch_pkt_i[41] (net)        4.4943              0.0000     0.5300 f
  core/be/be_calculator/reservation_reg/data_i[41] (bsg_dff_width_p295_0)   0.0000     0.5300 f
  core/be/be_calculator/reservation_reg/data_i[41] (net)   4.4943           0.0000     0.5300 f
  core/be/be_calculator/reservation_reg/data_r_reg_41_/D (DFFX1)   0.0346   0.0000 &   0.5300 f
  data arrival time                                                                    0.5300

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3363     0.3363
  clock reconvergence pessimism                                            -0.0084     0.3280
  core/be/be_calculator/reservation_reg/data_r_reg_41_/CLK (DFFX1)          0.0000     0.3280 r
  library hold time                                                         0.0162     0.3442
  data required time                                                                   0.3442
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3442
  data arrival time                                                                   -0.5300
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1858


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3257     0.3257
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/CLK (DFFX1)   0.1692   0.0000   0.3257 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_42_/Q (DFFX1)   0.0346   0.2042   0.5298 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (net)     2   4.4820   0.0000   0.5298 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[42] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5298 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (net)   4.4820            0.0000     0.5298 f
  core/be/be_checker/scheduler/dispatch_pkt_o[42] (bp_be_scheduler_03_0)    0.0000     0.5298 f
  core/be/be_checker/dispatch_pkt_o[42] (net)           4.4820              0.0000     0.5298 f
  core/be/be_checker/dispatch_pkt_o[42] (bp_be_checker_top_03_0)            0.0000     0.5298 f
  core/be/dispatch_pkt[42] (net)                        4.4820              0.0000     0.5298 f
  core/be/be_calculator/dispatch_pkt_i[42] (bp_be_calculator_top_03_0)      0.0000     0.5298 f
  core/be/be_calculator/dispatch_pkt_i[42] (net)        4.4820              0.0000     0.5298 f
  core/be/be_calculator/reservation_reg/data_i[42] (bsg_dff_width_p295_0)   0.0000     0.5298 f
  core/be/be_calculator/reservation_reg/data_i[42] (net)   4.4820           0.0000     0.5298 f
  core/be/be_calculator/reservation_reg/data_r_reg_42_/D (DFFX1)   0.0346   0.0000 &   0.5299 f
  data arrival time                                                                    0.5299

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3362     0.3362
  clock reconvergence pessimism                                            -0.0084     0.3278
  core/be/be_calculator/reservation_reg/data_r_reg_42_/CLK (DFFX1)          0.0000     0.3278 r
  library hold time                                                         0.0162     0.3441
  data required time                                                                   0.3441
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3441
  data arrival time                                                                   -0.5299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1858


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2682     0.2682
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0736   0.0000   0.2682 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0379   0.1757     0.4438 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   4.3658     0.0000     0.4438 r
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4438 r
  core/be/be_calculator/wb_pkt_o[56] (net)              4.3658              0.0000     0.4438 r
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_03_0)            0.0000     0.4438 r
  core/be/wb_pkt[56] (net)                              4.3658              0.0000     0.4438 r
  core/be/icc_place43/INP (NBUFFX8)                               0.0379    0.0000 &   0.4439 r
  core/be/icc_place43/Z (NBUFFX8)                                 0.0491    0.0787 @   0.5226 r
  core/be/n91 (net)                             5      37.1378              0.0000     0.5226 r
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_03_0)                  0.0000     0.5226 r
  core/be/be_checker/wb_pkt_i[56] (net)                37.1378              0.0000     0.5226 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_03_0)          0.0000     0.5226 r
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      37.1378              0.0000     0.5226 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_03_0)   0.0000   0.5226 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  37.1378     0.0000     0.5226 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5226 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  37.1378   0.0000     0.5226 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)   0.0491   0.0005 @   0.5231 r d 
  data arrival time                                                                    0.5231

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5231
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1858


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3157     0.3157
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/CLK (DFFX1)   0.1584   0.0000   0.3157 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_44_/Q (DFFX1)   0.0347   0.2033   0.5190 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (net)     2   4.5168   0.0000   0.5190 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[44] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5190 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (net)   4.5168            0.0000     0.5190 f
  core/be/be_checker/scheduler/dispatch_pkt_o[44] (bp_be_scheduler_03_0)    0.0000     0.5190 f
  core/be/be_checker/dispatch_pkt_o[44] (net)           4.5168              0.0000     0.5190 f
  core/be/be_checker/dispatch_pkt_o[44] (bp_be_checker_top_03_0)            0.0000     0.5190 f
  core/be/dispatch_pkt[44] (net)                        4.5168              0.0000     0.5190 f
  core/be/be_calculator/dispatch_pkt_i[44] (bp_be_calculator_top_03_0)      0.0000     0.5190 f
  core/be/be_calculator/dispatch_pkt_i[44] (net)        4.5168              0.0000     0.5190 f
  core/be/be_calculator/reservation_reg/data_i[44] (bsg_dff_width_p295_0)   0.0000     0.5190 f
  core/be/be_calculator/reservation_reg/data_i[44] (net)   4.5168           0.0000     0.5190 f
  core/be/be_calculator/reservation_reg/data_r_reg_44_/D (DFFX1)   0.0347   0.0000 &   0.5191 f
  data arrival time                                                                    0.5191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3260     0.3260
  clock reconvergence pessimism                                            -0.0084     0.3177
  core/be/be_calculator/reservation_reg/data_r_reg_44_/CLK (DFFX1)          0.0000     0.3177 r
  library hold time                                                         0.0154     0.3331
  data required time                                                                   0.3331
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3331
  data arrival time                                                                   -0.5191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1859


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2730     0.2730
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0736   0.0000   0.2730 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0362   0.1746     0.4476 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   3.7626     0.0000     0.4476 r
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4476 r
  core/be/be_calculator/wb_pkt_o[50] (net)              3.7626              0.0000     0.4476 r
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_03_0)            0.0000     0.4476 r
  core/be/wb_pkt[50] (net)                              3.7626              0.0000     0.4476 r
  core/be/icc_place38/INP (NBUFFX8)                               0.0362    0.0000 &   0.4476 r
  core/be/icc_place38/Z (NBUFFX8)                                 0.0493    0.0782 @   0.5258 r
  core/be/n86 (net)                             5      38.0371              0.0000     0.5258 r
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_03_0)                  0.0000     0.5258 r
  core/be/be_checker/wb_pkt_i[50] (net)                38.0371              0.0000     0.5258 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_03_0)          0.0000     0.5258 r
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      38.0371              0.0000     0.5258 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_03_0)   0.0000   0.5258 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  38.0371     0.0000     0.5258 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5258 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  38.0371   0.0000     0.5258 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)   0.0359  -0.0026 @   0.5233 r d 
  data arrival time                                                                    0.5233

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5233
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1860


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3145     0.3145
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.2370   0.0000   0.3145 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_8_/Q (DFFX1)   0.0358   0.2110   0.5255 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (net)     1   5.0877   0.0000   0.5255 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[8] (bsg_dff_width_p39_2)   0.0000   0.5255 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__8_ (net)   5.0877       0.0000     0.5255 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (bsg_dff_width_p39_3)   0.0000   0.5255 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[8] (net)   5.0877   0.0000   0.5255 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/D (DFFX1)   0.0358  -0.0010 &   0.5245 f
  data arrival time                                                                    0.5245

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3230     0.3230
  clock reconvergence pessimism                                            -0.0058     0.3171
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.3171 r
  library hold time                                                         0.0208     0.3379
  data required time                                                                   0.3379
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3379
  data arrival time                                                                   -0.5245
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1866


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_225_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2705     0.2705
  core/be/be_calculator/comp_stage_reg/data_r_reg_225_/CLK (DFFX1)   0.0693   0.0000   0.2705 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_225_/Q (DFFX1)   0.0457   0.1802     0.4507 r
  core/be/be_calculator/comp_stage_reg/data_o[225] (net)     1   7.1682     0.0000     0.4507 r
  core/be/be_calculator/comp_stage_reg/data_o[225] (bsg_dff_width_p320_0)   0.0000     0.4507 r
  core/be/be_calculator/wb_pkt_o[33] (net)              7.1682              0.0000     0.4507 r
  core/be/be_calculator/wb_pkt_o[33] (bp_be_calculator_top_03_0)            0.0000     0.4507 r
  core/be/wb_pkt[33] (net)                              7.1682              0.0000     0.4507 r
  core/be/icc_place76/INP (NBUFFX16)                              0.0457    0.0001 &   0.4508 r
  core/be/icc_place76/Z (NBUFFX16)                                0.0443    0.0763 @   0.5272 r
  core/be/n124 (net)                            5      42.2920              0.0000     0.5272 r
  core/be/be_checker/wb_pkt_i[33] (bp_be_checker_top_03_0)                  0.0000     0.5272 r
  core/be/be_checker/wb_pkt_i[33] (net)                42.2920              0.0000     0.5272 r
  core/be/be_checker/scheduler/wb_pkt_i[33] (bp_be_scheduler_03_0)          0.0000     0.5272 r
  core/be/be_checker/scheduler/wb_pkt_i[33] (net)      42.2920              0.0000     0.5272 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[33] (bp_be_regfile_03_0)   0.0000   0.5272 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[33] (net)  42.2920     0.0000     0.5272 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[33] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5272 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[33] (net)  42.2920   0.0000     0.5272 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[33] (saed90_64x32_2P)   0.0443  -0.0032 @   0.5239 r d 
  data arrival time                                                                    0.5239

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5239
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1866


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3151     0.3151
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/CLK (DFFX1)   0.1583   0.0000   0.3151 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_45_/Q (DFFX1)   0.0369   0.2051   0.5203 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (net)     2   5.4689   0.0000   0.5203 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[45] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5203 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (net)   5.4689            0.0000     0.5203 f
  core/be/be_checker/scheduler/dispatch_pkt_o[45] (bp_be_scheduler_03_0)    0.0000     0.5203 f
  core/be/be_checker/dispatch_pkt_o[45] (net)           5.4689              0.0000     0.5203 f
  core/be/be_checker/dispatch_pkt_o[45] (bp_be_checker_top_03_0)            0.0000     0.5203 f
  core/be/dispatch_pkt[45] (net)                        5.4689              0.0000     0.5203 f
  core/be/be_calculator/dispatch_pkt_i[45] (bp_be_calculator_top_03_0)      0.0000     0.5203 f
  core/be/be_calculator/dispatch_pkt_i[45] (net)        5.4689              0.0000     0.5203 f
  core/be/be_calculator/reservation_reg/data_i[45] (bsg_dff_width_p295_0)   0.0000     0.5203 f
  core/be/be_calculator/reservation_reg/data_i[45] (net)   5.4689           0.0000     0.5203 f
  core/be/be_calculator/reservation_reg/data_r_reg_45_/D (DFFX1)   0.0369  -0.0012 &   0.5191 f
  data arrival time                                                                    0.5191

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3258     0.3258
  clock reconvergence pessimism                                            -0.0084     0.3175
  core/be/be_calculator/reservation_reg/data_r_reg_45_/CLK (DFFX1)          0.0000     0.3175 r
  library hold time                                                         0.0149     0.3324
  data required time                                                                   0.3324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3324
  data arrival time                                                                   -0.5191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1867


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3178     0.3178
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/CLK (DFFX1)   0.1585   0.0000   0.3178 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_53_/Q (DFFX1)   0.0349   0.2036   0.5213 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (net)     2   4.6219   0.0000   0.5213 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[53] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5213 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (net)   4.6219            0.0000     0.5213 f
  core/be/be_checker/scheduler/dispatch_pkt_o[53] (bp_be_scheduler_03_0)    0.0000     0.5213 f
  core/be/be_checker/dispatch_pkt_o[53] (net)           4.6219              0.0000     0.5213 f
  core/be/be_checker/dispatch_pkt_o[53] (bp_be_checker_top_03_0)            0.0000     0.5213 f
  core/be/dispatch_pkt[53] (net)                        4.6219              0.0000     0.5213 f
  core/be/be_calculator/dispatch_pkt_i[53] (bp_be_calculator_top_03_0)      0.0000     0.5213 f
  core/be/be_calculator/dispatch_pkt_i[53] (net)        4.6219              0.0000     0.5213 f
  core/be/be_calculator/reservation_reg/data_i[53] (bsg_dff_width_p295_0)   0.0000     0.5213 f
  core/be/be_calculator/reservation_reg/data_i[53] (net)   4.6219           0.0000     0.5213 f
  core/be/be_calculator/reservation_reg/data_r_reg_53_/D (DFFX1)   0.0349   0.0000 &   0.5214 f
  data arrival time                                                                    0.5214

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3275     0.3275
  clock reconvergence pessimism                                            -0.0084     0.3191
  core/be/be_calculator/reservation_reg/data_r_reg_53_/CLK (DFFX1)          0.0000     0.3191 r
  library hold time                                                         0.0154     0.3345
  data required time                                                                   0.3345
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3345
  data arrival time                                                                   -0.5214
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1868


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0587   0.2091     0.4790 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     3  15.1361     0.0000     0.4790 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4790 f
  core/be/be_calculator/wb_pkt_o[61] (net)             15.1361              0.0000     0.4790 f
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_03_0)            0.0000     0.4790 f
  core/be/wb_pkt[61] (net)                             15.1361              0.0000     0.4790 f
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_03_0)                  0.0000     0.4790 f
  core/be/be_checker/wb_pkt_i[61] (net)                15.1361              0.0000     0.4790 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_03_0)          0.0000     0.4790 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      15.1361              0.0000     0.4790 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_03_0)   0.0000   0.4790 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  15.1361     0.0000     0.4790 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[61] (bsg_dff_width_p68_0)   0.0000   0.4790 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[61] (net)  15.1361   0.0000   0.4790 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_61_/D (DFFX1)   0.0587  -0.0056 &   0.4734 f
  data arrival time                                                                    0.4734

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  clock reconvergence pessimism                                            -0.0084     0.2839
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_61_/CLK (DFFX1)   0.0000   0.2839 r
  library hold time                                                         0.0026     0.2865
  data required time                                                                   0.2865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2865
  data arrival time                                                                   -0.4734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1869


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2828     0.2828
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_76_/CLK (DFFX1)   0.1732   0.0000   0.2828 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_76_/Q (DFFX1)   0.0832   0.2370   0.5199 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[76] (net)     9  25.9692   0.0000   0.5199 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[76] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5199 f
  core/be/be_checker/scheduler/dispatch_pkt_o[228] (net)  25.9692           0.0000     0.5199 f
  core/be/be_checker/scheduler/dispatch_pkt_o[228] (bp_be_scheduler_03_0)   0.0000     0.5199 f
  core/be/be_checker/dispatch_pkt_o[228] (net)         25.9692              0.0000     0.5199 f
  core/be/be_checker/dispatch_pkt_o[228] (bp_be_checker_top_03_0)           0.0000     0.5199 f
  core/be/dispatch_pkt[224] (net)                      25.9692              0.0000     0.5199 f
  core/be/be_calculator/dispatch_pkt_i[228] (bp_be_calculator_top_03_0)     0.0000     0.5199 f
  core/be/be_calculator/dispatch_pkt_i[228] (net)      25.9692              0.0000     0.5199 f
  core/be/be_calculator/calc_stage_reg/data_i[18] (bsg_dff_width_p415_0)    0.0000     0.5199 f
  core/be/be_calculator/calc_stage_reg/data_i[18] (net)  25.9692            0.0000     0.5199 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/D (DFFX1)   0.0832    0.0009 &   0.5207 f
  data arrival time                                                                    0.5207

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3293     0.3293
  clock reconvergence pessimism                                            -0.0076     0.3217
  core/be/be_calculator/calc_stage_reg/data_r_reg_18_/CLK (DFFX1)           0.0000     0.3217 r
  library hold time                                                         0.0121     0.3338
  data required time                                                                   0.3338
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3338
  data arrival time                                                                   -0.5207
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1869


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3157     0.3157
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/CLK (DFFX1)   0.1584   0.0000   0.3157 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_47_/Q (DFFX1)   0.0357   0.2041   0.5198 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (net)     2   4.9339   0.0000   0.5198 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[47] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5198 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (net)   4.9339            0.0000     0.5198 f
  core/be/be_checker/scheduler/dispatch_pkt_o[47] (bp_be_scheduler_03_0)    0.0000     0.5198 f
  core/be/be_checker/dispatch_pkt_o[47] (net)           4.9339              0.0000     0.5198 f
  core/be/be_checker/dispatch_pkt_o[47] (bp_be_checker_top_03_0)            0.0000     0.5198 f
  core/be/dispatch_pkt[47] (net)                        4.9339              0.0000     0.5198 f
  core/be/be_calculator/dispatch_pkt_i[47] (bp_be_calculator_top_03_0)      0.0000     0.5198 f
  core/be/be_calculator/dispatch_pkt_i[47] (net)        4.9339              0.0000     0.5198 f
  core/be/be_calculator/reservation_reg/data_i[47] (bsg_dff_width_p295_0)   0.0000     0.5198 f
  core/be/be_calculator/reservation_reg/data_i[47] (net)   4.9339           0.0000     0.5198 f
  core/be/be_calculator/reservation_reg/data_r_reg_47_/D (DFFX1)   0.0357   0.0000 &   0.5199 f
  data arrival time                                                                    0.5199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3258     0.3258
  clock reconvergence pessimism                                            -0.0084     0.3174
  core/be/be_calculator/reservation_reg/data_r_reg_47_/CLK (DFFX1)          0.0000     0.3174 r
  library hold time                                                         0.0152     0.3326
  data required time                                                                   0.3326
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3326
  data arrival time                                                                   -0.5199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1872


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_333_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3197     0.3197
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.2515   0.0000   0.3197 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0355   0.2120     0.5317 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (net)     2   4.9654     0.0000     0.5317 f
  core/be/be_calculator/calc_stage_reg/data_o[250] (bsg_dff_width_p415_0)   0.0000     0.5317 f
  core/be/be_calculator/calc_stage_r_3__irf_w_v_ (net)   4.9654             0.0000     0.5317 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (bsg_dff_width_p415_0)   0.0000     0.5317 f
  core/be/be_calculator/calc_stage_reg/data_i[333] (net)   4.9654           0.0000     0.5317 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/D (DFFX1)   0.0355   0.0000 &   0.5317 f
  data arrival time                                                                    0.5317

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3301     0.3301
  clock reconvergence pessimism                                            -0.0076     0.3225
  core/be/be_calculator/calc_stage_reg/data_r_reg_333_/CLK (DFFX1)          0.0000     0.3225 r
  library hold time                                                         0.0219     0.3444
  data required time                                                                   0.3444
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3444
  data arrival time                                                                   -0.5317
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1873


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_250_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3198     0.3198
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)   0.2515   0.0000   0.3198 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/Q (DFFX1)   0.0356   0.2121     0.5318 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (net)     2   5.0036     0.0000     0.5318 f
  core/be/be_calculator/calc_stage_reg/data_o[167] (bsg_dff_width_p415_0)   0.0000     0.5318 f
  core/be/be_calculator/calc_stage_r_2__irf_w_v_ (net)   5.0036             0.0000     0.5318 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (bsg_dff_width_p415_0)   0.0000     0.5318 f
  core/be/be_calculator/calc_stage_reg/data_i[250] (net)   5.0036           0.0000     0.5318 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/D (DFFX1)   0.0356   0.0000 &   0.5318 f
  data arrival time                                                                    0.5318

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3301     0.3301
  clock reconvergence pessimism                                            -0.0076     0.3225
  core/be/be_calculator/calc_stage_reg/data_r_reg_250_/CLK (DFFX1)          0.0000     0.3225 r
  library hold time                                                         0.0219     0.3444
  data required time                                                                   0.3444
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3444
  data arrival time                                                                   -0.5318
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1875


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2704     0.2704
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/CLK (DFFX1)   0.0693   0.0000   0.2704 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/Q (DFFX1)   0.0375   0.1747     0.4451 r
  core/be/be_calculator/comp_stage_reg/data_o[229] (net)     1   4.2019     0.0000     0.4451 r
  core/be/be_calculator/comp_stage_reg/data_o[229] (bsg_dff_width_p320_0)   0.0000     0.4451 r
  core/be/be_calculator/wb_pkt_o[37] (net)              4.2019              0.0000     0.4451 r
  core/be/be_calculator/wb_pkt_o[37] (bp_be_calculator_top_03_0)            0.0000     0.4451 r
  core/be/wb_pkt[37] (net)                              4.2019              0.0000     0.4451 r
  core/be/icc_place42/INP (NBUFFX8)                               0.0375    0.0000 &   0.4452 r
  core/be/icc_place42/Z (NBUFFX8)                                 0.0483    0.0784 @   0.5235 r
  core/be/n90 (net)                             5      35.9653              0.0000     0.5235 r
  core/be/be_checker/wb_pkt_i[37] (bp_be_checker_top_03_0)                  0.0000     0.5235 r
  core/be/be_checker/wb_pkt_i[37] (net)                35.9653              0.0000     0.5235 r
  core/be/be_checker/scheduler/wb_pkt_i[37] (bp_be_scheduler_03_0)          0.0000     0.5235 r
  core/be/be_checker/scheduler/wb_pkt_i[37] (net)      35.9653              0.0000     0.5235 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (bp_be_regfile_03_0)   0.0000   0.5235 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (net)  35.9653     0.0000     0.5235 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[37] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5235 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[37] (net)  35.9653   0.0000     0.5235 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[37] (saed90_64x32_2P)   0.0483   0.0028 @   0.5263 r d 
  data arrival time                                                                    0.5263

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5263
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1878


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_176_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2824     0.2824
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)   0.1732   0.0000    0.2824 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/Q (DFFX1)   0.0420    0.1900     0.4725 r
  core/be/be_calculator/calc_stage_reg/data_o[93] (net)     2   5.8708      0.0000     0.4725 r
  core/be/be_calculator/calc_stage_reg/data_o[93] (bsg_dff_width_p415_0)    0.0000     0.4725 r
  core/be/be_calculator/calc_status_o[25] (net)         5.8708              0.0000     0.4725 r
  core/be/be_calculator/calc_stage_reg/data_i[176] (bsg_dff_width_p415_0)   0.0000     0.4725 r
  core/be/be_calculator/calc_stage_reg/data_i[176] (net)   5.8708           0.0000     0.4725 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/D (DFFX1)   0.0420   0.0000 &   0.4725 r
  data arrival time                                                                    0.4725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3209     0.3209
  clock reconvergence pessimism                                            -0.0076     0.3133
  core/be/be_calculator/calc_stage_reg/data_r_reg_176_/CLK (DFFX1)          0.0000     0.3133 r
  library hold time                                                        -0.0286     0.2847
  data required time                                                                   0.2847
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2847
  data arrival time                                                                   -0.4725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1878


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2821     0.2821
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)   0.1732   0.0000    0.2821 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/Q (DFFX1)   0.0366    0.2061     0.4883 f
  core/be/be_calculator/calc_stage_reg/data_o[87] (net)     2   5.3411      0.0000     0.4883 f
  core/be/be_calculator/calc_stage_reg/data_o[87] (bsg_dff_width_p415_0)    0.0000     0.4883 f
  core/be/be_calculator/calc_stage_r_1__mem_v_ (net)    5.3411              0.0000     0.4883 f
  core/be/be_calculator/calc_stage_reg/data_i[170] (bsg_dff_width_p415_0)   0.0000     0.4883 f
  core/be/be_calculator/calc_stage_reg/data_i[170] (net)   5.3411           0.0000     0.4883 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/D (DFFX1)   0.0366   0.0000 &   0.4883 f
  data arrival time                                                                    0.4883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2918     0.2918
  clock reconvergence pessimism                                            -0.0076     0.2841
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)          0.0000     0.2841 r
  library hold time                                                         0.0161     0.3002
  data required time                                                                   0.3002
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3002
  data arrival time                                                                   -0.4883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1881


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0324   0.1898     0.4597 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     1   3.4446     0.0000     0.4597 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4597 f
  core/be/be_calculator/wb_pkt_o[41] (net)              3.4446              0.0000     0.4597 f
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_03_0)            0.0000     0.4597 f
  core/be/wb_pkt[41] (net)                              3.4446              0.0000     0.4597 f
  core/be/icc_place29/INP (NBUFFX8)                               0.0324    0.0000 &   0.4598 f
  core/be/icc_place29/Z (NBUFFX8)                                 0.0440    0.0734 @   0.5332 f
  core/be/n77 (net)                             5      37.9306              0.0000     0.5332 f
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_03_0)                  0.0000     0.5332 f
  core/be/be_checker/wb_pkt_i[41] (net)                37.9306              0.0000     0.5332 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_03_0)          0.0000     0.5332 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      37.9306              0.0000     0.5332 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_03_0)   0.0000   0.5332 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  37.9306     0.0000     0.5332 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5332 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  37.9306   0.0000     0.5332 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[41] (saed90_64x32_2P)   0.0440  -0.0064 @   0.5267 f d 
  data arrival time                                                                    0.5267

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5267
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1882


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2713     0.2713
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__23_/CLK (DFFX1)   0.1564   0.0000   0.2713 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__23_/Q (DFFX1)   0.0339   0.2026   0.4738 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__23_ (net)     1   4.1832   0.0000   0.4738 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U129/IN1 (AND2X1)   0.0339  -0.0013 &   0.4725 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U129/Q (AND2X1)    0.0379    0.0586     0.5311 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n94 (net)     1   6.4838     0.0000     0.5311 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__23_/D (DFFX1)   0.0379   0.0002 &   0.5313 f
  data arrival time                                                                    0.5313

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3293     0.3293
  clock reconvergence pessimism                                            -0.0076     0.3217
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__23_/CLK (DFFX1)   0.0000   0.3217 r
  library hold time                                                         0.0214     0.3430
  data required time                                                                   0.3430
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3430
  data arrival time                                                                   -0.5313
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1882


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3152     0.3152
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/CLK (DFFX1)   0.2370   0.0000   0.3152 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_35_/Q (DFFX1)   0.0366   0.2116   0.5268 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (net)     2   5.4273   0.0000   0.5268 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[35] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5268 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (net)   5.4273            0.0000     0.5268 f
  core/be/be_checker/scheduler/dispatch_pkt_o[35] (bp_be_scheduler_03_0)    0.0000     0.5268 f
  core/be/be_checker/dispatch_pkt_o[35] (net)           5.4273              0.0000     0.5268 f
  core/be/be_checker/dispatch_pkt_o[35] (bp_be_checker_top_03_0)            0.0000     0.5268 f
  core/be/dispatch_pkt[35] (net)                        5.4273              0.0000     0.5268 f
  core/be/be_calculator/dispatch_pkt_i[35] (bp_be_calculator_top_03_0)      0.0000     0.5268 f
  core/be/be_calculator/dispatch_pkt_i[35] (net)        5.4273              0.0000     0.5268 f
  core/be/be_calculator/reservation_reg/data_i[35] (bsg_dff_width_p295_0)   0.0000     0.5268 f
  core/be/be_calculator/reservation_reg/data_i[35] (net)   5.4273           0.0000     0.5268 f
  core/be/be_calculator/reservation_reg/data_r_reg_35_/D (DFFX1)   0.0366   0.0000 &   0.5268 f
  data arrival time                                                                    0.5268

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3238     0.3238
  clock reconvergence pessimism                                            -0.0058     0.3180
  core/be/be_calculator/reservation_reg/data_r_reg_35_/CLK (DFFX1)          0.0000     0.3180 r
  library hold time                                                         0.0206     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5268
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1883


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_251_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2823     0.2823
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)   0.1732   0.0000   0.2823 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/Q (DFFX1)   0.0368   0.2063     0.4886 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (net)     2   5.4267     0.0000     0.4886 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (bsg_dff_width_p415_0)   0.0000     0.4886 f
  core/be/be_calculator/calc_stage_r_2__serial_v_ (net)   5.4267            0.0000     0.4886 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (bsg_dff_width_p415_0)   0.0000     0.4886 f
  core/be/be_calculator/calc_stage_reg/data_i[251] (net)   5.4267           0.0000     0.4886 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/D (DFFX1)   0.0368   0.0000 &   0.4887 f
  data arrival time                                                                    0.4887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  clock reconvergence pessimism                                            -0.0076     0.2844
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/CLK (DFFX1)          0.0000     0.2844 r
  library hold time                                                         0.0160     0.3004
  data required time                                                                   0.3004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3004
  data arrival time                                                                   -0.4887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1883


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2822     0.2822
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/CLK (DFFX1)   0.1732   0.0000     0.2822 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_2_/Q (DFFX1)    0.0369    0.2064     0.4887 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (net)     2   5.4857       0.0000     0.4887 f
  core/be/be_calculator/calc_stage_reg/data_o[2] (bsg_dff_width_p415_0)     0.0000     0.4887 f
  core/be/be_calculator/calc_stage_r_0__serial_v_ (net)   5.4857            0.0000     0.4887 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (bsg_dff_width_p415_0)    0.0000     0.4887 f
  core/be/be_calculator/calc_stage_reg/data_i[85] (net)   5.4857            0.0000     0.4887 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/D (DFFX1)   0.0369    0.0000 &   0.4887 f
  data arrival time                                                                    0.4887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2919     0.2919
  clock reconvergence pessimism                                            -0.0076     0.2843
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)           0.0000     0.2843 r
  library hold time                                                         0.0160     0.3003
  data required time                                                                   0.3003
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3003
  data arrival time                                                                   -0.4887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1884


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2704     0.2704
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/CLK (DFFX1)   0.0693   0.0000   0.2704 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/Q (DFFX1)   0.0375   0.1747     0.4451 r
  core/be/be_calculator/comp_stage_reg/data_o[229] (net)     1   4.2019     0.0000     0.4451 r
  core/be/be_calculator/comp_stage_reg/data_o[229] (bsg_dff_width_p320_0)   0.0000     0.4451 r
  core/be/be_calculator/wb_pkt_o[37] (net)              4.2019              0.0000     0.4451 r
  core/be/be_calculator/wb_pkt_o[37] (bp_be_calculator_top_03_0)            0.0000     0.4451 r
  core/be/wb_pkt[37] (net)                              4.2019              0.0000     0.4451 r
  core/be/icc_place42/INP (NBUFFX8)                               0.0375    0.0000 &   0.4452 r
  core/be/icc_place42/Z (NBUFFX8)                                 0.0483    0.0784 @   0.5235 r
  core/be/n90 (net)                             5      35.9653              0.0000     0.5235 r
  core/be/be_checker/wb_pkt_i[37] (bp_be_checker_top_03_0)                  0.0000     0.5235 r
  core/be/be_checker/wb_pkt_i[37] (net)                35.9653              0.0000     0.5235 r
  core/be/be_checker/scheduler/wb_pkt_i[37] (bp_be_scheduler_03_0)          0.0000     0.5235 r
  core/be/be_checker/scheduler/wb_pkt_i[37] (net)      35.9653              0.0000     0.5235 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (bp_be_regfile_03_0)   0.0000   0.5235 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (net)  35.9653     0.0000     0.5235 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[37] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5235 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[37] (net)  35.9653   0.0000     0.5235 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[37] (saed90_64x32_2P)   0.0483   0.0023 @   0.5258 r d 
  data arrival time                                                                    0.5258

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5258
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1885


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_170_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_253_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2821     0.2821
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/CLK (DFFX1)   0.1732   0.0000   0.2821 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_170_/Q (DFFX1)   0.0371   0.2066     0.4887 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (net)     2   5.5693     0.0000     0.4887 f
  core/be/be_calculator/calc_stage_reg/data_o[170] (bsg_dff_width_p415_0)   0.0000     0.4887 f
  core/be/be_calculator/calc_stage_r_2__mem_v_ (net)    5.5693              0.0000     0.4887 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (bsg_dff_width_p415_0)   0.0000     0.4887 f
  core/be/be_calculator/calc_stage_reg/data_i[253] (net)   5.5693           0.0000     0.4887 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/D (DFFX1)   0.0371   0.0001 &   0.4887 f
  data arrival time                                                                    0.4887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2918     0.2918
  clock reconvergence pessimism                                            -0.0076     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_253_/CLK (DFFX1)          0.0000     0.2842 r
  library hold time                                                         0.0159     0.3001
  data required time                                                                   0.3001
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3001
  data arrival time                                                                   -0.4887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1886


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3158     0.3158
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/CLK (DFFX1)   0.1584   0.0000   0.3158 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_59_/Q (DFFX1)   0.0380   0.2060   0.5219 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (net)     2   5.9467   0.0000   0.5219 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[59] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5219 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (net)   5.9467            0.0000     0.5219 f
  core/be/be_checker/scheduler/dispatch_pkt_o[59] (bp_be_scheduler_03_0)    0.0000     0.5219 f
  core/be/be_checker/dispatch_pkt_o[59] (net)           5.9467              0.0000     0.5219 f
  core/be/be_checker/dispatch_pkt_o[59] (bp_be_checker_top_03_0)            0.0000     0.5219 f
  core/be/dispatch_pkt[59] (net)                        5.9467              0.0000     0.5219 f
  core/be/be_calculator/dispatch_pkt_i[59] (bp_be_calculator_top_03_0)      0.0000     0.5219 f
  core/be/be_calculator/dispatch_pkt_i[59] (net)        5.9467              0.0000     0.5219 f
  core/be/be_calculator/reservation_reg/data_i[59] (bsg_dff_width_p295_0)   0.0000     0.5219 f
  core/be/be_calculator/reservation_reg/data_i[59] (net)   5.9467           0.0000     0.5219 f
  core/be/be_calculator/reservation_reg/data_r_reg_59_/D (DFFX1)   0.0380  -0.0008 &   0.5211 f
  data arrival time                                                                    0.5211

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3261     0.3261
  clock reconvergence pessimism                                            -0.0084     0.3178
  core/be/be_calculator/reservation_reg/data_r_reg_59_/CLK (DFFX1)          0.0000     0.3178 r
  library hold time                                                         0.0147     0.3324
  data required time                                                                   0.3324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3324
  data arrival time                                                                   -0.5211
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1886


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3175     0.3175
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/CLK (DFFX1)   0.1591   0.0000   0.3175 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_51_/Q (DFFX1)   0.0369   0.2052   0.5227 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (net)     2   5.4661   0.0000   0.5227 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[51] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5227 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (net)   5.4661            0.0000     0.5227 f
  core/be/be_checker/scheduler/dispatch_pkt_o[51] (bp_be_scheduler_03_0)    0.0000     0.5227 f
  core/be/be_checker/dispatch_pkt_o[51] (net)           5.4661              0.0000     0.5227 f
  core/be/be_checker/dispatch_pkt_o[51] (bp_be_checker_top_03_0)            0.0000     0.5227 f
  core/be/dispatch_pkt[51] (net)                        5.4661              0.0000     0.5227 f
  core/be/be_calculator/dispatch_pkt_i[51] (bp_be_calculator_top_03_0)      0.0000     0.5227 f
  core/be/be_calculator/dispatch_pkt_i[51] (net)        5.4661              0.0000     0.5227 f
  core/be/be_calculator/reservation_reg/data_i[51] (bsg_dff_width_p295_0)   0.0000     0.5227 f
  core/be/be_calculator/reservation_reg/data_i[51] (net)   5.4661           0.0000     0.5227 f
  core/be/be_calculator/reservation_reg/data_r_reg_51_/D (DFFX1)   0.0369   0.0001 &   0.5227 f
  data arrival time                                                                    0.5227

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3275     0.3275
  clock reconvergence pessimism                                            -0.0084     0.3191
  core/be/be_calculator/reservation_reg/data_r_reg_51_/CLK (DFFX1)          0.0000     0.3191 r
  library hold time                                                         0.0149     0.3341
  data required time                                                                   0.3341
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3341
  data arrival time                                                                   -0.5227
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1887


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2748     0.2748
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/CLK (DFFX1)   0.1564   0.0000   0.2748 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_15_/Q (DFFX1)   0.0365   0.2046   0.4795 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (net)     2   5.2786   0.0000   0.4795 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[15] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4795 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (net)   5.2786            0.0000     0.4795 f
  core/be/be_checker/scheduler/dispatch_pkt_o[15] (bp_be_scheduler_03_0)    0.0000     0.4795 f
  core/be/be_checker/dispatch_pkt_o[15] (net)           5.2786              0.0000     0.4795 f
  core/be/be_checker/dispatch_pkt_o[15] (bp_be_checker_top_03_0)            0.0000     0.4795 f
  core/be/dispatch_pkt[15] (net)                        5.2786              0.0000     0.4795 f
  core/be/be_calculator/dispatch_pkt_i[15] (bp_be_calculator_top_03_0)      0.0000     0.4795 f
  core/be/be_calculator/dispatch_pkt_i[15] (net)        5.2786              0.0000     0.4795 f
  core/be/be_calculator/reservation_reg/data_i[15] (bsg_dff_width_p295_0)   0.0000     0.4795 f
  core/be/be_calculator/reservation_reg/data_i[15] (net)   5.2786           0.0000     0.4795 f
  core/be/be_calculator/reservation_reg/data_r_reg_15_/D (DFFX1)   0.0365   0.0001 &   0.4795 f
  data arrival time                                                                    0.4795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2835     0.2835
  clock reconvergence pessimism                                            -0.0076     0.2759
  core/be/be_calculator/reservation_reg/data_r_reg_15_/CLK (DFFX1)          0.0000     0.2759 r
  library hold time                                                         0.0149     0.2908
  data required time                                                                   0.2908
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2908
  data arrival time                                                                   -0.4795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1887


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3151     0.3151
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/CLK (DFFX1)   0.2370   0.0000   0.3151 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_37_/Q (DFFX1)   0.0371   0.2120   0.5271 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (net)     2   5.6326   0.0000   0.5271 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[37] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5271 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (net)   5.6326            0.0000     0.5271 f
  core/be/be_checker/scheduler/dispatch_pkt_o[37] (bp_be_scheduler_03_0)    0.0000     0.5271 f
  core/be/be_checker/dispatch_pkt_o[37] (net)           5.6326              0.0000     0.5271 f
  core/be/be_checker/dispatch_pkt_o[37] (bp_be_checker_top_03_0)            0.0000     0.5271 f
  core/be/dispatch_pkt[37] (net)                        5.6326              0.0000     0.5271 f
  core/be/be_calculator/dispatch_pkt_i[37] (bp_be_calculator_top_03_0)      0.0000     0.5271 f
  core/be/be_calculator/dispatch_pkt_i[37] (net)        5.6326              0.0000     0.5271 f
  core/be/be_calculator/reservation_reg/data_i[37] (bsg_dff_width_p295_0)   0.0000     0.5271 f
  core/be/be_calculator/reservation_reg/data_i[37] (net)   5.6326           0.0000     0.5271 f
  core/be/be_calculator/reservation_reg/data_r_reg_37_/D (DFFX1)   0.0371   0.0000 &   0.5272 f
  data arrival time                                                                    0.5272

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3238     0.3238
  clock reconvergence pessimism                                            -0.0058     0.3179
  core/be/be_calculator/reservation_reg/data_r_reg_37_/CLK (DFFX1)          0.0000     0.3179 r
  library hold time                                                         0.0205     0.3384
  data required time                                                                   0.3384
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3384
  data arrival time                                                                   -0.5272
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1887


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2731     0.2731
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0736   0.0000   0.2731 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0381   0.1758     0.4489 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   4.4368     0.0000     0.4489 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4489 r
  core/be/be_calculator/wb_pkt_o[48] (net)              4.4368              0.0000     0.4489 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_03_0)            0.0000     0.4489 r
  core/be/wb_pkt[48] (net)                              4.4368              0.0000     0.4489 r
  core/be/icc_place39/INP (NBUFFX8)                               0.0381    0.0000 &   0.4489 r
  core/be/icc_place39/Z (NBUFFX8)                                 0.0471    0.0777 @   0.5265 r
  core/be/n87 (net)                             5      33.1331              0.0000     0.5265 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_03_0)                  0.0000     0.5265 r
  core/be/be_checker/wb_pkt_i[48] (net)                33.1331              0.0000     0.5265 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_03_0)          0.0000     0.5265 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      33.1331              0.0000     0.5265 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_03_0)   0.0000   0.5265 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  33.1331     0.0000     0.5265 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5265 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  33.1331   0.0000     0.5265 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0342   0.0011 @   0.5276 r d 
  data arrival time                                                                    0.5276

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5276
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1890


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0324   0.1898     0.4597 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (net)     1   3.4446     0.0000     0.4597 f
  core/be/be_calculator/comp_stage_reg/data_o[233] (bsg_dff_width_p320_0)   0.0000     0.4597 f
  core/be/be_calculator/wb_pkt_o[41] (net)              3.4446              0.0000     0.4597 f
  core/be/be_calculator/wb_pkt_o[41] (bp_be_calculator_top_03_0)            0.0000     0.4597 f
  core/be/wb_pkt[41] (net)                              3.4446              0.0000     0.4597 f
  core/be/icc_place29/INP (NBUFFX8)                               0.0324    0.0000 &   0.4598 f
  core/be/icc_place29/Z (NBUFFX8)                                 0.0440    0.0734 @   0.5332 f
  core/be/n77 (net)                             5      37.9306              0.0000     0.5332 f
  core/be/be_checker/wb_pkt_i[41] (bp_be_checker_top_03_0)                  0.0000     0.5332 f
  core/be/be_checker/wb_pkt_i[41] (net)                37.9306              0.0000     0.5332 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (bp_be_scheduler_03_0)          0.0000     0.5332 f
  core/be/be_checker/scheduler/wb_pkt_i[41] (net)      37.9306              0.0000     0.5332 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (bp_be_regfile_03_0)   0.0000   0.5332 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[41] (net)  37.9306     0.0000     0.5332 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5332 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[41] (net)  37.9306   0.0000     0.5332 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[41] (saed90_64x32_2P)   0.0440  -0.0068 @   0.5264 f d 
  data arrival time                                                                    0.5264

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5264
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1891


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3158     0.3158
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/CLK (DFFX1)   0.1584   0.0000   0.3158 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_46_/Q (DFFX1)   0.0384   0.2064   0.5221 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (net)     2   6.1337   0.0000   0.5221 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[46] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5221 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (net)   6.1337            0.0000     0.5221 f
  core/be/be_checker/scheduler/dispatch_pkt_o[46] (bp_be_scheduler_03_0)    0.0000     0.5221 f
  core/be/be_checker/dispatch_pkt_o[46] (net)           6.1337              0.0000     0.5221 f
  core/be/be_checker/dispatch_pkt_o[46] (bp_be_checker_top_03_0)            0.0000     0.5221 f
  core/be/dispatch_pkt[46] (net)                        6.1337              0.0000     0.5221 f
  core/be/be_calculator/dispatch_pkt_i[46] (bp_be_calculator_top_03_0)      0.0000     0.5221 f
  core/be/be_calculator/dispatch_pkt_i[46] (net)        6.1337              0.0000     0.5221 f
  core/be/be_calculator/reservation_reg/data_i[46] (bsg_dff_width_p295_0)   0.0000     0.5221 f
  core/be/be_calculator/reservation_reg/data_i[46] (net)   6.1337           0.0000     0.5221 f
  core/be/be_calculator/reservation_reg/data_r_reg_46_/D (DFFX1)   0.0384  -0.0008 &   0.5214 f
  data arrival time                                                                    0.5214

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3260     0.3260
  clock reconvergence pessimism                                            -0.0084     0.3176
  core/be/be_calculator/reservation_reg/data_r_reg_46_/CLK (DFFX1)          0.0000     0.3176 r
  library hold time                                                         0.0146     0.3322
  data required time                                                                   0.3322
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3322
  data arrival time                                                                   -0.5214
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1892


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2681     0.2681
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0736   0.0000   0.2681 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0335   0.1913     0.4595 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   3.9249     0.0000     0.4595 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.4595 f
  core/be/be_calculator/wb_pkt_o[54] (net)              3.9249              0.0000     0.4595 f
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_03_0)            0.0000     0.4595 f
  core/be/wb_pkt[54] (net)                              3.9249              0.0000     0.4595 f
  core/be/icc_place34/INP (NBUFFX8)                               0.0335    0.0000 &   0.4595 f
  core/be/icc_place34/Z (NBUFFX8)                                 0.0443    0.0735 @   0.5330 f
  core/be/n82 (net)                             5      37.3634              0.0000     0.5330 f
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_03_0)                  0.0000     0.5330 f
  core/be/be_checker/wb_pkt_i[54] (net)                37.3634              0.0000     0.5330 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_03_0)          0.0000     0.5330 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      37.3634              0.0000     0.5330 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_03_0)   0.0000   0.5330 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  37.3634     0.0000     0.5330 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5330 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  37.3634   0.0000     0.5330 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[54] (saed90_64x32_2P)   0.0443  -0.0051 @   0.5278 f d 
  data arrival time                                                                    0.5278

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1892


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_167_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3197     0.3197
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)   0.2515   0.0000    0.3197 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/Q (DFFX1)   0.0374    0.2136     0.5333 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (net)     2   5.8057      0.0000     0.5333 f
  core/be/be_calculator/calc_stage_reg/data_o[84] (bsg_dff_width_p415_0)    0.0000     0.5333 f
  core/be/be_calculator/calc_stage_r_1__irf_w_v_ (net)   5.8057             0.0000     0.5333 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (bsg_dff_width_p415_0)   0.0000     0.5333 f
  core/be/be_calculator/calc_stage_reg/data_i[167] (net)   5.8057           0.0000     0.5333 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/D (DFFX1)   0.0374   0.0000 &   0.5333 f
  data arrival time                                                                    0.5333

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3302     0.3302
  clock reconvergence pessimism                                            -0.0076     0.3226
  core/be/be_calculator/calc_stage_reg/data_r_reg_167_/CLK (DFFX1)          0.0000     0.3226 r
  library hold time                                                         0.0215     0.3440
  data required time                                                                   0.3440
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3440
  data arrival time                                                                   -0.5333
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1893


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2731     0.2731
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0736   0.0000   0.2731 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0381   0.1758     0.4489 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   4.4368     0.0000     0.4489 r
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4489 r
  core/be/be_calculator/wb_pkt_o[48] (net)              4.4368              0.0000     0.4489 r
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_03_0)            0.0000     0.4489 r
  core/be/wb_pkt[48] (net)                              4.4368              0.0000     0.4489 r
  core/be/icc_place39/INP (NBUFFX8)                               0.0381    0.0000 &   0.4489 r
  core/be/icc_place39/Z (NBUFFX8)                                 0.0471    0.0777 @   0.5265 r
  core/be/n87 (net)                             5      33.1331              0.0000     0.5265 r
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_03_0)                  0.0000     0.5265 r
  core/be/be_checker/wb_pkt_i[48] (net)                33.1331              0.0000     0.5265 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_03_0)          0.0000     0.5265 r
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      33.1331              0.0000     0.5265 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_03_0)   0.0000   0.5265 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  33.1331     0.0000     0.5265 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5265 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  33.1331   0.0000     0.5265 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0343   0.0003 @   0.5269 r d 
  data arrival time                                                                    0.5269

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5269
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1896


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3149     0.3149
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/CLK (DFFX1)   0.2379   0.0000   0.3149 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_36_/Q (DFFX1)   0.0390   0.2137   0.5286 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (net)     2   6.4951   0.0000   0.5286 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[36] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5286 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (net)   6.4951            0.0000     0.5286 f
  core/be/be_checker/scheduler/dispatch_pkt_o[36] (bp_be_scheduler_03_0)    0.0000     0.5286 f
  core/be/be_checker/dispatch_pkt_o[36] (net)           6.4951              0.0000     0.5286 f
  core/be/be_checker/dispatch_pkt_o[36] (bp_be_checker_top_03_0)            0.0000     0.5286 f
  core/be/dispatch_pkt[36] (net)                        6.4951              0.0000     0.5286 f
  core/be/be_calculator/dispatch_pkt_i[36] (bp_be_calculator_top_03_0)      0.0000     0.5286 f
  core/be/be_calculator/dispatch_pkt_i[36] (net)        6.4951              0.0000     0.5286 f
  core/be/be_calculator/reservation_reg/data_i[36] (bsg_dff_width_p295_0)   0.0000     0.5286 f
  core/be/be_calculator/reservation_reg/data_i[36] (net)   6.4951           0.0000     0.5286 f
  core/be/be_calculator/reservation_reg/data_r_reg_36_/D (DFFX1)   0.0390  -0.0015 &   0.5271 f
  data arrival time                                                                    0.5271

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3231     0.3231
  clock reconvergence pessimism                                            -0.0058     0.3173
  core/be/be_calculator/reservation_reg/data_r_reg_36_/CLK (DFFX1)          0.0000     0.3173 r
  library hold time                                                         0.0201     0.3374
  data required time                                                                   0.3374
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3374
  data arrival time                                                                   -0.5271
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1898


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2715     0.2715
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/CLK (DFFX1)   0.1564   0.0000   0.2715 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_10_/Q (DFFX1)   0.0413   0.2085   0.4800 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (net)     2   7.3413   0.0000   0.4800 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[10] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4800 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (net)   7.3413            0.0000     0.4800 f
  core/be/be_checker/scheduler/dispatch_pkt_o[10] (bp_be_scheduler_03_0)    0.0000     0.4800 f
  core/be/be_checker/dispatch_pkt_o[10] (net)           7.3413              0.0000     0.4800 f
  core/be/be_checker/dispatch_pkt_o[10] (bp_be_checker_top_03_0)            0.0000     0.4800 f
  core/be/dispatch_pkt[10] (net)                        7.3413              0.0000     0.4800 f
  core/be/be_calculator/dispatch_pkt_i[10] (bp_be_calculator_top_03_0)      0.0000     0.4800 f
  core/be/be_calculator/dispatch_pkt_i[10] (net)        7.3413              0.0000     0.4800 f
  core/be/be_calculator/reservation_reg/data_i[10] (bsg_dff_width_p295_0)   0.0000     0.4800 f
  core/be/be_calculator/reservation_reg/data_i[10] (net)   7.3413           0.0000     0.4800 f
  core/be/be_calculator/reservation_reg/data_r_reg_10_/D (DFFX1)   0.0413  -0.0007 &   0.4793 f
  data arrival time                                                                    0.4793

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2834     0.2834
  clock reconvergence pessimism                                            -0.0076     0.2757
  core/be/be_calculator/reservation_reg/data_r_reg_10_/CLK (DFFX1)          0.0000     0.2757 r
  library hold time                                                         0.0137     0.2895
  data required time                                                                   0.2895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2895
  data arrival time                                                                   -0.4793
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1898


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_85_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2822     0.2822
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/CLK (DFFX1)   0.1732   0.0000    0.2822 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_85_/Q (DFFX1)   0.0384    0.2076     0.4898 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (net)     2   6.1167      0.0000     0.4898 f
  core/be/be_calculator/calc_stage_reg/data_o[85] (bsg_dff_width_p415_0)    0.0000     0.4898 f
  core/be/be_calculator/calc_stage_r_1__serial_v_ (net)   6.1167            0.0000     0.4898 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (bsg_dff_width_p415_0)   0.0000     0.4898 f
  core/be/be_calculator/calc_stage_reg/data_i[168] (net)   6.1167           0.0000     0.4898 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/D (DFFX1)   0.0384   0.0000 &   0.4899 f
  data arrival time                                                                    0.4899

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2920     0.2920
  clock reconvergence pessimism                                            -0.0076     0.2844
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)          0.0000     0.2844 r
  library hold time                                                         0.0156     0.3000
  data required time                                                                   0.3000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3000
  data arrival time                                                                   -0.4899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1898


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2754     0.2754
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_/CLK (DFFX1)   0.1564   0.0000   0.2754 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_/Q (DFFX1)   0.0434   0.2100   0.4854 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[3] (net)     2   8.2726   0.0000   0.4854 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[3] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4854 f
  core/be/be_checker/scheduler/dispatch_pkt_o[3] (net)   8.2726             0.0000     0.4854 f
  core/be/be_checker/scheduler/dispatch_pkt_o[3] (bp_be_scheduler_03_0)     0.0000     0.4854 f
  core/be/be_checker/dispatch_pkt_o[3] (net)            8.2726              0.0000     0.4854 f
  core/be/be_checker/dispatch_pkt_o[3] (bp_be_checker_top_03_0)             0.0000     0.4854 f
  core/be/dispatch_pkt[3] (net)                         8.2726              0.0000     0.4854 f
  core/be/be_calculator/dispatch_pkt_i[3] (bp_be_calculator_top_03_0)       0.0000     0.4854 f
  core/be/be_calculator/dispatch_pkt_i[3] (net)         8.2726              0.0000     0.4854 f
  core/be/be_calculator/reservation_reg/data_i[3] (bsg_dff_width_p295_0)    0.0000     0.4854 f
  core/be/be_calculator/reservation_reg/data_i[3] (net)   8.2726            0.0000     0.4854 f
  core/be/be_calculator/reservation_reg/data_r_reg_3_/D (DFFX1)   0.0434   -0.0051 &   0.4803 f
  data arrival time                                                                    0.4803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2848     0.2848
  clock reconvergence pessimism                                            -0.0076     0.2772
  core/be/be_calculator/reservation_reg/data_r_reg_3_/CLK (DFFX1)           0.0000     0.2772 r
  library hold time                                                         0.0132     0.2904
  data required time                                                                   0.2904
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2904
  data arrival time                                                                   -0.4803
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1899


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3146     0.3146
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.2370   0.0000   0.3146 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_11_/Q (DFFX1)   0.0404   0.2148   0.5293 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (net)     1   7.0882   0.0000   0.5293 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[11] (bsg_dff_width_p39_2)   0.0000   0.5293 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__11_ (net)   7.0882      0.0000     0.5293 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (bsg_dff_width_p39_3)   0.0000   0.5293 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[11] (net)   7.0882   0.0000   0.5293 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/D (DFFX1)   0.0404  -0.0009 &   0.5284 f
  data arrival time                                                                    0.5284

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3246     0.3246
  clock reconvergence pessimism                                            -0.0058     0.3187
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_11_/CLK (DFFX1)   0.0000   0.3187 r
  library hold time                                                         0.0198     0.3385
  data required time                                                                   0.3385
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3385
  data arrival time                                                                   -0.5284
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1899


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3168     0.3168
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/CLK (DFFX1)   0.1590   0.0000   0.3168 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_50_/Q (DFFX1)   0.0384   0.2064   0.5232 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (net)     2   6.0943   0.0000   0.5232 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[50] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5232 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (net)   6.0943            0.0000     0.5232 f
  core/be/be_checker/scheduler/dispatch_pkt_o[50] (bp_be_scheduler_03_0)    0.0000     0.5232 f
  core/be/be_checker/dispatch_pkt_o[50] (net)           6.0943              0.0000     0.5232 f
  core/be/be_checker/dispatch_pkt_o[50] (bp_be_checker_top_03_0)            0.0000     0.5232 f
  core/be/dispatch_pkt[50] (net)                        6.0943              0.0000     0.5232 f
  core/be/be_calculator/dispatch_pkt_i[50] (bp_be_calculator_top_03_0)      0.0000     0.5232 f
  core/be/be_calculator/dispatch_pkt_i[50] (net)        6.0943              0.0000     0.5232 f
  core/be/be_calculator/reservation_reg/data_i[50] (bsg_dff_width_p295_0)   0.0000     0.5232 f
  core/be/be_calculator/reservation_reg/data_i[50] (net)   6.0943           0.0000     0.5232 f
  core/be/be_calculator/reservation_reg/data_r_reg_50_/D (DFFX1)   0.0384  -0.0009 &   0.5223 f
  data arrival time                                                                    0.5223

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3262     0.3262
  clock reconvergence pessimism                                            -0.0084     0.3178
  core/be/be_calculator/reservation_reg/data_r_reg_50_/CLK (DFFX1)          0.0000     0.3178 r
  library hold time                                                         0.0146     0.3324
  data required time                                                                   0.3324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3324
  data arrival time                                                                   -0.5223
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1899


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3146     0.3146
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.2369   0.0000   0.3146 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_10_/Q (DFFX1)   0.0387   0.2134   0.5280 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (net)     1   6.3539   0.0000   0.5280 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[10] (bsg_dff_width_p39_2)   0.0000   0.5280 f
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__10_ (net)   6.3539      0.0000     0.5280 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (bsg_dff_width_p39_3)   0.0000   0.5280 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[10] (net)   6.3539   0.0000   0.5280 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/D (DFFX1)   0.0387  -0.0006 &   0.5274 f
  data arrival time                                                                    0.5274

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3231     0.3231
  clock reconvergence pessimism                                            -0.0058     0.3173
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_10_/CLK (DFFX1)   0.0000   0.3173 r
  library hold time                                                         0.0201     0.3374
  data required time                                                                   0.3374
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3374
  data arrival time                                                                   -0.5274
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1900


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0681   0.1928     0.4627 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     3  15.7035     0.0000     0.4627 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4627 r
  core/be/be_calculator/wb_pkt_o[61] (net)             15.7035              0.0000     0.4627 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_03_0)            0.0000     0.4627 r
  core/be/wb_pkt[61] (net)                             15.7035              0.0000     0.4627 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_03_0)                  0.0000     0.4627 r
  core/be/be_checker/wb_pkt_i[61] (net)                15.7035              0.0000     0.4627 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_03_0)          0.0000     0.4627 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      15.7035              0.0000     0.4627 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_03_0)   0.0000   0.4627 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  15.7035     0.0000     0.4627 r
  core/be/be_checker/scheduler/int_regfile/U209/INP (NBUFFX8)     0.0681   -0.0063 &   0.4564 r
  core/be/be_checker/scheduler/int_regfile/U209/Z (NBUFFX8)       0.0409    0.0820 @   0.5384 r
  core/be/be_checker/scheduler/int_regfile/n96 (net)     2  19.1350         0.0000     0.5384 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5384 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  19.1350   0.0000     0.5384 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[61] (saed90_64x32_2P)   0.0295  -0.0099 @   0.5286 r d 
  data arrival time                                                                    0.5286

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5286
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1900


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2757     0.2757
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/CLK (DFFX1)   0.1564   0.0000   0.2757 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/Q (DFFX1)   0.0727   0.2060   0.4817 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[1] (net)     2  17.5249   0.0000   0.4817 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[1] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4817 r
  core/be/be_checker/scheduler/dispatch_pkt_o[1] (net)  17.5249             0.0000     0.4817 r
  core/be/be_checker/scheduler/dispatch_pkt_o[1] (bp_be_scheduler_03_0)     0.0000     0.4817 r
  core/be/be_checker/dispatch_pkt_o[1] (net)           17.5249              0.0000     0.4817 r
  core/be/be_checker/dispatch_pkt_o[1] (bp_be_checker_top_03_0)             0.0000     0.4817 r
  core/be/dispatch_pkt[1] (net)                        17.5249              0.0000     0.4817 r
  core/be/be_calculator/dispatch_pkt_i[1] (bp_be_calculator_top_03_0)       0.0000     0.4817 r
  core/be/be_calculator/dispatch_pkt_i[1] (net)        17.5249              0.0000     0.4817 r
  core/be/be_calculator/reservation_reg/data_i[1] (bsg_dff_width_p295_0)    0.0000     0.4817 r
  core/be/be_calculator/reservation_reg/data_i[1] (net)  17.5249            0.0000     0.4817 r
  core/be/be_calculator/reservation_reg/data_r_reg_1_/D (DFFX1)   0.0727   -0.0029 &   0.4788 r
  data arrival time                                                                    0.4788

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3268     0.3268
  clock reconvergence pessimism                                            -0.0020     0.3249
  core/be/be_calculator/reservation_reg/data_r_reg_1_/CLK (DFFX1)           0.0000     0.3249 r
  library hold time                                                        -0.0362     0.2887
  data required time                                                                   0.2887
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2887
  data arrival time                                                                   -0.4788
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1900


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3153     0.3153
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/CLK (DFFX1)   0.1584   0.0000   0.3153 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_60_/Q (DFFX1)   0.0380   0.2060   0.5213 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (net)     2   5.9408   0.0000   0.5213 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[60] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5213 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (net)   5.9408            0.0000     0.5213 f
  core/be/be_checker/scheduler/dispatch_pkt_o[60] (bp_be_scheduler_03_0)    0.0000     0.5213 f
  core/be/be_checker/dispatch_pkt_o[60] (net)           5.9408              0.0000     0.5213 f
  core/be/be_checker/dispatch_pkt_o[60] (bp_be_checker_top_03_0)            0.0000     0.5213 f
  core/be/dispatch_pkt[60] (net)                        5.9408              0.0000     0.5213 f
  core/be/be_calculator/dispatch_pkt_i[60] (bp_be_calculator_top_03_0)      0.0000     0.5213 f
  core/be/be_calculator/dispatch_pkt_i[60] (net)        5.9408              0.0000     0.5213 f
  core/be/be_calculator/reservation_reg/data_i[60] (bsg_dff_width_p295_0)   0.0000     0.5213 f
  core/be/be_calculator/reservation_reg/data_i[60] (net)   5.9408           0.0000     0.5213 f
  core/be/be_calculator/reservation_reg/data_r_reg_60_/D (DFFX1)   0.0380   0.0001 &   0.5214 f
  data arrival time                                                                    0.5214

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3249     0.3249
  clock reconvergence pessimism                                            -0.0084     0.3165
  core/be/be_calculator/reservation_reg/data_r_reg_60_/CLK (DFFX1)          0.0000     0.3165 r
  library hold time                                                         0.0147     0.3312
  data required time                                                                   0.3312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3312
  data arrival time                                                                   -0.5214
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1902


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2690     0.2690
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0692   0.0000   0.2690 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0588   0.1876     0.4567 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     3  12.1446     0.0000     0.4567 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4567 r
  core/be/be_calculator/wb_pkt_o[62] (net)             12.1446              0.0000     0.4567 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_03_0)            0.0000     0.4567 r
  core/be/wb_pkt[62] (net)                             12.1446              0.0000     0.4567 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_03_0)                  0.0000     0.4567 r
  core/be/be_checker/wb_pkt_i[62] (net)                12.1446              0.0000     0.4567 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_03_0)          0.0000     0.4567 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      12.1446              0.0000     0.4567 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_03_0)   0.0000   0.4567 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  12.1446     0.0000     0.4567 r
  core/be/be_checker/scheduler/int_regfile/U214/INP (NBUFFX8)     0.0588    0.0003 &   0.4569 r
  core/be/be_checker/scheduler/int_regfile/U214/Z (NBUFFX8)       0.0426    0.0804 @   0.5373 r
  core/be/be_checker/scheduler/int_regfile/n101 (net)     2  22.6988        0.0000     0.5373 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5373 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  22.6988   0.0000     0.5373 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0308  -0.0085 @   0.5289 r d 
  data arrival time                                                                    0.5289

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5289
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1903


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3153     0.3153
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/CLK (DFFX1)   0.2370   0.0000   0.3153 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_34_/Q (DFFX1)   0.0379   0.2127   0.5280 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (net)     2   6.0021   0.0000   0.5280 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[34] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5280 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (net)   6.0021            0.0000     0.5280 f
  core/be/be_checker/scheduler/dispatch_pkt_o[34] (bp_be_scheduler_03_0)    0.0000     0.5280 f
  core/be/be_checker/dispatch_pkt_o[34] (net)           6.0021              0.0000     0.5280 f
  core/be/be_checker/dispatch_pkt_o[34] (bp_be_checker_top_03_0)            0.0000     0.5280 f
  core/be/dispatch_pkt[34] (net)                        6.0021              0.0000     0.5280 f
  core/be/be_calculator/dispatch_pkt_i[34] (bp_be_calculator_top_03_0)      0.0000     0.5280 f
  core/be/be_calculator/dispatch_pkt_i[34] (net)        6.0021              0.0000     0.5280 f
  core/be/be_calculator/reservation_reg/data_i[34] (bsg_dff_width_p295_0)   0.0000     0.5280 f
  core/be/be_calculator/reservation_reg/data_i[34] (net)   6.0021           0.0000     0.5280 f
  core/be/be_calculator/reservation_reg/data_r_reg_34_/D (DFFX1)   0.0379   0.0001 &   0.5281 f
  data arrival time                                                                    0.5281

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3232     0.3232
  clock reconvergence pessimism                                            -0.0058     0.3174
  core/be/be_calculator/reservation_reg/data_r_reg_34_/CLK (DFFX1)          0.0000     0.3174 r
  library hold time                                                         0.0203     0.3377
  data required time                                                                   0.3377
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3377
  data arrival time                                                                   -0.5281
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1904


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_93_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2824     0.2824
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/CLK (DFFX1)   0.1732   0.0000    0.2824 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_10_/Q (DFFX1)   0.0388    0.2080     0.4904 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (net)     2   6.3169      0.0000     0.4904 f
  core/be/be_calculator/calc_stage_reg/data_o[10] (bsg_dff_width_p415_0)    0.0000     0.4904 f
  core/be/be_calculator/calc_status_o[12] (net)         6.3169              0.0000     0.4904 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (bsg_dff_width_p415_0)    0.0000     0.4904 f
  core/be/be_calculator/calc_stage_reg/data_i[93] (net)   6.3169            0.0000     0.4904 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/D (DFFX1)   0.0388    0.0001 &   0.4905 f
  data arrival time                                                                    0.4905

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2921     0.2921
  clock reconvergence pessimism                                            -0.0076     0.2845
  core/be/be_calculator/calc_stage_reg/data_r_reg_93_/CLK (DFFX1)           0.0000     0.2845 r
  library hold time                                                         0.0155     0.3000
  data required time                                                                   0.3000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3000
  data arrival time                                                                   -0.4905
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1905


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_246_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2681     0.2681
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/CLK (DFFX1)   0.0736   0.0000   0.2681 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_246_/Q (DFFX1)   0.0335   0.1913     0.4595 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (net)     1   3.9249     0.0000     0.4595 f
  core/be/be_calculator/comp_stage_reg/data_o[246] (bsg_dff_width_p320_0)   0.0000     0.4595 f
  core/be/be_calculator/wb_pkt_o[54] (net)              3.9249              0.0000     0.4595 f
  core/be/be_calculator/wb_pkt_o[54] (bp_be_calculator_top_03_0)            0.0000     0.4595 f
  core/be/wb_pkt[54] (net)                              3.9249              0.0000     0.4595 f
  core/be/icc_place34/INP (NBUFFX8)                               0.0335    0.0000 &   0.4595 f
  core/be/icc_place34/Z (NBUFFX8)                                 0.0443    0.0735 @   0.5330 f
  core/be/n82 (net)                             5      37.3634              0.0000     0.5330 f
  core/be/be_checker/wb_pkt_i[54] (bp_be_checker_top_03_0)                  0.0000     0.5330 f
  core/be/be_checker/wb_pkt_i[54] (net)                37.3634              0.0000     0.5330 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (bp_be_scheduler_03_0)          0.0000     0.5330 f
  core/be/be_checker/scheduler/wb_pkt_i[54] (net)      37.3634              0.0000     0.5330 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (bp_be_regfile_03_0)   0.0000   0.5330 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[54] (net)  37.3634     0.0000     0.5330 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5330 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[54] (net)  37.3634   0.0000     0.5330 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[54] (saed90_64x32_2P)   0.0443  -0.0052 @   0.5278 f d 
  data arrival time                                                                    0.5278

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1905


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2688     0.2688
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0692   0.0000   0.2688 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0319   0.1894     0.4581 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.2642     0.0000     0.4581 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4581 f
  core/be/be_calculator/wb_pkt_o[60] (net)              3.2642              0.0000     0.4581 f
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_03_0)            0.0000     0.4581 f
  core/be/wb_pkt[60] (net)                              3.2642              0.0000     0.4581 f
  core/be/icc_place46/INP (NBUFFX8)                               0.0319    0.0000 &   0.4582 f
  core/be/icc_place46/Z (NBUFFX8)                                 0.0416    0.0715 @   0.5296 f
  core/be/n94 (net)                             5      31.4981              0.0000     0.5296 f
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_03_0)                  0.0000     0.5296 f
  core/be/be_checker/wb_pkt_i[60] (net)                31.4981              0.0000     0.5296 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_03_0)          0.0000     0.5296 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      31.4981              0.0000     0.5296 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_03_0)   0.0000   0.5296 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  31.4981     0.0000     0.5296 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5296 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  31.4981   0.0000     0.5296 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[60] (saed90_64x32_2P)   0.0303  -0.0004 @   0.5292 f d 
  data arrival time                                                                    0.5292

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5292
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1906


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0327   0.1900     0.4600 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.5878     0.0000     0.4600 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4600 f
  core/be/be_calculator/wb_pkt_o[59] (net)              3.5878              0.0000     0.4600 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_03_0)            0.0000     0.4600 f
  core/be/wb_pkt[59] (net)                              3.5878              0.0000     0.4600 f
  core/be/icc_place45/INP (NBUFFX8)                               0.0327    0.0000 &   0.4601 f
  core/be/icc_place45/Z (NBUFFX8)                                 0.0439    0.0735 @   0.5336 f
  core/be/n93 (net)                             5      37.9887              0.0000     0.5336 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_03_0)                  0.0000     0.5336 f
  core/be/be_checker/wb_pkt_i[59] (net)                37.9887              0.0000     0.5336 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_03_0)          0.0000     0.5336 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      37.9887              0.0000     0.5336 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_03_0)   0.0000   0.5336 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  37.9887     0.0000     0.5336 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5336 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  37.9887   0.0000     0.5336 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[59] (saed90_64x32_2P)   0.0439  -0.0044 @   0.5292 f d 
  data arrival time                                                                    0.5292

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5292
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1906


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2751     0.2751
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/CLK (DFFX1)   0.1564   0.0000   0.2751 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_23_/Q (DFFX1)   0.0387   0.2064   0.4815 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (net)     2   6.2272   0.0000   0.4815 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[23] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4815 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (net)   6.2272            0.0000     0.4815 f
  core/be/be_checker/scheduler/dispatch_pkt_o[23] (bp_be_scheduler_03_0)    0.0000     0.4815 f
  core/be/be_checker/dispatch_pkt_o[23] (net)           6.2272              0.0000     0.4815 f
  core/be/be_checker/dispatch_pkt_o[23] (bp_be_checker_top_03_0)            0.0000     0.4815 f
  core/be/dispatch_pkt[23] (net)                        6.2272              0.0000     0.4815 f
  core/be/be_calculator/dispatch_pkt_i[23] (bp_be_calculator_top_03_0)      0.0000     0.4815 f
  core/be/be_calculator/dispatch_pkt_i[23] (net)        6.2272              0.0000     0.4815 f
  core/be/be_calculator/reservation_reg/data_i[23] (bsg_dff_width_p295_0)   0.0000     0.4815 f
  core/be/be_calculator/reservation_reg/data_i[23] (net)   6.2272           0.0000     0.4815 f
  core/be/be_calculator/reservation_reg/data_r_reg_23_/D (DFFX1)   0.0387   0.0001 &   0.4816 f
  data arrival time                                                                    0.4816

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2841     0.2841
  clock reconvergence pessimism                                            -0.0076     0.2765
  core/be/be_calculator/reservation_reg/data_r_reg_23_/CLK (DFFX1)          0.0000     0.2765 r
  library hold time                                                         0.0144     0.2909
  data required time                                                                   0.2909
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2909
  data arrival time                                                                   -0.4816
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1907


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3178     0.3178
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/CLK (DFFX1)   0.1585   0.0000   0.3178 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_55_/Q (DFFX1)   0.0388   0.2067   0.5244 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (net)     2   6.2646   0.0000   0.5244 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[55] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5244 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (net)   6.2646            0.0000     0.5244 f
  core/be/be_checker/scheduler/dispatch_pkt_o[55] (bp_be_scheduler_03_0)    0.0000     0.5244 f
  core/be/be_checker/dispatch_pkt_o[55] (net)           6.2646              0.0000     0.5244 f
  core/be/be_checker/dispatch_pkt_o[55] (bp_be_checker_top_03_0)            0.0000     0.5244 f
  core/be/dispatch_pkt[55] (net)                        6.2646              0.0000     0.5244 f
  core/be/be_calculator/dispatch_pkt_i[55] (bp_be_calculator_top_03_0)      0.0000     0.5244 f
  core/be/be_calculator/dispatch_pkt_i[55] (net)        6.2646              0.0000     0.5244 f
  core/be/be_calculator/reservation_reg/data_i[55] (bsg_dff_width_p295_0)   0.0000     0.5244 f
  core/be/be_calculator/reservation_reg/data_i[55] (net)   6.2646           0.0000     0.5244 f
  core/be/be_calculator/reservation_reg/data_r_reg_55_/D (DFFX1)   0.0388   0.0001 &   0.5245 f
  data arrival time                                                                    0.5245

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3275     0.3275
  clock reconvergence pessimism                                            -0.0084     0.3191
  core/be/be_calculator/reservation_reg/data_r_reg_55_/CLK (DFFX1)          0.0000     0.3191 r
  library hold time                                                         0.0145     0.3336
  data required time                                                                   0.3336
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3336
  data arrival time                                                                   -0.5245
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1909


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0681   0.1928     0.4627 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     3  15.7035     0.0000     0.4627 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4627 r
  core/be/be_calculator/wb_pkt_o[61] (net)             15.7035              0.0000     0.4627 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_03_0)            0.0000     0.4627 r
  core/be/wb_pkt[61] (net)                             15.7035              0.0000     0.4627 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_03_0)                  0.0000     0.4627 r
  core/be/be_checker/wb_pkt_i[61] (net)                15.7035              0.0000     0.4627 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_03_0)          0.0000     0.4627 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      15.7035              0.0000     0.4627 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_03_0)   0.0000   0.4627 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  15.7035     0.0000     0.4627 r
  core/be/be_checker/scheduler/int_regfile/U209/INP (NBUFFX8)     0.0681   -0.0063 &   0.4564 r
  core/be/be_checker/scheduler/int_regfile/U209/Z (NBUFFX8)       0.0409    0.0820 @   0.5384 r
  core/be/be_checker/scheduler/int_regfile/n96 (net)     2  19.1350         0.0000     0.5384 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5384 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  19.1350   0.0000     0.5384 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[61] (saed90_64x32_2P)   0.0295  -0.0102 @   0.5282 r d 
  data arrival time                                                                    0.5282

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5282
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1909


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2682     0.2682
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0736   0.0000   0.2682 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0355   0.1930     0.4612 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   4.7860     0.0000     0.4612 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4612 f
  core/be/be_calculator/wb_pkt_o[52] (net)              4.7860              0.0000     0.4612 f
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_03_0)            0.0000     0.4612 f
  core/be/wb_pkt[52] (net)                              4.7860              0.0000     0.4612 f
  core/be/icc_place37/INP (NBUFFX8)                               0.0355    0.0001 &   0.4612 f
  core/be/icc_place37/Z (NBUFFX8)                                 0.0427    0.0732 @   0.5344 f
  core/be/n85 (net)                             5      34.6158              0.0000     0.5344 f
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_03_0)                  0.0000     0.5344 f
  core/be/be_checker/wb_pkt_i[52] (net)                34.6158              0.0000     0.5344 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_03_0)          0.0000     0.5344 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      34.6158              0.0000     0.5344 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_03_0)   0.0000   0.5344 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  34.6158     0.0000     0.5344 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5344 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  34.6158   0.0000     0.5344 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[52] (saed90_64x32_2P)   0.0311  -0.0046 @   0.5298 f d 
  data arrival time                                                                    0.5298

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5298
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1912


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_252_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2688     0.2688
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/CLK (DFFX1)   0.0692   0.0000   0.2688 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_252_/Q (DFFX1)   0.0319   0.1894     0.4581 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (net)     1   3.2642     0.0000     0.4581 f
  core/be/be_calculator/comp_stage_reg/data_o[252] (bsg_dff_width_p320_0)   0.0000     0.4581 f
  core/be/be_calculator/wb_pkt_o[60] (net)              3.2642              0.0000     0.4581 f
  core/be/be_calculator/wb_pkt_o[60] (bp_be_calculator_top_03_0)            0.0000     0.4581 f
  core/be/wb_pkt[60] (net)                              3.2642              0.0000     0.4581 f
  core/be/icc_place46/INP (NBUFFX8)                               0.0319    0.0000 &   0.4582 f
  core/be/icc_place46/Z (NBUFFX8)                                 0.0416    0.0715 @   0.5296 f
  core/be/n94 (net)                             5      31.4981              0.0000     0.5296 f
  core/be/be_checker/wb_pkt_i[60] (bp_be_checker_top_03_0)                  0.0000     0.5296 f
  core/be/be_checker/wb_pkt_i[60] (net)                31.4981              0.0000     0.5296 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (bp_be_scheduler_03_0)          0.0000     0.5296 f
  core/be/be_checker/scheduler/wb_pkt_i[60] (net)      31.4981              0.0000     0.5296 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (bp_be_regfile_03_0)   0.0000   0.5296 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[60] (net)  31.4981     0.0000     0.5296 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5296 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[60] (net)  31.4981   0.0000     0.5296 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[60] (saed90_64x32_2P)   0.0303  -0.0011 @   0.5285 f d 
  data arrival time                                                                    0.5285

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5285
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1913


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3154     0.3154
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/CLK (DFFX1)   0.1584   0.0000   0.3154 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_48_/Q (DFFX1)   0.0401   0.2078   0.5231 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (net)     2   6.8601   0.0000   0.5231 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[48] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5231 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (net)   6.8601            0.0000     0.5231 f
  core/be/be_checker/scheduler/dispatch_pkt_o[48] (bp_be_scheduler_03_0)    0.0000     0.5231 f
  core/be/be_checker/dispatch_pkt_o[48] (net)           6.8601              0.0000     0.5231 f
  core/be/be_checker/dispatch_pkt_o[48] (bp_be_checker_top_03_0)            0.0000     0.5231 f
  core/be/dispatch_pkt[48] (net)                        6.8601              0.0000     0.5231 f
  core/be/be_calculator/dispatch_pkt_i[48] (bp_be_calculator_top_03_0)      0.0000     0.5231 f
  core/be/be_calculator/dispatch_pkt_i[48] (net)        6.8601              0.0000     0.5231 f
  core/be/be_calculator/reservation_reg/data_i[48] (bsg_dff_width_p295_0)   0.0000     0.5231 f
  core/be/be_calculator/reservation_reg/data_i[48] (net)   6.8601           0.0000     0.5231 f
  core/be/be_calculator/reservation_reg/data_r_reg_48_/D (DFFX1)   0.0401   0.0001 &   0.5232 f
  data arrival time                                                                    0.5232

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3261     0.3261
  clock reconvergence pessimism                                            -0.0084     0.3178
  core/be/be_calculator/reservation_reg/data_r_reg_48_/CLK (DFFX1)          0.0000     0.3178 r
  library hold time                                                         0.0142     0.3319
  data required time                                                                   0.3319
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3319
  data arrival time                                                                   -0.5232
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1913


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3171     0.3171
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/CLK (DFFX1)   0.1585   0.0000   0.3171 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_58_/Q (DFFX1)   0.0396   0.2074   0.5245 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (net)     2   6.6451   0.0000   0.5245 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[58] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5245 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (net)   6.6451            0.0000     0.5245 f
  core/be/be_checker/scheduler/dispatch_pkt_o[58] (bp_be_scheduler_03_0)    0.0000     0.5245 f
  core/be/be_checker/dispatch_pkt_o[58] (net)           6.6451              0.0000     0.5245 f
  core/be/be_checker/dispatch_pkt_o[58] (bp_be_checker_top_03_0)            0.0000     0.5245 f
  core/be/dispatch_pkt[58] (net)                        6.6451              0.0000     0.5245 f
  core/be/be_calculator/dispatch_pkt_i[58] (bp_be_calculator_top_03_0)      0.0000     0.5245 f
  core/be/be_calculator/dispatch_pkt_i[58] (net)        6.6451              0.0000     0.5245 f
  core/be/be_calculator/reservation_reg/data_i[58] (bsg_dff_width_p295_0)   0.0000     0.5245 f
  core/be/be_calculator/reservation_reg/data_i[58] (net)   6.6451           0.0000     0.5245 f
  core/be/be_calculator/reservation_reg/data_r_reg_58_/D (DFFX1)   0.0396   0.0001 &   0.5246 f
  data arrival time                                                                    0.5246

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3273     0.3273
  clock reconvergence pessimism                                            -0.0084     0.3190
  core/be/be_calculator/reservation_reg/data_r_reg_58_/CLK (DFFX1)          0.0000     0.3190 r
  library hold time                                                         0.0143     0.3333
  data required time                                                                   0.3333
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3333
  data arrival time                                                                   -0.5246
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1913


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_87_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2817     0.2817
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/CLK (DFFX1)   0.1732   0.0000     0.2817 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_4_/Q (DFFX1)    0.0401    0.2090     0.4907 f
  core/be/be_calculator/calc_stage_reg/data_o[4] (net)     2   6.8654       0.0000     0.4907 f
  core/be/be_calculator/calc_stage_reg/data_o[4] (bsg_dff_width_p415_0)     0.0000     0.4907 f
  core/be/be_calculator/calc_stage_r_0__mem_v_ (net)    6.8654              0.0000     0.4907 f
  core/be/be_calculator/calc_stage_reg/data_i[87] (bsg_dff_width_p415_0)    0.0000     0.4907 f
  core/be/be_calculator/calc_stage_reg/data_i[87] (net)   6.8654            0.0000     0.4907 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/D (DFFX1)   0.0401    0.0001 &   0.4908 f
  data arrival time                                                                    0.4908

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2918     0.2918
  clock reconvergence pessimism                                            -0.0076     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_87_/CLK (DFFX1)           0.0000     0.2842 r
  library hold time                                                         0.0152     0.2994
  data required time                                                                   0.2994
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2994
  data arrival time                                                                   -0.4908
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1914


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3158     0.3158
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/CLK (DFFX1)   0.1584   0.0000   0.3158 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_61_/Q (DFFX1)   0.0403   0.2079   0.5236 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (net)     2   6.9101   0.0000   0.5236 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[61] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5236 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (net)   6.9101            0.0000     0.5236 f
  core/be/be_checker/scheduler/dispatch_pkt_o[61] (bp_be_scheduler_03_0)    0.0000     0.5236 f
  core/be/be_checker/dispatch_pkt_o[61] (net)           6.9101              0.0000     0.5236 f
  core/be/be_checker/dispatch_pkt_o[61] (bp_be_checker_top_03_0)            0.0000     0.5236 f
  core/be/dispatch_pkt[61] (net)                        6.9101              0.0000     0.5236 f
  core/be/be_calculator/dispatch_pkt_i[61] (bp_be_calculator_top_03_0)      0.0000     0.5236 f
  core/be/be_calculator/dispatch_pkt_i[61] (net)        6.9101              0.0000     0.5236 f
  core/be/be_calculator/reservation_reg/data_i[61] (bsg_dff_width_p295_0)   0.0000     0.5236 f
  core/be/be_calculator/reservation_reg/data_i[61] (net)   6.9101           0.0000     0.5236 f
  core/be/be_calculator/reservation_reg/data_r_reg_61_/D (DFFX1)   0.0403  -0.0009 &   0.5227 f
  data arrival time                                                                    0.5227

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3255     0.3255
  clock reconvergence pessimism                                            -0.0084     0.3171
  core/be/be_calculator/reservation_reg/data_r_reg_61_/CLK (DFFX1)          0.0000     0.3171 r
  library hold time                                                         0.0141     0.3312
  data required time                                                                   0.3312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3312
  data arrival time                                                                   -0.5227
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1914


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_101_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3197     0.3197
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/CLK (DFFX1)   0.2515   0.0000   0.3197 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_101_/Q (DFFX1)   0.0374   0.2136     0.5333 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (net)     1   5.8195     0.0000     0.5333 f
  core/be/be_calculator/calc_stage_reg/data_o[101] (bsg_dff_width_p415_0)   0.0000     0.5333 f
  core/be/be_calculator/calc_stage_r_1__instr__opcode__6_ (net)   5.8195    0.0000     0.5333 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (bsg_dff_width_p415_0)   0.0000     0.5333 f
  core/be/be_calculator/calc_stage_reg/data_i[184] (net)   5.8195           0.0000     0.5333 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/D (DFFX1)   0.0374   0.0001 &   0.5334 f
  data arrival time                                                                    0.5334

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3280     0.3280
  clock reconvergence pessimism                                            -0.0076     0.3204
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)          0.0000     0.3204 r
  library hold time                                                         0.0214     0.3419
  data required time                                                                   0.3419
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3419
  data arrival time                                                                   -0.5334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1915


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2690     0.2690
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0692   0.0000   0.2690 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0588   0.1876     0.4567 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     3  12.1446     0.0000     0.4567 r
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4567 r
  core/be/be_calculator/wb_pkt_o[62] (net)             12.1446              0.0000     0.4567 r
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_03_0)            0.0000     0.4567 r
  core/be/wb_pkt[62] (net)                             12.1446              0.0000     0.4567 r
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_03_0)                  0.0000     0.4567 r
  core/be/be_checker/wb_pkt_i[62] (net)                12.1446              0.0000     0.4567 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_03_0)          0.0000     0.4567 r
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      12.1446              0.0000     0.4567 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_03_0)   0.0000   0.4567 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  12.1446     0.0000     0.4567 r
  core/be/be_checker/scheduler/int_regfile/U214/INP (NBUFFX8)     0.0588    0.0003 &   0.4569 r
  core/be/be_checker/scheduler/int_regfile/U214/Z (NBUFFX8)       0.0426    0.0804 @   0.5373 r
  core/be/be_checker/scheduler/int_regfile/n101 (net)     2  22.6988        0.0000     0.5373 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5373 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  22.6988   0.0000     0.5373 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0308  -0.0084 @   0.5290 r d 
  data arrival time                                                                    0.5290

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5290
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1917


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_251_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_251_/Q (DFFX1)   0.0327   0.1900     0.4600 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (net)     1   3.5878     0.0000     0.4600 f
  core/be/be_calculator/comp_stage_reg/data_o[251] (bsg_dff_width_p320_0)   0.0000     0.4600 f
  core/be/be_calculator/wb_pkt_o[59] (net)              3.5878              0.0000     0.4600 f
  core/be/be_calculator/wb_pkt_o[59] (bp_be_calculator_top_03_0)            0.0000     0.4600 f
  core/be/wb_pkt[59] (net)                              3.5878              0.0000     0.4600 f
  core/be/icc_place45/INP (NBUFFX8)                               0.0327    0.0000 &   0.4601 f
  core/be/icc_place45/Z (NBUFFX8)                                 0.0439    0.0735 @   0.5336 f
  core/be/n93 (net)                             5      37.9887              0.0000     0.5336 f
  core/be/be_checker/wb_pkt_i[59] (bp_be_checker_top_03_0)                  0.0000     0.5336 f
  core/be/be_checker/wb_pkt_i[59] (net)                37.9887              0.0000     0.5336 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (bp_be_scheduler_03_0)          0.0000     0.5336 f
  core/be/be_checker/scheduler/wb_pkt_i[59] (net)      37.9887              0.0000     0.5336 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (bp_be_regfile_03_0)   0.0000   0.5336 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[59] (net)  37.9887     0.0000     0.5336 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5336 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[59] (net)  37.9887   0.0000     0.5336 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[59] (saed90_64x32_2P)   0.0439  -0.0045 @   0.5291 f d 
  data arrival time                                                                    0.5291

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5291
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1918


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2740     0.2740
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/CLK (DFFX1)   0.1564   0.0000   0.2740 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_9_/Q (DFFX1)   0.0409   0.2082   0.4822 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (net)     2   7.1898   0.0000   0.4822 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[9] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4822 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (net)   7.1898             0.0000     0.4822 f
  core/be/be_checker/scheduler/dispatch_pkt_o[9] (bp_be_scheduler_03_0)     0.0000     0.4822 f
  core/be/be_checker/dispatch_pkt_o[9] (net)            7.1898              0.0000     0.4822 f
  core/be/be_checker/dispatch_pkt_o[9] (bp_be_checker_top_03_0)             0.0000     0.4822 f
  core/be/dispatch_pkt[9] (net)                         7.1898              0.0000     0.4822 f
  core/be/be_calculator/dispatch_pkt_i[9] (bp_be_calculator_top_03_0)       0.0000     0.4822 f
  core/be/be_calculator/dispatch_pkt_i[9] (net)         7.1898              0.0000     0.4822 f
  core/be/be_calculator/reservation_reg/data_i[9] (bsg_dff_width_p295_0)    0.0000     0.4822 f
  core/be/be_calculator/reservation_reg/data_i[9] (net)   7.1898            0.0000     0.4822 f
  core/be/be_calculator/reservation_reg/data_r_reg_9_/D (DFFX1)   0.0409    0.0001 &   0.4823 f
  data arrival time                                                                    0.4823

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2842     0.2842
  clock reconvergence pessimism                                            -0.0076     0.2766
  core/be/be_calculator/reservation_reg/data_r_reg_9_/CLK (DFFX1)           0.0000     0.2766 r
  library hold time                                                         0.0138     0.2904
  data required time                                                                   0.2904
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2904
  data arrival time                                                                   -0.4823
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1919


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_1_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_84_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3196     0.3196
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/CLK (DFFX1)   0.2515   0.0000     0.3196 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_1_/Q (DFFX1)    0.0400    0.2157     0.5353 f
  core/be/be_calculator/calc_stage_reg/data_o[1] (net)     2   6.9263       0.0000     0.5353 f
  core/be/be_calculator/calc_stage_reg/data_o[1] (bsg_dff_width_p415_0)     0.0000     0.5353 f
  core/be/be_calculator/calc_stage_r_0__irf_w_v_ (net)   6.9263             0.0000     0.5353 f
  core/be/be_calculator/calc_stage_reg/data_i[84] (bsg_dff_width_p415_0)    0.0000     0.5353 f
  core/be/be_calculator/calc_stage_reg/data_i[84] (net)   6.9263            0.0000     0.5353 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/D (DFFX1)   0.0400    0.0000 &   0.5353 f
  data arrival time                                                                    0.5353

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3301     0.3301
  clock reconvergence pessimism                                            -0.0076     0.3225
  core/be/be_calculator/calc_stage_reg/data_r_reg_84_/CLK (DFFX1)           0.0000     0.3225 r
  library hold time                                                         0.0209     0.3434
  data required time                                                                   0.3434
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3434
  data arrival time                                                                   -0.5353
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1919


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3168     0.3168
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/CLK (DFFX1)   0.1590   0.0000   0.3168 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_62_/Q (DFFX1)   0.0394   0.2072   0.5240 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (net)     2   6.5532   0.0000   0.5240 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[62] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5240 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (net)   6.5532            0.0000     0.5240 f
  core/be/be_checker/scheduler/dispatch_pkt_o[62] (bp_be_scheduler_03_0)    0.0000     0.5240 f
  core/be/be_checker/dispatch_pkt_o[62] (net)           6.5532              0.0000     0.5240 f
  core/be/be_checker/dispatch_pkt_o[62] (bp_be_checker_top_03_0)            0.0000     0.5240 f
  core/be/dispatch_pkt[62] (net)                        6.5532              0.0000     0.5240 f
  core/be/be_calculator/dispatch_pkt_i[62] (bp_be_calculator_top_03_0)      0.0000     0.5240 f
  core/be/be_calculator/dispatch_pkt_i[62] (net)        6.5532              0.0000     0.5240 f
  core/be/be_calculator/reservation_reg/data_i[62] (bsg_dff_width_p295_0)   0.0000     0.5240 f
  core/be/be_calculator/reservation_reg/data_i[62] (net)   6.5532           0.0000     0.5240 f
  core/be/be_calculator/reservation_reg/data_r_reg_62_/D (DFFX1)   0.0394   0.0001 &   0.5241 f
  data arrival time                                                                    0.5241

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3262     0.3262
  clock reconvergence pessimism                                            -0.0084     0.3178
  core/be/be_calculator/reservation_reg/data_r_reg_62_/CLK (DFFX1)          0.0000     0.3178 r
  library hold time                                                         0.0143     0.3321
  data required time                                                                   0.3321
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3321
  data arrival time                                                                   -0.5241
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1920


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2756     0.2756
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/CLK (DFFX1)   0.1564   0.0000   0.2756 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_21_/Q (DFFX1)   0.0419   0.2090   0.4845 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (net)     2   7.6162   0.0000   0.4845 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[21] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4845 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (net)   7.6162            0.0000     0.4845 f
  core/be/be_checker/scheduler/dispatch_pkt_o[21] (bp_be_scheduler_03_0)    0.0000     0.4845 f
  core/be/be_checker/dispatch_pkt_o[21] (net)           7.6162              0.0000     0.4845 f
  core/be/be_checker/dispatch_pkt_o[21] (bp_be_checker_top_03_0)            0.0000     0.4845 f
  core/be/dispatch_pkt[21] (net)                        7.6162              0.0000     0.4845 f
  core/be/be_calculator/dispatch_pkt_i[21] (bp_be_calculator_top_03_0)      0.0000     0.4845 f
  core/be/be_calculator/dispatch_pkt_i[21] (net)        7.6162              0.0000     0.4845 f
  core/be/be_calculator/reservation_reg/data_i[21] (bsg_dff_width_p295_0)   0.0000     0.4845 f
  core/be/be_calculator/reservation_reg/data_i[21] (net)   7.6162           0.0000     0.4845 f
  core/be/be_calculator/reservation_reg/data_r_reg_21_/D (DFFX1)   0.0419  -0.0017 &   0.4828 f
  data arrival time                                                                    0.4828

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2848     0.2848
  clock reconvergence pessimism                                            -0.0076     0.2772
  core/be/be_calculator/reservation_reg/data_r_reg_21_/CLK (DFFX1)          0.0000     0.2772 r
  library hold time                                                         0.0136     0.2908
  data required time                                                                   0.2908
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2908
  data arrival time                                                                   -0.4828
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1920


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_89_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3194     0.3194
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/CLK (DFFX1)   0.2515   0.0000     0.3194 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_6_/Q (DFFX1)    0.0395    0.2153     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (net)     2   6.7255       0.0000     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_o[6] (bsg_dff_width_p415_0)     0.0000     0.5347 f
  core/be/be_calculator/calc_stage_r_0__pipe_mem_v_ (net)   6.7255          0.0000     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (bsg_dff_width_p415_0)    0.0000     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_i[89] (net)   6.7255            0.0000     0.5347 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/D (DFFX1)   0.0395   -0.0009 &   0.5338 f
  data arrival time                                                                    0.5338

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3281     0.3281
  clock reconvergence pessimism                                            -0.0076     0.3205
  core/be/be_calculator/calc_stage_reg/data_r_reg_89_/CLK (DFFX1)           0.0000     0.3205 r
  library hold time                                                         0.0210     0.3415
  data required time                                                                   0.3415
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3415
  data arrival time                                                                   -0.5338
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1922


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2740     0.2740
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/CLK (DFFX1)   0.1564   0.0000   0.2740 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_5_/Q (DFFX1)   0.0406   0.2079   0.4819 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (net)     2   7.0404   0.0000   0.4819 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[5] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4819 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (net)   7.0404             0.0000     0.4819 f
  core/be/be_checker/scheduler/dispatch_pkt_o[5] (bp_be_scheduler_03_0)     0.0000     0.4819 f
  core/be/be_checker/dispatch_pkt_o[5] (net)            7.0404              0.0000     0.4819 f
  core/be/be_checker/dispatch_pkt_o[5] (bp_be_checker_top_03_0)             0.0000     0.4819 f
  core/be/dispatch_pkt[5] (net)                         7.0404              0.0000     0.4819 f
  core/be/be_calculator/dispatch_pkt_i[5] (bp_be_calculator_top_03_0)       0.0000     0.4819 f
  core/be/be_calculator/dispatch_pkt_i[5] (net)         7.0404              0.0000     0.4819 f
  core/be/be_calculator/reservation_reg/data_i[5] (bsg_dff_width_p295_0)    0.0000     0.4819 f
  core/be/be_calculator/reservation_reg/data_i[5] (net)   7.0404            0.0000     0.4819 f
  core/be/be_calculator/reservation_reg/data_r_reg_5_/D (DFFX1)   0.0406    0.0001 &   0.4820 f
  data arrival time                                                                    0.4820

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2834     0.2834
  clock reconvergence pessimism                                            -0.0076     0.2758
  core/be/be_calculator/reservation_reg/data_r_reg_5_/CLK (DFFX1)           0.0000     0.2758 r
  library hold time                                                         0.0139     0.2897
  data required time                                                                   0.2897
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2897
  data arrival time                                                                   -0.4820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1923


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2740     0.2740
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/CLK (DFFX1)   0.1564   0.0000   0.2740 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_6_/Q (DFFX1)   0.0436   0.2101   0.4841 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (net)     2   8.3753   0.0000   0.4841 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[6] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4841 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (net)   8.3753             0.0000     0.4841 f
  core/be/be_checker/scheduler/dispatch_pkt_o[6] (bp_be_scheduler_03_0)     0.0000     0.4841 f
  core/be/be_checker/dispatch_pkt_o[6] (net)            8.3753              0.0000     0.4841 f
  core/be/be_checker/dispatch_pkt_o[6] (bp_be_checker_top_03_0)             0.0000     0.4841 f
  core/be/dispatch_pkt[6] (net)                         8.3753              0.0000     0.4841 f
  core/be/be_calculator/dispatch_pkt_i[6] (bp_be_calculator_top_03_0)       0.0000     0.4841 f
  core/be/be_calculator/dispatch_pkt_i[6] (net)         8.3753              0.0000     0.4841 f
  core/be/be_calculator/reservation_reg/data_i[6] (bsg_dff_width_p295_0)    0.0000     0.4841 f
  core/be/be_calculator/reservation_reg/data_i[6] (net)   8.3753            0.0000     0.4841 f
  core/be/be_calculator/reservation_reg/data_r_reg_6_/D (DFFX1)   0.0436   -0.0014 &   0.4827 f
  data arrival time                                                                    0.4827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2846     0.2846
  clock reconvergence pessimism                                            -0.0076     0.2770
  core/be/be_calculator/reservation_reg/data_r_reg_6_/CLK (DFFX1)           0.0000     0.2770 r
  library hold time                                                         0.0132     0.2902
  data required time                                                                   0.2902
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2902
  data arrival time                                                                   -0.4827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1925


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3177     0.3177
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/CLK (DFFX1)   0.1585   0.0000   0.3177 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_54_/Q (DFFX1)   0.0404   0.2080   0.5257 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (net)     2   6.9647   0.0000   0.5257 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[54] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5257 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (net)   6.9647            0.0000     0.5257 f
  core/be/be_checker/scheduler/dispatch_pkt_o[54] (bp_be_scheduler_03_0)    0.0000     0.5257 f
  core/be/be_checker/dispatch_pkt_o[54] (net)           6.9647              0.0000     0.5257 f
  core/be/be_checker/dispatch_pkt_o[54] (bp_be_checker_top_03_0)            0.0000     0.5257 f
  core/be/dispatch_pkt[54] (net)                        6.9647              0.0000     0.5257 f
  core/be/be_calculator/dispatch_pkt_i[54] (bp_be_calculator_top_03_0)      0.0000     0.5257 f
  core/be/be_calculator/dispatch_pkt_i[54] (net)        6.9647              0.0000     0.5257 f
  core/be/be_calculator/reservation_reg/data_i[54] (bsg_dff_width_p295_0)   0.0000     0.5257 f
  core/be/be_calculator/reservation_reg/data_i[54] (net)   6.9647           0.0000     0.5257 f
  core/be/be_calculator/reservation_reg/data_r_reg_54_/D (DFFX1)   0.0404   0.0001 &   0.5258 f
  data arrival time                                                                    0.5258

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3275     0.3275
  clock reconvergence pessimism                                            -0.0084     0.3191
  core/be/be_calculator/reservation_reg/data_r_reg_54_/CLK (DFFX1)          0.0000     0.3191 r
  library hold time                                                         0.0141     0.3332
  data required time                                                                   0.3332
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3332
  data arrival time                                                                   -0.5258
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1925


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2692     0.2692
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0692   0.0000   0.2692 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0714   0.1944     0.4636 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     3  16.9391     0.0000     0.4636 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4636 r
  core/be/be_calculator/wb_pkt_o[53] (net)             16.9391              0.0000     0.4636 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_03_0)            0.0000     0.4636 r
  core/be/wb_pkt[53] (net)                             16.9391              0.0000     0.4636 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_03_0)                  0.0000     0.4636 r
  core/be/be_checker/wb_pkt_i[53] (net)                16.9391              0.0000     0.4636 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_03_0)          0.0000     0.4636 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      16.9391              0.0000     0.4636 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_03_0)   0.0000   0.4636 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  16.9391     0.0000     0.4636 r
  core/be/be_checker/scheduler/int_regfile/U208/INP (NBUFFX8)     0.0714   -0.0097 &   0.4539 r
  core/be/be_checker/scheduler/int_regfile/U208/Z (NBUFFX8)       0.0421    0.0833 @   0.5372 r
  core/be/be_checker/scheduler/int_regfile/n95 (net)     2  20.9646         0.0000     0.5372 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5372 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  20.9646   0.0000     0.5372 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0304  -0.0060 @   0.5312 r d 
  data arrival time                                                                    0.5312

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5312
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1926


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3175     0.3175
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/CLK (DFFX1)   0.1591   0.0000   0.3175 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_57_/Q (DFFX1)   0.0406   0.2082   0.5256 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (net)     2   7.0420   0.0000   0.5256 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[57] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5256 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (net)   7.0420            0.0000     0.5256 f
  core/be/be_checker/scheduler/dispatch_pkt_o[57] (bp_be_scheduler_03_0)    0.0000     0.5256 f
  core/be/be_checker/dispatch_pkt_o[57] (net)           7.0420              0.0000     0.5256 f
  core/be/be_checker/dispatch_pkt_o[57] (bp_be_checker_top_03_0)            0.0000     0.5256 f
  core/be/dispatch_pkt[57] (net)                        7.0420              0.0000     0.5256 f
  core/be/be_calculator/dispatch_pkt_i[57] (bp_be_calculator_top_03_0)      0.0000     0.5256 f
  core/be/be_calculator/dispatch_pkt_i[57] (net)        7.0420              0.0000     0.5256 f
  core/be/be_calculator/reservation_reg/data_i[57] (bsg_dff_width_p295_0)   0.0000     0.5256 f
  core/be/be_calculator/reservation_reg/data_i[57] (net)   7.0420           0.0000     0.5256 f
  core/be/be_calculator/reservation_reg/data_r_reg_57_/D (DFFX1)   0.0406   0.0001 &   0.5257 f
  data arrival time                                                                    0.5257

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3273     0.3273
  clock reconvergence pessimism                                            -0.0084     0.3190
  core/be/be_calculator/reservation_reg/data_r_reg_57_/CLK (DFFX1)          0.0000     0.3190 r
  library hold time                                                         0.0141     0.3330
  data required time                                                                   0.3330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3330
  data arrival time                                                                   -0.5257
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1927


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_84_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2823     0.2823
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_84_/CLK (DFFX1)   0.1732   0.0000   0.2823 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_84_/Q (DFFX1)   0.0918   0.2418   0.5241 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[84] (net)    11  29.6669   0.0000   0.5241 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[84] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5241 f
  core/be/be_checker/scheduler/dispatch_pkt_o[236] (net)  29.6669           0.0000     0.5241 f
  core/be/be_checker/scheduler/dispatch_pkt_o[236] (bp_be_scheduler_03_0)   0.0000     0.5241 f
  core/be/be_checker/dispatch_pkt_o[236] (net)         29.6669              0.0000     0.5241 f
  core/be/be_checker/dispatch_pkt_o[236] (bp_be_checker_top_03_0)           0.0000     0.5241 f
  core/be/dispatch_pkt[232] (net)                      29.6669              0.0000     0.5241 f
  core/be/be_calculator/dispatch_pkt_i[236] (bp_be_calculator_top_03_0)     0.0000     0.5241 f
  core/be/be_calculator/dispatch_pkt_i[236] (net)      29.6669              0.0000     0.5241 f
  core/be/be_calculator/calc_stage_reg/data_i[26] (bsg_dff_width_p415_0)    0.0000     0.5241 f
  core/be/be_calculator/calc_stage_reg/data_i[26] (net)  29.6669            0.0000     0.5241 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/D (DFFX1)   0.0918    0.0009 &   0.5249 f
  data arrival time                                                                    0.5249

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3294     0.3294
  clock reconvergence pessimism                                            -0.0076     0.3218
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)           0.0000     0.3218 r
  library hold time                                                         0.0103     0.3321
  data required time                                                                   0.3321
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3321
  data arrival time                                                                   -0.5249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1929


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3151     0.3151
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/CLK (DFFX1)   0.2370   0.0000   0.3151 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_33_/Q (DFFX1)   0.0411   0.2153   0.5304 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (net)     2   7.3855   0.0000   0.5304 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[33] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5304 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (net)   7.3855            0.0000     0.5304 f
  core/be/be_checker/scheduler/dispatch_pkt_o[33] (bp_be_scheduler_03_0)    0.0000     0.5304 f
  core/be/be_checker/dispatch_pkt_o[33] (net)           7.3855              0.0000     0.5304 f
  core/be/be_checker/dispatch_pkt_o[33] (bp_be_checker_top_03_0)            0.0000     0.5304 f
  core/be/dispatch_pkt[33] (net)                        7.3855              0.0000     0.5304 f
  core/be/be_calculator/dispatch_pkt_i[33] (bp_be_calculator_top_03_0)      0.0000     0.5304 f
  core/be/be_calculator/dispatch_pkt_i[33] (net)        7.3855              0.0000     0.5304 f
  core/be/be_calculator/reservation_reg/data_i[33] (bsg_dff_width_p295_0)   0.0000     0.5304 f
  core/be/be_calculator/reservation_reg/data_i[33] (net)   7.3855           0.0000     0.5304 f
  core/be/be_calculator/reservation_reg/data_r_reg_33_/D (DFFX1)   0.0411   0.0001 &   0.5306 f
  data arrival time                                                                    0.5306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3238     0.3238
  clock reconvergence pessimism                                            -0.0058     0.3180
  core/be/be_calculator/reservation_reg/data_r_reg_33_/CLK (DFFX1)          0.0000     0.3180 r
  library hold time                                                         0.0196     0.3376
  data required time                                                                   0.3376
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3376
  data arrival time                                                                   -0.5306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1930


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2692     0.2692
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0692   0.0000   0.2692 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0714   0.1944     0.4636 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     3  16.9391     0.0000     0.4636 r
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4636 r
  core/be/be_calculator/wb_pkt_o[53] (net)             16.9391              0.0000     0.4636 r
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_03_0)            0.0000     0.4636 r
  core/be/wb_pkt[53] (net)                             16.9391              0.0000     0.4636 r
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_03_0)                  0.0000     0.4636 r
  core/be/be_checker/wb_pkt_i[53] (net)                16.9391              0.0000     0.4636 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_03_0)          0.0000     0.4636 r
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      16.9391              0.0000     0.4636 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_03_0)   0.0000   0.4636 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  16.9391     0.0000     0.4636 r
  core/be/be_checker/scheduler/int_regfile/U208/INP (NBUFFX8)     0.0714   -0.0097 &   0.4539 r
  core/be/be_checker/scheduler/int_regfile/U208/Z (NBUFFX8)       0.0421    0.0833 @   0.5372 r
  core/be/be_checker/scheduler/int_regfile/n95 (net)     2  20.9646         0.0000     0.5372 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5372 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  20.9646   0.0000     0.5372 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[53] (saed90_64x32_2P)   0.0303  -0.0068 @   0.5304 r d 
  data arrival time                                                                    0.5304

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5304
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1931


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0530   0.2051     0.4751 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     3  12.5593     0.0000     0.4751 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4751 f
  core/be/be_calculator/wb_pkt_o[58] (net)             12.5593              0.0000     0.4751 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_03_0)            0.0000     0.4751 f
  core/be/wb_pkt[58] (net)                             12.5593              0.0000     0.4751 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_03_0)                  0.0000     0.4751 f
  core/be/be_checker/wb_pkt_i[58] (net)                12.5593              0.0000     0.4751 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_03_0)          0.0000     0.4751 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      12.5593              0.0000     0.4751 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_03_0)   0.0000   0.4751 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  12.5593     0.0000     0.4751 f
  core/be/be_checker/scheduler/int_regfile/U212/INP (NBUFFX2)     0.0530   -0.0015 &   0.4736 f
  core/be/be_checker/scheduler/int_regfile/U212/Z (NBUFFX2)       0.0452    0.0662 @   0.5398 f
  core/be/be_checker/scheduler/int_regfile/n99 (net)     2  19.6968         0.0000     0.5398 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5398 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  19.6968   0.0000     0.5398 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[58] (saed90_64x32_2P)   0.0326  -0.0080 @   0.5318 f d 
  data arrival time                                                                    0.5318

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5318
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1932


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3170     0.3170
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/CLK (DFFX1)   0.1590   0.0000   0.3170 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_49_/Q (DFFX1)   0.0415   0.2089   0.5259 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (net)     2   7.4399   0.0000   0.5259 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[49] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5259 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (net)   7.4399            0.0000     0.5259 f
  core/be/be_checker/scheduler/dispatch_pkt_o[49] (bp_be_scheduler_03_0)    0.0000     0.5259 f
  core/be/be_checker/dispatch_pkt_o[49] (net)           7.4399              0.0000     0.5259 f
  core/be/be_checker/dispatch_pkt_o[49] (bp_be_checker_top_03_0)            0.0000     0.5259 f
  core/be/dispatch_pkt[49] (net)                        7.4399              0.0000     0.5259 f
  core/be/be_calculator/dispatch_pkt_i[49] (bp_be_calculator_top_03_0)      0.0000     0.5259 f
  core/be/be_calculator/dispatch_pkt_i[49] (net)        7.4399              0.0000     0.5259 f
  core/be/be_calculator/reservation_reg/data_i[49] (bsg_dff_width_p295_0)   0.0000     0.5259 f
  core/be/be_calculator/reservation_reg/data_i[49] (net)   7.4399           0.0000     0.5259 f
  core/be/be_calculator/reservation_reg/data_r_reg_49_/D (DFFX1)   0.0415   0.0001 &   0.5259 f
  data arrival time                                                                    0.5259

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3272     0.3272
  clock reconvergence pessimism                                            -0.0084     0.3189
  core/be/be_calculator/reservation_reg/data_r_reg_49_/CLK (DFFX1)          0.0000     0.3189 r
  library hold time                                                         0.0138     0.3327
  data required time                                                                   0.3327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3327
  data arrival time                                                                   -0.5259
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1932


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2701     0.2701
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0693   0.0000   0.2701 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0333   0.1906     0.4606 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   3.8685     0.0000     0.4606 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4606 f
  core/be/be_calculator/wb_pkt_o[47] (net)              3.8685              0.0000     0.4606 f
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_03_0)            0.0000     0.4606 f
  core/be/wb_pkt[47] (net)                              3.8685              0.0000     0.4606 f
  core/be/icc_place33/INP (NBUFFX8)                               0.0333    0.0000 &   0.4606 f
  core/be/icc_place33/Z (NBUFFX8)                                 0.0390    0.0712 @   0.5319 f
  core/be/n81 (net)                             5      28.0278              0.0000     0.5319 f
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_03_0)                  0.0000     0.5319 f
  core/be/be_checker/wb_pkt_i[47] (net)                28.0278              0.0000     0.5319 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_03_0)          0.0000     0.5319 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      28.0278              0.0000     0.5319 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_03_0)   0.0000   0.5319 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  28.0278     0.0000     0.5319 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5319 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  28.0278   0.0000     0.5319 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[47] (saed90_64x32_2P)   0.0282  -0.0001 @   0.5318 f d 
  data arrival time                                                                    0.5318

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5318
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1933


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2743     0.2743
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/CLK (DFFX1)   0.1564   0.0000   0.2743 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_8_/Q (DFFX1)   0.0423   0.2092   0.4836 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (net)     2   7.7853   0.0000   0.4836 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[8] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4836 f
  core/be/be_checker/scheduler/dispatch_pkt_o[8] (net)   7.7853             0.0000     0.4836 f
  core/be/be_checker/scheduler/dispatch_pkt_o[8] (bp_be_scheduler_03_0)     0.0000     0.4836 f
  core/be/be_checker/dispatch_pkt_o[8] (net)            7.7853              0.0000     0.4836 f
  core/be/be_checker/dispatch_pkt_o[8] (bp_be_checker_top_03_0)             0.0000     0.4836 f
  core/be/dispatch_pkt[8] (net)                         7.7853              0.0000     0.4836 f
  core/be/be_calculator/dispatch_pkt_i[8] (bp_be_calculator_top_03_0)       0.0000     0.4836 f
  core/be/be_calculator/dispatch_pkt_i[8] (net)         7.7853              0.0000     0.4836 f
  core/be/be_calculator/reservation_reg/data_i[8] (bsg_dff_width_p295_0)    0.0000     0.4836 f
  core/be/be_calculator/reservation_reg/data_i[8] (net)   7.7853            0.0000     0.4836 f
  core/be/be_calculator/reservation_reg/data_r_reg_8_/D (DFFX1)   0.0423   -0.0007 &   0.4828 f
  data arrival time                                                                    0.4828

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2834     0.2834
  clock reconvergence pessimism                                            -0.0076     0.2758
  core/be/be_calculator/reservation_reg/data_r_reg_8_/CLK (DFFX1)           0.0000     0.2758 r
  library hold time                                                         0.0135     0.2893
  data required time                                                                   0.2893
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2893
  data arrival time                                                                   -0.4828
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1935


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3170     0.3170
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/CLK (DFFX1)   0.1585   0.0000   0.3170 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_56_/Q (DFFX1)   0.0414   0.2088   0.5258 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (net)     2   7.4104   0.0000   0.5258 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[56] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5258 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (net)   7.4104            0.0000     0.5258 f
  core/be/be_checker/scheduler/dispatch_pkt_o[56] (bp_be_scheduler_03_0)    0.0000     0.5258 f
  core/be/be_checker/dispatch_pkt_o[56] (net)           7.4104              0.0000     0.5258 f
  core/be/be_checker/dispatch_pkt_o[56] (bp_be_checker_top_03_0)            0.0000     0.5258 f
  core/be/dispatch_pkt[56] (net)                        7.4104              0.0000     0.5258 f
  core/be/be_calculator/dispatch_pkt_i[56] (bp_be_calculator_top_03_0)      0.0000     0.5258 f
  core/be/be_calculator/dispatch_pkt_i[56] (net)        7.4104              0.0000     0.5258 f
  core/be/be_calculator/reservation_reg/data_i[56] (bsg_dff_width_p295_0)   0.0000     0.5258 f
  core/be/be_calculator/reservation_reg/data_i[56] (net)   7.4104           0.0000     0.5258 f
  core/be/be_calculator/reservation_reg/data_r_reg_56_/D (DFFX1)   0.0414  -0.0006 &   0.5252 f
  data arrival time                                                                    0.5252

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3262     0.3262
  clock reconvergence pessimism                                            -0.0084     0.3178
  core/be/be_calculator/reservation_reg/data_r_reg_56_/CLK (DFFX1)          0.0000     0.3178 r
  library hold time                                                         0.0139     0.3317
  data required time                                                                   0.3317
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3317
  data arrival time                                                                   -0.5252
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1935


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2758     0.2758
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/CLK (DFFX1)   0.1564   0.0000   0.2758 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/Q (DFFX1)   0.0428   0.2096   0.4854 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (net)     2   8.0283   0.0000   0.4854 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4854 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (net)   8.0283            0.0000     0.4854 f
  core/be/be_checker/scheduler/dispatch_pkt_o[20] (bp_be_scheduler_03_0)    0.0000     0.4854 f
  core/be/be_checker/dispatch_pkt_o[20] (net)           8.0283              0.0000     0.4854 f
  core/be/be_checker/dispatch_pkt_o[20] (bp_be_checker_top_03_0)            0.0000     0.4854 f
  core/be/dispatch_pkt[20] (net)                        8.0283              0.0000     0.4854 f
  core/be/be_calculator/dispatch_pkt_i[20] (bp_be_calculator_top_03_0)      0.0000     0.4854 f
  core/be/be_calculator/dispatch_pkt_i[20] (net)        8.0283              0.0000     0.4854 f
  core/be/be_calculator/reservation_reg/data_i[20] (bsg_dff_width_p295_0)   0.0000     0.4854 f
  core/be/be_calculator/reservation_reg/data_i[20] (net)   8.0283           0.0000     0.4854 f
  core/be/be_calculator/reservation_reg/data_r_reg_20_/D (DFFX1)   0.0428  -0.0011 &   0.4844 f
  data arrival time                                                                    0.4844

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2850     0.2850
  clock reconvergence pessimism                                            -0.0076     0.2774
  core/be/be_calculator/reservation_reg/data_r_reg_20_/CLK (DFFX1)          0.0000     0.2774 r
  library hold time                                                         0.0134     0.2907
  data required time                                                                   0.2907
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2907
  data arrival time                                                                   -0.4844
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1936


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0530   0.2051     0.4751 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     3  12.5593     0.0000     0.4751 f
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4751 f
  core/be/be_calculator/wb_pkt_o[58] (net)             12.5593              0.0000     0.4751 f
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_03_0)            0.0000     0.4751 f
  core/be/wb_pkt[58] (net)                             12.5593              0.0000     0.4751 f
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_03_0)                  0.0000     0.4751 f
  core/be/be_checker/wb_pkt_i[58] (net)                12.5593              0.0000     0.4751 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_03_0)          0.0000     0.4751 f
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      12.5593              0.0000     0.4751 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_03_0)   0.0000   0.4751 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  12.5593     0.0000     0.4751 f
  core/be/be_checker/scheduler/int_regfile/U212/INP (NBUFFX2)     0.0530   -0.0015 &   0.4736 f
  core/be/be_checker/scheduler/int_regfile/U212/Z (NBUFFX2)       0.0452    0.0662 @   0.5398 f
  core/be/be_checker/scheduler/int_regfile/n99 (net)     2  19.6968         0.0000     0.5398 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5398 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[58] (net)  19.6968   0.0000     0.5398 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[58] (saed90_64x32_2P)   0.0326  -0.0087 @   0.5311 f d 
  data arrival time                                                                    0.5311

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5311
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1938


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2715     0.2715
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/CLK (DFFX1)   0.1564   0.0000   0.2715 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_27_/Q (DFFX1)   0.0433   0.2100   0.4815 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (net)     2   8.2458   0.0000   0.4815 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[27] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4815 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (net)   8.2458            0.0000     0.4815 f
  core/be/be_checker/scheduler/dispatch_pkt_o[27] (bp_be_scheduler_03_0)    0.0000     0.4815 f
  core/be/be_checker/dispatch_pkt_o[27] (net)           8.2458              0.0000     0.4815 f
  core/be/be_checker/dispatch_pkt_o[27] (bp_be_checker_top_03_0)            0.0000     0.4815 f
  core/be/dispatch_pkt[27] (net)                        8.2458              0.0000     0.4815 f
  core/be/be_calculator/dispatch_pkt_i[27] (bp_be_calculator_top_03_0)      0.0000     0.4815 f
  core/be/be_calculator/dispatch_pkt_i[27] (net)        8.2458              0.0000     0.4815 f
  core/be/be_calculator/reservation_reg/data_i[27] (bsg_dff_width_p295_0)   0.0000     0.4815 f
  core/be/be_calculator/reservation_reg/data_i[27] (net)   8.2458           0.0000     0.4815 f
  core/be/be_calculator/reservation_reg/data_r_reg_27_/D (DFFX1)   0.0433  -0.0011 &   0.4804 f
  data arrival time                                                                    0.4804

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2809     0.2809
  clock reconvergence pessimism                                            -0.0076     0.2733
  core/be/be_calculator/reservation_reg/data_r_reg_27_/CLK (DFFX1)          0.0000     0.2733 r
  library hold time                                                         0.0133     0.2866
  data required time                                                                   0.2866
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2866
  data arrival time                                                                   -0.4804
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1938


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_244_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2682     0.2682
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/CLK (DFFX1)   0.0736   0.0000   0.2682 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_244_/Q (DFFX1)   0.0355   0.1930     0.4612 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (net)     1   4.7860     0.0000     0.4612 f
  core/be/be_calculator/comp_stage_reg/data_o[244] (bsg_dff_width_p320_0)   0.0000     0.4612 f
  core/be/be_calculator/wb_pkt_o[52] (net)              4.7860              0.0000     0.4612 f
  core/be/be_calculator/wb_pkt_o[52] (bp_be_calculator_top_03_0)            0.0000     0.4612 f
  core/be/wb_pkt[52] (net)                              4.7860              0.0000     0.4612 f
  core/be/icc_place37/INP (NBUFFX8)                               0.0355    0.0001 &   0.4612 f
  core/be/icc_place37/Z (NBUFFX8)                                 0.0427    0.0732 @   0.5344 f
  core/be/n85 (net)                             5      34.6158              0.0000     0.5344 f
  core/be/be_checker/wb_pkt_i[52] (bp_be_checker_top_03_0)                  0.0000     0.5344 f
  core/be/be_checker/wb_pkt_i[52] (net)                34.6158              0.0000     0.5344 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (bp_be_scheduler_03_0)          0.0000     0.5344 f
  core/be/be_checker/scheduler/wb_pkt_i[52] (net)      34.6158              0.0000     0.5344 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (bp_be_regfile_03_0)   0.0000   0.5344 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[52] (net)  34.6158     0.0000     0.5344 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5344 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[52] (net)  34.6158   0.0000     0.5344 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[52] (saed90_64x32_2P)   0.0311  -0.0033 @   0.5311 f d 
  data arrival time                                                                    0.5311

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5311
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1939


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2698     0.2698
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0693   0.0000   0.2698 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0331   0.1904     0.4602 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   3.7866     0.0000     0.4602 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4602 f
  core/be/be_calculator/wb_pkt_o[42] (net)              3.7866              0.0000     0.4602 f
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_03_0)            0.0000     0.4602 f
  core/be/wb_pkt[42] (net)                              3.7866              0.0000     0.4602 f
  core/be/icc_place27/INP (NBUFFX8)                               0.0331    0.0000 &   0.4602 f
  core/be/icc_place27/Z (NBUFFX8)                                 0.0435    0.0732 @   0.5334 f
  core/be/n75 (net)                             5      36.3854              0.0000     0.5334 f
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_03_0)                  0.0000     0.5334 f
  core/be/be_checker/wb_pkt_i[42] (net)                36.3854              0.0000     0.5334 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_03_0)          0.0000     0.5334 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      36.3854              0.0000     0.5334 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_03_0)   0.0000   0.5334 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  36.3854     0.0000     0.5334 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5334 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  36.3854   0.0000     0.5334 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[42] (saed90_64x32_2P)   0.0435  -0.0008 @   0.5326 f d 
  data arrival time                                                                    0.5326

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5326
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1940


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2701     0.2701
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.0693   0.0000   0.2701 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0333   0.1906     0.4606 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (net)     1   3.8685     0.0000     0.4606 f
  core/be/be_calculator/comp_stage_reg/data_o[239] (bsg_dff_width_p320_0)   0.0000     0.4606 f
  core/be/be_calculator/wb_pkt_o[47] (net)              3.8685              0.0000     0.4606 f
  core/be/be_calculator/wb_pkt_o[47] (bp_be_calculator_top_03_0)            0.0000     0.4606 f
  core/be/wb_pkt[47] (net)                              3.8685              0.0000     0.4606 f
  core/be/icc_place33/INP (NBUFFX8)                               0.0333    0.0000 &   0.4606 f
  core/be/icc_place33/Z (NBUFFX8)                                 0.0390    0.0712 @   0.5319 f
  core/be/n81 (net)                             5      28.0278              0.0000     0.5319 f
  core/be/be_checker/wb_pkt_i[47] (bp_be_checker_top_03_0)                  0.0000     0.5319 f
  core/be/be_checker/wb_pkt_i[47] (net)                28.0278              0.0000     0.5319 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (bp_be_scheduler_03_0)          0.0000     0.5319 f
  core/be/be_checker/scheduler/wb_pkt_i[47] (net)      28.0278              0.0000     0.5319 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (bp_be_regfile_03_0)   0.0000   0.5319 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[47] (net)  28.0278     0.0000     0.5319 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5319 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[47] (net)  28.0278   0.0000     0.5319 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[47] (saed90_64x32_2P)   0.0283  -0.0006 @   0.5313 f d 
  data arrival time                                                                    0.5313

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5313
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1940


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2730     0.2730
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0736   0.0000   0.2730 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0326   0.1906     0.4636 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   3.5451     0.0000     0.4636 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.4636 f
  core/be/be_calculator/wb_pkt_o[57] (net)              3.5451              0.0000     0.4636 f
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_03_0)            0.0000     0.4636 f
  core/be/wb_pkt[57] (net)                              3.5451              0.0000     0.4636 f
  core/be/icc_place47/INP (NBUFFX8)                               0.0326    0.0000 &   0.4637 f
  core/be/icc_place47/Z (NBUFFX8)                                 0.0409    0.0717 @   0.5354 f
  core/be/n95 (net)                             5      31.2047              0.0000     0.5354 f
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_03_0)                  0.0000     0.5354 f
  core/be/be_checker/wb_pkt_i[57] (net)                31.2047              0.0000     0.5354 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_03_0)          0.0000     0.5354 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      31.2047              0.0000     0.5354 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_03_0)   0.0000   0.5354 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  31.2047     0.0000     0.5354 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5354 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  31.2047   0.0000     0.5354 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[57] (saed90_64x32_2P)   0.0296  -0.0026 @   0.5328 f d 
  data arrival time                                                                    0.5328

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5328
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1943


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2753     0.2753
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/CLK (DFFX1)   0.1564   0.0000   0.2753 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_7_/Q (DFFX1)   0.0442   0.2105   0.4858 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (net)     2   8.6340   0.0000   0.4858 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[7] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4858 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (net)   8.6340             0.0000     0.4858 f
  core/be/be_checker/scheduler/dispatch_pkt_o[7] (bp_be_scheduler_03_0)     0.0000     0.4858 f
  core/be/be_checker/dispatch_pkt_o[7] (net)            8.6340              0.0000     0.4858 f
  core/be/be_checker/dispatch_pkt_o[7] (bp_be_checker_top_03_0)             0.0000     0.4858 f
  core/be/dispatch_pkt[7] (net)                         8.6340              0.0000     0.4858 f
  core/be/be_calculator/dispatch_pkt_i[7] (bp_be_calculator_top_03_0)       0.0000     0.4858 f
  core/be/be_calculator/dispatch_pkt_i[7] (net)         8.6340              0.0000     0.4858 f
  core/be/be_calculator/reservation_reg/data_i[7] (bsg_dff_width_p295_0)    0.0000     0.4858 f
  core/be/be_calculator/reservation_reg/data_i[7] (net)   8.6340            0.0000     0.4858 f
  core/be/be_calculator/reservation_reg/data_r_reg_7_/D (DFFX1)   0.0442   -0.0012 &   0.4846 f
  data arrival time                                                                    0.4846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2848     0.2848
  clock reconvergence pessimism                                            -0.0076     0.2772
  core/be/be_calculator/reservation_reg/data_r_reg_7_/CLK (DFFX1)           0.0000     0.2772 r
  library hold time                                                         0.0130     0.2903
  data required time                                                                   0.2903
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2903
  data arrival time                                                                   -0.4846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1944


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2723     0.2723
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/CLK (DFFX1)   0.1564   0.0000   0.2723 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_26_/Q (DFFX1)   0.0444   0.2107   0.4830 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (net)     2   8.7538   0.0000   0.4830 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[26] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4830 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (net)   8.7538            0.0000     0.4830 f
  core/be/be_checker/scheduler/dispatch_pkt_o[26] (bp_be_scheduler_03_0)    0.0000     0.4830 f
  core/be/be_checker/dispatch_pkt_o[26] (net)           8.7538              0.0000     0.4830 f
  core/be/be_checker/dispatch_pkt_o[26] (bp_be_checker_top_03_0)            0.0000     0.4830 f
  core/be/dispatch_pkt[26] (net)                        8.7538              0.0000     0.4830 f
  core/be/be_calculator/dispatch_pkt_i[26] (bp_be_calculator_top_03_0)      0.0000     0.4830 f
  core/be/be_calculator/dispatch_pkt_i[26] (net)        8.7538              0.0000     0.4830 f
  core/be/be_calculator/reservation_reg/data_i[26] (bsg_dff_width_p295_0)   0.0000     0.4830 f
  core/be/be_calculator/reservation_reg/data_i[26] (net)   8.7538           0.0000     0.4830 f
  core/be/be_calculator/reservation_reg/data_r_reg_26_/D (DFFX1)   0.0444  -0.0022 &   0.4808 f
  data arrival time                                                                    0.4808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2809     0.2809
  clock reconvergence pessimism                                            -0.0076     0.2733
  core/be/be_calculator/reservation_reg/data_r_reg_26_/CLK (DFFX1)          0.0000     0.2733 r
  library hold time                                                         0.0130     0.2863
  data required time                                                                   0.2863
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2863
  data arrival time                                                                   -0.4808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1945


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_234_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2698     0.2698
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/CLK (DFFX1)   0.0693   0.0000   0.2698 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_234_/Q (DFFX1)   0.0331   0.1904     0.4602 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (net)     1   3.7866     0.0000     0.4602 f
  core/be/be_calculator/comp_stage_reg/data_o[234] (bsg_dff_width_p320_0)   0.0000     0.4602 f
  core/be/be_calculator/wb_pkt_o[42] (net)              3.7866              0.0000     0.4602 f
  core/be/be_calculator/wb_pkt_o[42] (bp_be_calculator_top_03_0)            0.0000     0.4602 f
  core/be/wb_pkt[42] (net)                              3.7866              0.0000     0.4602 f
  core/be/icc_place27/INP (NBUFFX8)                               0.0331    0.0000 &   0.4602 f
  core/be/icc_place27/Z (NBUFFX8)                                 0.0435    0.0732 @   0.5334 f
  core/be/n75 (net)                             5      36.3854              0.0000     0.5334 f
  core/be/be_checker/wb_pkt_i[42] (bp_be_checker_top_03_0)                  0.0000     0.5334 f
  core/be/be_checker/wb_pkt_i[42] (net)                36.3854              0.0000     0.5334 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (bp_be_scheduler_03_0)          0.0000     0.5334 f
  core/be/be_checker/scheduler/wb_pkt_i[42] (net)      36.3854              0.0000     0.5334 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (bp_be_regfile_03_0)   0.0000   0.5334 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[42] (net)  36.3854     0.0000     0.5334 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5334 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[42] (net)  36.3854   0.0000     0.5334 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[42] (saed90_64x32_2P)   0.0435  -0.0015 @   0.5319 f d 
  data arrival time                                                                    0.5319

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5319
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1946


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2718     0.2718
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/CLK (DFFX1)   0.1564   0.0000   0.2718 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_31_/Q (DFFX1)   0.0435   0.2101   0.4819 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (net)     2   8.3128   0.0000   0.4819 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[31] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4819 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (net)   8.3128            0.0000     0.4819 f
  core/be/be_checker/scheduler/dispatch_pkt_o[31] (bp_be_scheduler_03_0)    0.0000     0.4819 f
  core/be/be_checker/dispatch_pkt_o[31] (net)           8.3128              0.0000     0.4819 f
  core/be/be_checker/dispatch_pkt_o[31] (bp_be_checker_top_03_0)            0.0000     0.4819 f
  core/be/dispatch_pkt[31] (net)                        8.3128              0.0000     0.4819 f
  core/be/be_calculator/dispatch_pkt_i[31] (bp_be_calculator_top_03_0)      0.0000     0.4819 f
  core/be/be_calculator/dispatch_pkt_i[31] (net)        8.3128              0.0000     0.4819 f
  core/be/be_calculator/reservation_reg/data_i[31] (bsg_dff_width_p295_0)   0.0000     0.4819 f
  core/be/be_calculator/reservation_reg/data_i[31] (net)   8.3128           0.0000     0.4819 f
  core/be/be_calculator/reservation_reg/data_r_reg_31_/D (DFFX1)   0.0435  -0.0007 &   0.4812 f
  data arrival time                                                                    0.4812

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2809     0.2809
  clock reconvergence pessimism                                            -0.0076     0.2733
  core/be/be_calculator/reservation_reg/data_r_reg_31_/CLK (DFFX1)          0.0000     0.2733 r
  library hold time                                                         0.0132     0.2865
  data required time                                                                   0.2865
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2865
  data arrival time                                                                   -0.4812
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1947


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0329   0.1902     0.4602 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   3.6774     0.0000     0.4602 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.4602 f
  core/be/be_calculator/wb_pkt_o[40] (net)              3.6774              0.0000     0.4602 f
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_03_0)            0.0000     0.4602 f
  core/be/wb_pkt[40] (net)                              3.6774              0.0000     0.4602 f
  core/be/icc_place30/INP (NBUFFX8)                               0.0329    0.0000 &   0.4602 f
  core/be/icc_place30/Z (NBUFFX8)                                 0.0424    0.0724 @   0.5326 f
  core/be/n78 (net)                             5      34.0170              0.0000     0.5326 f
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_03_0)                  0.0000     0.5326 f
  core/be/be_checker/wb_pkt_i[40] (net)                34.0170              0.0000     0.5326 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_03_0)          0.0000     0.5326 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      34.0170              0.0000     0.5326 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_03_0)   0.0000   0.5326 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  34.0170     0.0000     0.5326 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5326 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  34.0170   0.0000     0.5326 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[40] (saed90_64x32_2P)   0.0308   0.0007 @   0.5333 f d 
  data arrival time                                                                    0.5333

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5333
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1948


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2699     0.2699
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0693   0.0000   0.2699 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0334   0.1906     0.4605 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   3.9147     0.0000     0.4605 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.4605 f
  core/be/be_calculator/wb_pkt_o[43] (net)              3.9147              0.0000     0.4605 f
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_03_0)            0.0000     0.4605 f
  core/be/wb_pkt[43] (net)                              3.9147              0.0000     0.4605 f
  core/be/icc_place36/INP (NBUFFX8)                               0.0334    0.0000 &   0.4606 f
  core/be/icc_place36/Z (NBUFFX8)                                 0.0396    0.0714 @   0.5319 f
  core/be/n84 (net)                             5      28.6701              0.0000     0.5319 f
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_03_0)                  0.0000     0.5319 f
  core/be/be_checker/wb_pkt_i[43] (net)                28.6701              0.0000     0.5319 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_03_0)          0.0000     0.5319 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      28.6701              0.0000     0.5319 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_03_0)   0.0000   0.5319 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  28.6701     0.0000     0.5319 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5319 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  28.6701   0.0000     0.5319 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[43] (saed90_64x32_2P)   0.0286   0.0015 @   0.5334 f d 
  data arrival time                                                                    0.5334

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1948


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0322   0.1896     0.4596 f
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     1   3.3637     0.0000     0.4596 f
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.4596 f
  core/be/be_calculator/wb_pkt_o[39] (net)              3.3637              0.0000     0.4596 f
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_03_0)            0.0000     0.4596 f
  core/be/wb_pkt[39] (net)                              3.3637              0.0000     0.4596 f
  core/be/icc_place32/INP (NBUFFX8)                               0.0322    0.0000 &   0.4596 f
  core/be/icc_place32/Z (NBUFFX8)                                 0.0417    0.0720 @   0.5316 f
  core/be/n80 (net)                             5      32.8004              0.0000     0.5316 f
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_03_0)                  0.0000     0.5316 f
  core/be/be_checker/wb_pkt_i[39] (net)                32.8004              0.0000     0.5316 f
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_03_0)          0.0000     0.5316 f
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      32.8004              0.0000     0.5316 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_03_0)   0.0000   0.5316 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  32.8004     0.0000     0.5316 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5316 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)  32.8004   0.0000     0.5316 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[39] (saed90_64x32_2P)   0.0302   0.0020 @   0.5336 f d 
  data arrival time                                                                    0.5336

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5336
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1950


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2696     0.2696
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0693   0.0000   0.2696 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0354   0.1923     0.4618 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   4.7736     0.0000     0.4618 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4618 f
  core/be/be_calculator/wb_pkt_o[46] (net)              4.7736              0.0000     0.4618 f
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_03_0)            0.0000     0.4618 f
  core/be/wb_pkt[46] (net)                              4.7736              0.0000     0.4618 f
  core/be/icc_place31/INP (NBUFFX8)                               0.0354    0.0000 &   0.4619 f
  core/be/icc_place31/Z (NBUFFX8)                                 0.0425    0.0728 @   0.5347 f
  core/be/n79 (net)                             5      33.3213              0.0000     0.5347 f
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_03_0)                  0.0000     0.5347 f
  core/be/be_checker/wb_pkt_i[46] (net)                33.3213              0.0000     0.5347 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_03_0)          0.0000     0.5347 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      33.3213              0.0000     0.5347 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_03_0)   0.0000   0.5347 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  33.3213     0.0000     0.5347 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5347 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  33.3213   0.0000     0.5347 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[46] (saed90_64x32_2P)   0.0309  -0.0011 @   0.5336 f d 
  data arrival time                                                                    0.5336

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5336
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1950


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_249_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2730     0.2730
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/CLK (DFFX1)   0.0736   0.0000   0.2730 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_249_/Q (DFFX1)   0.0326   0.1906     0.4636 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (net)     1   3.5451     0.0000     0.4636 f
  core/be/be_calculator/comp_stage_reg/data_o[249] (bsg_dff_width_p320_0)   0.0000     0.4636 f
  core/be/be_calculator/wb_pkt_o[57] (net)              3.5451              0.0000     0.4636 f
  core/be/be_calculator/wb_pkt_o[57] (bp_be_calculator_top_03_0)            0.0000     0.4636 f
  core/be/wb_pkt[57] (net)                              3.5451              0.0000     0.4636 f
  core/be/icc_place47/INP (NBUFFX8)                               0.0326    0.0000 &   0.4637 f
  core/be/icc_place47/Z (NBUFFX8)                                 0.0409    0.0717 @   0.5354 f
  core/be/n95 (net)                             5      31.2047              0.0000     0.5354 f
  core/be/be_checker/wb_pkt_i[57] (bp_be_checker_top_03_0)                  0.0000     0.5354 f
  core/be/be_checker/wb_pkt_i[57] (net)                31.2047              0.0000     0.5354 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (bp_be_scheduler_03_0)          0.0000     0.5354 f
  core/be/be_checker/scheduler/wb_pkt_i[57] (net)      31.2047              0.0000     0.5354 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (bp_be_regfile_03_0)   0.0000   0.5354 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[57] (net)  31.2047     0.0000     0.5354 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5354 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[57] (net)  31.2047   0.0000     0.5354 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[57] (saed90_64x32_2P)   0.0297  -0.0030 @   0.5324 f d 
  data arrival time                                                                    0.5324

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5324
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1951


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_225_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2705     0.2705
  core/be/be_calculator/comp_stage_reg/data_r_reg_225_/CLK (DFFX1)   0.0693   0.0000   0.2705 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_225_/Q (DFFX1)   0.0400   0.1960     0.4665 f
  core/be/be_calculator/comp_stage_reg/data_o[225] (net)     1   6.7356     0.0000     0.4665 f
  core/be/be_calculator/comp_stage_reg/data_o[225] (bsg_dff_width_p320_0)   0.0000     0.4665 f
  core/be/be_calculator/wb_pkt_o[33] (net)              6.7356              0.0000     0.4665 f
  core/be/be_calculator/wb_pkt_o[33] (bp_be_calculator_top_03_0)            0.0000     0.4665 f
  core/be/wb_pkt[33] (net)                              6.7356              0.0000     0.4665 f
  core/be/icc_place76/INP (NBUFFX16)                              0.0400    0.0001 &   0.4666 f
  core/be/icc_place76/Z (NBUFFX16)                                0.0395    0.0716 @   0.5381 f
  core/be/n124 (net)                            5      41.8693              0.0000     0.5381 f
  core/be/be_checker/wb_pkt_i[33] (bp_be_checker_top_03_0)                  0.0000     0.5381 f
  core/be/be_checker/wb_pkt_i[33] (net)                41.8693              0.0000     0.5381 f
  core/be/be_checker/scheduler/wb_pkt_i[33] (bp_be_scheduler_03_0)          0.0000     0.5381 f
  core/be/be_checker/scheduler/wb_pkt_i[33] (net)      41.8693              0.0000     0.5381 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[33] (bp_be_regfile_03_0)   0.0000   0.5381 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[33] (net)  41.8693     0.0000     0.5381 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[33] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5381 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[33] (net)  41.8693   0.0000     0.5381 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[33] (saed90_64x32_2P)   0.0395  -0.0044 @   0.5338 f d 
  data arrival time                                                                    0.5338

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5338
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1952


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2698     0.2698
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0693   0.0000   0.2698 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0330   0.1903     0.4601 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   3.7238     0.0000     0.4601 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.4601 f
  core/be/be_calculator/wb_pkt_o[44] (net)              3.7238              0.0000     0.4601 f
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_03_0)            0.0000     0.4601 f
  core/be/wb_pkt[44] (net)                              3.7238              0.0000     0.4601 f
  core/be/icc_place35/INP (NBUFFX8)                               0.0330    0.0000 &   0.4601 f
  core/be/icc_place35/Z (NBUFFX8)                                 0.0418    0.0723 @   0.5324 f
  core/be/n83 (net)                             5      32.9716              0.0000     0.5324 f
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_03_0)                  0.0000     0.5324 f
  core/be/be_checker/wb_pkt_i[44] (net)                32.9716              0.0000     0.5324 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_03_0)          0.0000     0.5324 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      32.9716              0.0000     0.5324 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_03_0)   0.0000   0.5324 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  32.9716     0.0000     0.5324 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5324 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  32.9716   0.0000     0.5324 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[44] (saed90_64x32_2P)   0.0303   0.0014 @   0.5338 f d 
  data arrival time                                                                    0.5338

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5338
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1952


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0339   0.1910     0.4610 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   4.1257     0.0000     0.4610 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4610 f
  core/be/be_calculator/wb_pkt_o[45] (net)              4.1257              0.0000     0.4610 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_03_0)            0.0000     0.4610 f
  core/be/wb_pkt[45] (net)                              4.1257              0.0000     0.4610 f
  core/be/icc_place28/INP (NBUFFX8)                               0.0339    0.0000 &   0.4611 f
  core/be/icc_place28/Z (NBUFFX8)                                 0.0399    0.0717 @   0.5328 f
  core/be/n76 (net)                             5      29.4766              0.0000     0.5328 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_03_0)                  0.0000     0.5328 f
  core/be/be_checker/wb_pkt_i[45] (net)                29.4766              0.0000     0.5328 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_03_0)          0.0000     0.5328 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      29.4766              0.0000     0.5328 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_03_0)   0.0000   0.5328 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  29.4766     0.0000     0.5328 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5328 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  29.4766   0.0000     0.5328 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[45] (saed90_64x32_2P)   0.0288   0.0011 @   0.5339 f d 
  data arrival time                                                                    0.5339

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5339
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1953


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3174     0.3174
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/CLK (DFFX1)   0.1591   0.0000   0.3174 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_52_/Q (DFFX1)   0.0435   0.2103   0.5277 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (net)     2   8.3200   0.0000   0.5277 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[52] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5277 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (net)   8.3200            0.0000     0.5277 f
  core/be/be_checker/scheduler/dispatch_pkt_o[52] (bp_be_scheduler_03_0)    0.0000     0.5277 f
  core/be/be_checker/dispatch_pkt_o[52] (net)           8.3200              0.0000     0.5277 f
  core/be/be_checker/dispatch_pkt_o[52] (bp_be_checker_top_03_0)            0.0000     0.5277 f
  core/be/dispatch_pkt[52] (net)                        8.3200              0.0000     0.5277 f
  core/be/be_calculator/dispatch_pkt_i[52] (bp_be_calculator_top_03_0)      0.0000     0.5277 f
  core/be/be_calculator/dispatch_pkt_i[52] (net)        8.3200              0.0000     0.5277 f
  core/be/be_calculator/reservation_reg/data_i[52] (bsg_dff_width_p295_0)   0.0000     0.5277 f
  core/be/be_calculator/reservation_reg/data_i[52] (net)   8.3200           0.0000     0.5277 f
  core/be/be_calculator/reservation_reg/data_r_reg_52_/D (DFFX1)   0.0435   0.0001 &   0.5278 f
  data arrival time                                                                    0.5278

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3274     0.3274
  clock reconvergence pessimism                                            -0.0084     0.3191
  core/be/be_calculator/reservation_reg/data_r_reg_52_/CLK (DFFX1)          0.0000     0.3191 r
  library hold time                                                         0.0134     0.3324
  data required time                                                                   0.3324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3324
  data arrival time                                                                   -0.5278
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1954


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3153     0.3153
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/CLK (DFFX1)   0.2370   0.0000   0.3153 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_38_/Q (DFFX1)   0.0448   0.2179   0.5332 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (net)     2   9.0212   0.0000   0.5332 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[38] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5332 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (net)   9.0212            0.0000     0.5332 f
  core/be/be_checker/scheduler/dispatch_pkt_o[38] (bp_be_scheduler_03_0)    0.0000     0.5332 f
  core/be/be_checker/dispatch_pkt_o[38] (net)           9.0212              0.0000     0.5332 f
  core/be/be_checker/dispatch_pkt_o[38] (bp_be_checker_top_03_0)            0.0000     0.5332 f
  core/be/dispatch_pkt[38] (net)                        9.0212              0.0000     0.5332 f
  core/be/be_calculator/dispatch_pkt_i[38] (bp_be_calculator_top_03_0)      0.0000     0.5332 f
  core/be/be_calculator/dispatch_pkt_i[38] (net)        9.0212              0.0000     0.5332 f
  core/be/be_calculator/reservation_reg/data_i[38] (bsg_dff_width_p295_0)   0.0000     0.5332 f
  core/be/be_calculator/reservation_reg/data_i[38] (net)   9.0212           0.0000     0.5332 f
  core/be/be_calculator/reservation_reg/data_r_reg_38_/D (DFFX1)   0.0448  -0.0009 &   0.5323 f
  data arrival time                                                                    0.5323

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3238     0.3238
  clock reconvergence pessimism                                            -0.0058     0.3180
  core/be/be_calculator/reservation_reg/data_r_reg_38_/CLK (DFFX1)          0.0000     0.3180 r
  library hold time                                                         0.0188     0.3368
  data required time                                                                   0.3368
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3368
  data arrival time                                                                   -0.5323
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1955


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2682     0.2682
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0736   0.0000   0.2682 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0333   0.1912     0.4594 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.8582     0.0000     0.4594 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4594 f
  core/be/be_calculator/wb_pkt_o[49] (net)              3.8582              0.0000     0.4594 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_03_0)            0.0000     0.4594 f
  core/be/wb_pkt[49] (net)                              3.8582              0.0000     0.4594 f
  core/be/icc_place44/INP (NBUFFX8)                               0.0333    0.0000 &   0.4594 f
  core/be/icc_place44/Z (NBUFFX8)                                 0.0425    0.0727 @   0.5321 f
  core/be/n92 (net)                             5      33.9520              0.0000     0.5321 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_03_0)                  0.0000     0.5321 f
  core/be/be_checker/wb_pkt_i[49] (net)                33.9520              0.0000     0.5321 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_03_0)          0.0000     0.5321 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      33.9520              0.0000     0.5321 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_03_0)   0.0000   0.5321 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  33.9520     0.0000     0.5321 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5321 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  33.9520   0.0000     0.5321 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[49] (saed90_64x32_2P)   0.0425   0.0020 @   0.5341 f d 
  data arrival time                                                                    0.5341

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5341
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1955


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_98_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2822     0.2822
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_98_/CLK (DFFX1)   0.1732   0.0000   0.2822 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_98_/Q (DFFX1)   0.0926   0.2423   0.5245 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[98] (net)     9  30.0128   0.0000   0.5245 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[98] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5245 f
  core/be/be_checker/scheduler/dispatch_pkt_o[250] (net)  30.0128           0.0000     0.5245 f
  core/be/be_checker/scheduler/dispatch_pkt_o[250] (bp_be_scheduler_03_0)   0.0000     0.5245 f
  core/be/be_checker/dispatch_pkt_o[250] (net)         30.0128              0.0000     0.5245 f
  core/be/be_checker/dispatch_pkt_o[250] (bp_be_checker_top_03_0)           0.0000     0.5245 f
  core/be/dispatch_pkt[246] (net)                      30.0128              0.0000     0.5245 f
  core/be/be_calculator/dispatch_pkt_i[250] (bp_be_calculator_top_03_0)     0.0000     0.5245 f
  core/be/be_calculator/dispatch_pkt_i[250] (net)      30.0128              0.0000     0.5245 f
  core/be/be_calculator/calc_stage_reg/data_i[40] (bsg_dff_width_p415_0)    0.0000     0.5245 f
  core/be/be_calculator/calc_stage_reg/data_i[40] (net)  30.0128            0.0000     0.5245 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/D (DFFX1)   0.0926    0.0011 &   0.5256 f
  data arrival time                                                                    0.5256

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3275     0.3275
  clock reconvergence pessimism                                            -0.0076     0.3199
  core/be/be_calculator/calc_stage_reg/data_r_reg_40_/CLK (DFFX1)           0.0000     0.3199 r
  library hold time                                                         0.0101     0.3300
  data required time                                                                   0.3300
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3300
  data arrival time                                                                   -0.5256
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1956


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_235_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2699     0.2699
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/CLK (DFFX1)   0.0693   0.0000   0.2699 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_235_/Q (DFFX1)   0.0334   0.1906     0.4605 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (net)     1   3.9147     0.0000     0.4605 f
  core/be/be_calculator/comp_stage_reg/data_o[235] (bsg_dff_width_p320_0)   0.0000     0.4605 f
  core/be/be_calculator/wb_pkt_o[43] (net)              3.9147              0.0000     0.4605 f
  core/be/be_calculator/wb_pkt_o[43] (bp_be_calculator_top_03_0)            0.0000     0.4605 f
  core/be/wb_pkt[43] (net)                              3.9147              0.0000     0.4605 f
  core/be/icc_place36/INP (NBUFFX8)                               0.0334    0.0000 &   0.4606 f
  core/be/icc_place36/Z (NBUFFX8)                                 0.0396    0.0714 @   0.5319 f
  core/be/n84 (net)                             5      28.6701              0.0000     0.5319 f
  core/be/be_checker/wb_pkt_i[43] (bp_be_checker_top_03_0)                  0.0000     0.5319 f
  core/be/be_checker/wb_pkt_i[43] (net)                28.6701              0.0000     0.5319 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (bp_be_scheduler_03_0)          0.0000     0.5319 f
  core/be/be_checker/scheduler/wb_pkt_i[43] (net)      28.6701              0.0000     0.5319 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (bp_be_regfile_03_0)   0.0000   0.5319 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[43] (net)  28.6701     0.0000     0.5319 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5319 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[43] (net)  28.6701   0.0000     0.5319 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[43] (saed90_64x32_2P)   0.0286   0.0011 @   0.5330 f d 
  data arrival time                                                                    0.5330

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5330
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1957


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_238_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2696     0.2696
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/CLK (DFFX1)   0.0693   0.0000   0.2696 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_238_/Q (DFFX1)   0.0354   0.1923     0.4618 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (net)     1   4.7736     0.0000     0.4618 f
  core/be/be_calculator/comp_stage_reg/data_o[238] (bsg_dff_width_p320_0)   0.0000     0.4618 f
  core/be/be_calculator/wb_pkt_o[46] (net)              4.7736              0.0000     0.4618 f
  core/be/be_calculator/wb_pkt_o[46] (bp_be_calculator_top_03_0)            0.0000     0.4618 f
  core/be/wb_pkt[46] (net)                              4.7736              0.0000     0.4618 f
  core/be/icc_place31/INP (NBUFFX8)                               0.0354    0.0000 &   0.4619 f
  core/be/icc_place31/Z (NBUFFX8)                                 0.0425    0.0728 @   0.5347 f
  core/be/n79 (net)                             5      33.3213              0.0000     0.5347 f
  core/be/be_checker/wb_pkt_i[46] (bp_be_checker_top_03_0)                  0.0000     0.5347 f
  core/be/be_checker/wb_pkt_i[46] (net)                33.3213              0.0000     0.5347 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (bp_be_scheduler_03_0)          0.0000     0.5347 f
  core/be/be_checker/scheduler/wb_pkt_i[46] (net)      33.3213              0.0000     0.5347 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (bp_be_regfile_03_0)   0.0000   0.5347 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[46] (net)  33.3213     0.0000     0.5347 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5347 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[46] (net)  33.3213   0.0000     0.5347 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[46] (saed90_64x32_2P)   0.0309  -0.0016 @   0.5332 f d 
  data arrival time                                                                    0.5332

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5332
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1959


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0322   0.1896     0.4596 f
  core/be/be_calculator/comp_stage_reg/data_o[231] (net)     1   3.3637     0.0000     0.4596 f
  core/be/be_calculator/comp_stage_reg/data_o[231] (bsg_dff_width_p320_0)   0.0000     0.4596 f
  core/be/be_calculator/wb_pkt_o[39] (net)              3.3637              0.0000     0.4596 f
  core/be/be_calculator/wb_pkt_o[39] (bp_be_calculator_top_03_0)            0.0000     0.4596 f
  core/be/wb_pkt[39] (net)                              3.3637              0.0000     0.4596 f
  core/be/icc_place32/INP (NBUFFX8)                               0.0322    0.0000 &   0.4596 f
  core/be/icc_place32/Z (NBUFFX8)                                 0.0417    0.0720 @   0.5316 f
  core/be/n80 (net)                             5      32.8004              0.0000     0.5316 f
  core/be/be_checker/wb_pkt_i[39] (bp_be_checker_top_03_0)                  0.0000     0.5316 f
  core/be/be_checker/wb_pkt_i[39] (net)                32.8004              0.0000     0.5316 f
  core/be/be_checker/scheduler/wb_pkt_i[39] (bp_be_scheduler_03_0)          0.0000     0.5316 f
  core/be/be_checker/scheduler/wb_pkt_i[39] (net)      32.8004              0.0000     0.5316 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (bp_be_regfile_03_0)   0.0000   0.5316 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[39] (net)  32.8004     0.0000     0.5316 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5316 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[39] (net)  32.8004   0.0000     0.5316 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[39] (saed90_64x32_2P)   0.0303   0.0016 @   0.5332 f d 
  data arrival time                                                                    0.5332

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5332
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1959


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2758     0.2758
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/CLK (DFFX1)   0.1564   0.0000   0.2758 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_19_/Q (DFFX1)   0.0451   0.2112   0.4870 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (net)     2   9.0396   0.0000   0.4870 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[19] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4870 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (net)   9.0396            0.0000     0.4870 f
  core/be/be_checker/scheduler/dispatch_pkt_o[19] (bp_be_scheduler_03_0)    0.0000     0.4870 f
  core/be/be_checker/dispatch_pkt_o[19] (net)           9.0396              0.0000     0.4870 f
  core/be/be_checker/dispatch_pkt_o[19] (bp_be_checker_top_03_0)            0.0000     0.4870 f
  core/be/dispatch_pkt[19] (net)                        9.0396              0.0000     0.4870 f
  core/be/be_calculator/dispatch_pkt_i[19] (bp_be_calculator_top_03_0)      0.0000     0.4870 f
  core/be/be_calculator/dispatch_pkt_i[19] (net)        9.0396              0.0000     0.4870 f
  core/be/be_calculator/reservation_reg/data_i[19] (bsg_dff_width_p295_0)   0.0000     0.4870 f
  core/be/be_calculator/reservation_reg/data_i[19] (net)   9.0396           0.0000     0.4870 f
  core/be/be_calculator/reservation_reg/data_r_reg_19_/D (DFFX1)   0.0451  -0.0011 &   0.4859 f
  data arrival time                                                                    0.4859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2848     0.2848
  clock reconvergence pessimism                                            -0.0076     0.2771
  core/be/be_calculator/reservation_reg/data_r_reg_19_/CLK (DFFX1)          0.0000     0.2771 r
  library hold time                                                         0.0128     0.2900
  data required time                                                                   0.2900
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2900
  data arrival time                                                                   -0.4859
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1959


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2698     0.2698
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.0693   0.0000   0.2698 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0330   0.1903     0.4601 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (net)     1   3.7238     0.0000     0.4601 f
  core/be/be_calculator/comp_stage_reg/data_o[236] (bsg_dff_width_p320_0)   0.0000     0.4601 f
  core/be/be_calculator/wb_pkt_o[44] (net)              3.7238              0.0000     0.4601 f
  core/be/be_calculator/wb_pkt_o[44] (bp_be_calculator_top_03_0)            0.0000     0.4601 f
  core/be/wb_pkt[44] (net)                              3.7238              0.0000     0.4601 f
  core/be/icc_place35/INP (NBUFFX8)                               0.0330    0.0000 &   0.4601 f
  core/be/icc_place35/Z (NBUFFX8)                                 0.0418    0.0723 @   0.5324 f
  core/be/n83 (net)                             5      32.9716              0.0000     0.5324 f
  core/be/be_checker/wb_pkt_i[44] (bp_be_checker_top_03_0)                  0.0000     0.5324 f
  core/be/be_checker/wb_pkt_i[44] (net)                32.9716              0.0000     0.5324 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (bp_be_scheduler_03_0)          0.0000     0.5324 f
  core/be/be_checker/scheduler/wb_pkt_i[44] (net)      32.9716              0.0000     0.5324 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (bp_be_regfile_03_0)   0.0000   0.5324 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[44] (net)  32.9716     0.0000     0.5324 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5324 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[44] (net)  32.9716   0.0000     0.5324 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[44] (saed90_64x32_2P)   0.0303   0.0008 @   0.5333 f d 
  data arrival time                                                                    0.5333

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5333
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1960


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0339   0.1910     0.4610 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (net)     1   4.1257     0.0000     0.4610 f
  core/be/be_calculator/comp_stage_reg/data_o[237] (bsg_dff_width_p320_0)   0.0000     0.4610 f
  core/be/be_calculator/wb_pkt_o[45] (net)              4.1257              0.0000     0.4610 f
  core/be/be_calculator/wb_pkt_o[45] (bp_be_calculator_top_03_0)            0.0000     0.4610 f
  core/be/wb_pkt[45] (net)                              4.1257              0.0000     0.4610 f
  core/be/icc_place28/INP (NBUFFX8)                               0.0339    0.0000 &   0.4611 f
  core/be/icc_place28/Z (NBUFFX8)                                 0.0399    0.0717 @   0.5328 f
  core/be/n76 (net)                             5      29.4766              0.0000     0.5328 f
  core/be/be_checker/wb_pkt_i[45] (bp_be_checker_top_03_0)                  0.0000     0.5328 f
  core/be/be_checker/wb_pkt_i[45] (net)                29.4766              0.0000     0.5328 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (bp_be_scheduler_03_0)          0.0000     0.5328 f
  core/be/be_checker/scheduler/wb_pkt_i[45] (net)      29.4766              0.0000     0.5328 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (bp_be_regfile_03_0)   0.0000   0.5328 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[45] (net)  29.4766     0.0000     0.5328 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5328 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[45] (net)  29.4766   0.0000     0.5328 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[45] (saed90_64x32_2P)   0.0289   0.0005 @   0.5333 f d 
  data arrival time                                                                    0.5333

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5333
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1960


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_241_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2682     0.2682
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/CLK (DFFX1)   0.0736   0.0000   0.2682 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_241_/Q (DFFX1)   0.0333   0.1912     0.4594 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (net)     1   3.8582     0.0000     0.4594 f
  core/be/be_calculator/comp_stage_reg/data_o[241] (bsg_dff_width_p320_0)   0.0000     0.4594 f
  core/be/be_calculator/wb_pkt_o[49] (net)              3.8582              0.0000     0.4594 f
  core/be/be_calculator/wb_pkt_o[49] (bp_be_calculator_top_03_0)            0.0000     0.4594 f
  core/be/wb_pkt[49] (net)                              3.8582              0.0000     0.4594 f
  core/be/icc_place44/INP (NBUFFX8)                               0.0333    0.0000 &   0.4594 f
  core/be/icc_place44/Z (NBUFFX8)                                 0.0425    0.0727 @   0.5321 f
  core/be/n92 (net)                             5      33.9520              0.0000     0.5321 f
  core/be/be_checker/wb_pkt_i[49] (bp_be_checker_top_03_0)                  0.0000     0.5321 f
  core/be/be_checker/wb_pkt_i[49] (net)                33.9520              0.0000     0.5321 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (bp_be_scheduler_03_0)          0.0000     0.5321 f
  core/be/be_checker/scheduler/wb_pkt_i[49] (net)      33.9520              0.0000     0.5321 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (bp_be_regfile_03_0)   0.0000   0.5321 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[49] (net)  33.9520     0.0000     0.5321 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5321 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[49] (net)  33.9520   0.0000     0.5321 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[49] (saed90_64x32_2P)   0.0425   0.0013 @   0.5334 f d 
  data arrival time                                                                    0.5334

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1961


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2751     0.2751
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/CLK (DFFX1)   0.1564   0.0000   0.2751 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_22_/Q (DFFX1)   0.0450   0.2111   0.4862 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (net)     2   8.9878   0.0000   0.4862 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[22] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4862 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (net)   8.9878            0.0000     0.4862 f
  core/be/be_checker/scheduler/dispatch_pkt_o[22] (bp_be_scheduler_03_0)    0.0000     0.4862 f
  core/be/be_checker/dispatch_pkt_o[22] (net)           8.9878              0.0000     0.4862 f
  core/be/be_checker/dispatch_pkt_o[22] (bp_be_checker_top_03_0)            0.0000     0.4862 f
  core/be/dispatch_pkt[22] (net)                        8.9878              0.0000     0.4862 f
  core/be/be_calculator/dispatch_pkt_i[22] (bp_be_calculator_top_03_0)      0.0000     0.4862 f
  core/be/be_calculator/dispatch_pkt_i[22] (net)        8.9878              0.0000     0.4862 f
  core/be/be_calculator/reservation_reg/data_i[22] (bsg_dff_width_p295_0)   0.0000     0.4862 f
  core/be/be_calculator/reservation_reg/data_i[22] (net)   8.9878           0.0000     0.4862 f
  core/be/be_calculator/reservation_reg/data_r_reg_22_/D (DFFX1)   0.0450  -0.0008 &   0.4854 f
  data arrival time                                                                    0.4854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2841     0.2841
  clock reconvergence pessimism                                            -0.0076     0.2765
  core/be/be_calculator/reservation_reg/data_r_reg_22_/CLK (DFFX1)          0.0000     0.2765 r
  library hold time                                                         0.0129     0.2893
  data required time                                                                   0.2893
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2893
  data arrival time                                                                   -0.4854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1961


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2756     0.2756
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_/CLK (DFFX1)   0.1564   0.0000   0.2756 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_18_/Q (DFFX1)   0.0482   0.2133   0.4889 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[18] (net)     2  10.4101   0.0000   0.4889 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[18] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4889 f
  core/be/be_checker/scheduler/dispatch_pkt_o[18] (net)  10.4101            0.0000     0.4889 f
  core/be/be_checker/scheduler/dispatch_pkt_o[18] (bp_be_scheduler_03_0)    0.0000     0.4889 f
  core/be/be_checker/dispatch_pkt_o[18] (net)          10.4101              0.0000     0.4889 f
  core/be/be_checker/dispatch_pkt_o[18] (bp_be_checker_top_03_0)            0.0000     0.4889 f
  core/be/dispatch_pkt[18] (net)                       10.4101              0.0000     0.4889 f
  core/be/be_calculator/dispatch_pkt_i[18] (bp_be_calculator_top_03_0)      0.0000     0.4889 f
  core/be/be_calculator/dispatch_pkt_i[18] (net)       10.4101              0.0000     0.4889 f
  core/be/be_calculator/reservation_reg/data_i[18] (bsg_dff_width_p295_0)   0.0000     0.4889 f
  core/be/be_calculator/reservation_reg/data_i[18] (net)  10.4101           0.0000     0.4889 f
  core/be/be_calculator/reservation_reg/data_r_reg_18_/D (DFFX1)   0.0482  -0.0034 &   0.4855 f
  data arrival time                                                                    0.4855

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2849     0.2849
  clock reconvergence pessimism                                            -0.0076     0.2773
  core/be/be_calculator/reservation_reg/data_r_reg_18_/CLK (DFFX1)          0.0000     0.2773 r
  library hold time                                                         0.0121     0.2894
  data required time                                                                   0.2894
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2894
  data arrival time                                                                   -0.4855
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1962


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_128_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_211_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3322     0.3322
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/CLK (DFFX1)   0.1766   0.0000   0.3322 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_128_/Q (DFFX1)   0.0536   0.2187     0.5509 f
  core/be/be_calculator/calc_stage_reg/data_o[128] (net)     3  12.8249     0.0000     0.5509 f
  core/be/be_calculator/calc_stage_reg/data_o[128] (bsg_dff_width_p415_0)   0.0000     0.5509 f
  core/be/be_calculator/commit_pkt_o[33] (net)         12.8249              0.0000     0.5509 f
  core/be/be_calculator/calc_stage_reg/data_i[211] (bsg_dff_width_p415_0)   0.0000     0.5509 f
  core/be/be_calculator/calc_stage_reg/data_i[211] (net)  12.8249           0.0000     0.5509 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/D (DFFX1)   0.0536  -0.0060 &   0.5449 f
  data arrival time                                                                    0.5449

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3427     0.3427
  clock reconvergence pessimism                                            -0.0065     0.3362
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/CLK (DFFX1)          0.0000     0.3362 r
  library hold time                                                         0.0124     0.3486
  data required time                                                                   0.3486
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3486
  data arrival time                                                                   -0.5449
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1962


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2746     0.2746
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/CLK (DFFX1)   0.1564   0.0000   0.2746 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_25_/Q (DFFX1)   0.0440   0.2105   0.4851 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (net)     2   8.5737   0.0000   0.4851 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[25] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4851 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (net)   8.5737            0.0000     0.4851 f
  core/be/be_checker/scheduler/dispatch_pkt_o[25] (bp_be_scheduler_03_0)    0.0000     0.4851 f
  core/be/be_checker/dispatch_pkt_o[25] (net)           8.5737              0.0000     0.4851 f
  core/be/be_checker/dispatch_pkt_o[25] (bp_be_checker_top_03_0)            0.0000     0.4851 f
  core/be/dispatch_pkt[25] (net)                        8.5737              0.0000     0.4851 f
  core/be/be_calculator/dispatch_pkt_i[25] (bp_be_calculator_top_03_0)      0.0000     0.4851 f
  core/be/be_calculator/dispatch_pkt_i[25] (net)        8.5737              0.0000     0.4851 f
  core/be/be_calculator/reservation_reg/data_i[25] (bsg_dff_width_p295_0)   0.0000     0.4851 f
  core/be/be_calculator/reservation_reg/data_i[25] (net)   8.5737           0.0000     0.4851 f
  core/be/be_calculator/reservation_reg/data_r_reg_25_/D (DFFX1)   0.0440   0.0001 &   0.4852 f
  data arrival time                                                                    0.4852

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2835     0.2835
  clock reconvergence pessimism                                            -0.0076     0.2759
  core/be/be_calculator/reservation_reg/data_r_reg_25_/CLK (DFFX1)          0.0000     0.2759 r
  library hold time                                                         0.0131     0.2890
  data required time                                                                   0.2890
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2890
  data arrival time                                                                   -0.4852
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1963


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2750     0.2750
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/CLK (DFFX1)   0.1564   0.0000   0.2750 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_24_/Q (DFFX1)   0.0469   0.2124   0.4874 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (net)     2   9.8523   0.0000   0.4874 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[24] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4874 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (net)   9.8523            0.0000     0.4874 f
  core/be/be_checker/scheduler/dispatch_pkt_o[24] (bp_be_scheduler_03_0)    0.0000     0.4874 f
  core/be/be_checker/dispatch_pkt_o[24] (net)           9.8523              0.0000     0.4874 f
  core/be/be_checker/dispatch_pkt_o[24] (bp_be_checker_top_03_0)            0.0000     0.4874 f
  core/be/dispatch_pkt[24] (net)                        9.8523              0.0000     0.4874 f
  core/be/be_calculator/dispatch_pkt_i[24] (bp_be_calculator_top_03_0)      0.0000     0.4874 f
  core/be/be_calculator/dispatch_pkt_i[24] (net)        9.8523              0.0000     0.4874 f
  core/be/be_calculator/reservation_reg/data_i[24] (bsg_dff_width_p295_0)   0.0000     0.4874 f
  core/be/be_calculator/reservation_reg/data_i[24] (net)   9.8523           0.0000     0.4874 f
  core/be/be_calculator/reservation_reg/data_r_reg_24_/D (DFFX1)   0.0469  -0.0023 &   0.4851 f
  data arrival time                                                                    0.4851

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2840     0.2840
  clock reconvergence pessimism                                            -0.0076     0.2764
  core/be/be_calculator/reservation_reg/data_r_reg_24_/CLK (DFFX1)          0.0000     0.2764 r
  library hold time                                                         0.0124     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4851
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1963


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2682     0.2682
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0736   0.0000   0.2682 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0339   0.1916     0.4598 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   4.0907     0.0000     0.4598 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4598 f
  core/be/be_calculator/wb_pkt_o[56] (net)              4.0907              0.0000     0.4598 f
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_03_0)            0.0000     0.4598 f
  core/be/wb_pkt[56] (net)                              4.0907              0.0000     0.4598 f
  core/be/icc_place43/INP (NBUFFX8)                               0.0339    0.0000 &   0.4599 f
  core/be/icc_place43/Z (NBUFFX8)                                 0.0439    0.0735 @   0.5333 f
  core/be/n91 (net)                             5      36.8283              0.0000     0.5333 f
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_03_0)                  0.0000     0.5333 f
  core/be/be_checker/wb_pkt_i[56] (net)                36.8283              0.0000     0.5333 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_03_0)          0.0000     0.5333 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      36.8283              0.0000     0.5333 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_03_0)   0.0000   0.5333 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  36.8283     0.0000     0.5333 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5333 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  36.8283   0.0000     0.5333 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[56] (saed90_64x32_2P)   0.0439   0.0016 @   0.5349 f d 
  data arrival time                                                                    0.5349

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5349
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1963


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2691     0.2691
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0692   0.0000   0.2691 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0650   0.1911     0.4602 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     3  14.5234     0.0000     0.4602 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4602 r
  core/be/be_calculator/wb_pkt_o[51] (net)             14.5234              0.0000     0.4602 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_03_0)            0.0000     0.4602 r
  core/be/wb_pkt[51] (net)                             14.5234              0.0000     0.4602 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_03_0)                  0.0000     0.4602 r
  core/be/be_checker/wb_pkt_i[51] (net)                14.5234              0.0000     0.4602 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_03_0)          0.0000     0.4602 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      14.5234              0.0000     0.4602 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_03_0)   0.0000   0.4602 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  14.5234     0.0000     0.4602 r
  core/be/be_checker/scheduler/int_regfile/U203/INP (NBUFFX8)     0.0650   -0.0014 &   0.4587 r
  core/be/be_checker/scheduler/int_regfile/U203/Z (NBUFFX8)       0.0433    0.0823 @   0.5411 r
  core/be/be_checker/scheduler/int_regfile/n90 (net)     2  24.0117         0.0000     0.5411 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5411 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  24.0117   0.0000     0.5411 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[51] (saed90_64x32_2P)   0.0313  -0.0061 @   0.5350 r d 
  data arrival time                                                                    0.5350

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1964


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0329   0.1902     0.4602 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (net)     1   3.6774     0.0000     0.4602 f
  core/be/be_calculator/comp_stage_reg/data_o[232] (bsg_dff_width_p320_0)   0.0000     0.4602 f
  core/be/be_calculator/wb_pkt_o[40] (net)              3.6774              0.0000     0.4602 f
  core/be/be_calculator/wb_pkt_o[40] (bp_be_calculator_top_03_0)            0.0000     0.4602 f
  core/be/wb_pkt[40] (net)                              3.6774              0.0000     0.4602 f
  core/be/icc_place30/INP (NBUFFX8)                               0.0329    0.0000 &   0.4602 f
  core/be/icc_place30/Z (NBUFFX8)                                 0.0424    0.0724 @   0.5326 f
  core/be/n78 (net)                             5      34.0170              0.0000     0.5326 f
  core/be/be_checker/wb_pkt_i[40] (bp_be_checker_top_03_0)                  0.0000     0.5326 f
  core/be/be_checker/wb_pkt_i[40] (net)                34.0170              0.0000     0.5326 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (bp_be_scheduler_03_0)          0.0000     0.5326 f
  core/be/be_checker/scheduler/wb_pkt_i[40] (net)      34.0170              0.0000     0.5326 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (bp_be_regfile_03_0)   0.0000   0.5326 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[40] (net)  34.0170     0.0000     0.5326 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5326 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[40] (net)  34.0170   0.0000     0.5326 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[40] (saed90_64x32_2P)   0.0308   0.0011 @   0.5337 f d 
  data arrival time                                                                    0.5337

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1964


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2682     0.2682
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.0736   0.0000   0.2682 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0339   0.1916     0.4598 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (net)     1   4.0907     0.0000     0.4598 f
  core/be/be_calculator/comp_stage_reg/data_o[248] (bsg_dff_width_p320_0)   0.0000     0.4598 f
  core/be/be_calculator/wb_pkt_o[56] (net)              4.0907              0.0000     0.4598 f
  core/be/be_calculator/wb_pkt_o[56] (bp_be_calculator_top_03_0)            0.0000     0.4598 f
  core/be/wb_pkt[56] (net)                              4.0907              0.0000     0.4598 f
  core/be/icc_place43/INP (NBUFFX8)                               0.0339    0.0000 &   0.4599 f
  core/be/icc_place43/Z (NBUFFX8)                                 0.0439    0.0735 @   0.5333 f
  core/be/n91 (net)                             5      36.8283              0.0000     0.5333 f
  core/be/be_checker/wb_pkt_i[56] (bp_be_checker_top_03_0)                  0.0000     0.5333 f
  core/be/be_checker/wb_pkt_i[56] (net)                36.8283              0.0000     0.5333 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (bp_be_scheduler_03_0)          0.0000     0.5333 f
  core/be/be_checker/scheduler/wb_pkt_i[56] (net)      36.8283              0.0000     0.5333 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (bp_be_regfile_03_0)   0.0000   0.5333 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[56] (net)  36.8283     0.0000     0.5333 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5333 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[56] (net)  36.8283   0.0000     0.5333 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[56] (saed90_64x32_2P)   0.0439   0.0007 @   0.5340 f d 
  data arrival time                                                                    0.5340

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5340
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1967


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2730     0.2730
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0736   0.0000   0.2730 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0324   0.1905     0.4635 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   3.4875     0.0000     0.4635 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4635 f
  core/be/be_calculator/wb_pkt_o[50] (net)              3.4875              0.0000     0.4635 f
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_03_0)            0.0000     0.4635 f
  core/be/wb_pkt[50] (net)                              3.4875              0.0000     0.4635 f
  core/be/icc_place38/INP (NBUFFX8)                               0.0324    0.0000 &   0.4635 f
  core/be/icc_place38/Z (NBUFFX8)                                 0.0435    0.0734 @   0.5370 f
  core/be/n86 (net)                             5      37.7275              0.0000     0.5370 f
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_03_0)                  0.0000     0.5370 f
  core/be/be_checker/wb_pkt_i[50] (net)                37.7275              0.0000     0.5370 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_03_0)          0.0000     0.5370 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      37.7275              0.0000     0.5370 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_03_0)   0.0000   0.5370 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  37.7275     0.0000     0.5370 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5370 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  37.7275   0.0000     0.5370 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[50] (saed90_64x32_2P)   0.0435  -0.0016 @   0.5353 f d 
  data arrival time                                                                    0.5353

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5353
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1968


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2732     0.2732
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/CLK (DFFX1)   0.1564   0.0000   0.2732 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_16_/Q (DFFX1)   0.0462   0.2120   0.4852 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (net)     2   9.5520   0.0000   0.4852 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[16] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4852 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (net)   9.5520            0.0000     0.4852 f
  core/be/be_checker/scheduler/dispatch_pkt_o[16] (bp_be_scheduler_03_0)    0.0000     0.4852 f
  core/be/be_checker/dispatch_pkt_o[16] (net)           9.5520              0.0000     0.4852 f
  core/be/be_checker/dispatch_pkt_o[16] (bp_be_checker_top_03_0)            0.0000     0.4852 f
  core/be/dispatch_pkt[16] (net)                        9.5520              0.0000     0.4852 f
  core/be/be_calculator/dispatch_pkt_i[16] (bp_be_calculator_top_03_0)      0.0000     0.4852 f
  core/be/be_calculator/dispatch_pkt_i[16] (net)        9.5520              0.0000     0.4852 f
  core/be/be_calculator/reservation_reg/data_i[16] (bsg_dff_width_p295_0)   0.0000     0.4852 f
  core/be/be_calculator/reservation_reg/data_i[16] (net)   9.5520           0.0000     0.4852 f
  core/be/be_calculator/reservation_reg/data_r_reg_16_/D (DFFX1)   0.0462  -0.0008 &   0.4844 f
  data arrival time                                                                    0.4844

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2825     0.2825
  clock reconvergence pessimism                                            -0.0076     0.2749
  core/be/be_calculator/reservation_reg/data_r_reg_16_/CLK (DFFX1)          0.0000     0.2749 r
  library hold time                                                         0.0126     0.2874
  data required time                                                                   0.2874
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2874
  data arrival time                                                                   -0.4844
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1969


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_223_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3240     0.3240
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)   0.1672   0.0000   0.3240 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/Q (DFFX1)   0.0480   0.2141     0.5381 f
  core/be/be_calculator/calc_stage_reg/data_o[140] (net)     3  10.3448     0.0000     0.5381 f
  core/be/be_calculator/calc_stage_reg/data_o[140] (bsg_dff_width_p415_0)   0.0000     0.5381 f
  core/be/be_calculator/commit_pkt_o[45] (net)         10.3448              0.0000     0.5381 f
  core/be/be_calculator/calc_stage_reg/data_i[223] (bsg_dff_width_p415_0)   0.0000     0.5381 f
  core/be/be_calculator/calc_stage_reg/data_i[223] (net)  10.3448           0.0000     0.5381 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/D (DFFX1)   0.0480  -0.0013 &   0.5368 f
  data arrival time                                                                    0.5368

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3333     0.3333
  clock reconvergence pessimism                                            -0.0065     0.3268
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/CLK (DFFX1)          0.0000     0.3268 r
  library hold time                                                         0.0130     0.3397
  data required time                                                                   0.3397
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3397
  data arrival time                                                                   -0.5368
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1970


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2691     0.2691
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0692   0.0000   0.2691 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0650   0.1911     0.4602 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     3  14.5234     0.0000     0.4602 r
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4602 r
  core/be/be_calculator/wb_pkt_o[51] (net)             14.5234              0.0000     0.4602 r
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_03_0)            0.0000     0.4602 r
  core/be/wb_pkt[51] (net)                             14.5234              0.0000     0.4602 r
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_03_0)                  0.0000     0.4602 r
  core/be/be_checker/wb_pkt_i[51] (net)                14.5234              0.0000     0.4602 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_03_0)          0.0000     0.4602 r
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      14.5234              0.0000     0.4602 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_03_0)   0.0000   0.4602 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  14.5234     0.0000     0.4602 r
  core/be/be_checker/scheduler/int_regfile/U203/INP (NBUFFX8)     0.0650   -0.0014 &   0.4587 r
  core/be/be_checker/scheduler/int_regfile/U203/Z (NBUFFX8)       0.0433    0.0823 @   0.5411 r
  core/be/be_checker/scheduler/int_regfile/n90 (net)     2  24.0117         0.0000     0.5411 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5411 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  24.0117   0.0000     0.5411 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[51] (saed90_64x32_2P)   0.0313  -0.0067 @   0.5344 r d 
  data arrival time                                                                    0.5344

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5344
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1971


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2752     0.2752
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_/CLK (DFFX1)   0.1564   0.0000   0.2752 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_11_/Q (DFFX1)   0.0509   0.2152   0.4903 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[11] (net)     2  11.6400   0.0000   0.4903 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[11] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4903 f
  core/be/be_checker/scheduler/dispatch_pkt_o[11] (net)  11.6400            0.0000     0.4903 f
  core/be/be_checker/scheduler/dispatch_pkt_o[11] (bp_be_scheduler_03_0)    0.0000     0.4903 f
  core/be/be_checker/dispatch_pkt_o[11] (net)          11.6400              0.0000     0.4903 f
  core/be/be_checker/dispatch_pkt_o[11] (bp_be_checker_top_03_0)            0.0000     0.4903 f
  core/be/dispatch_pkt[11] (net)                       11.6400              0.0000     0.4903 f
  core/be/be_calculator/dispatch_pkt_i[11] (bp_be_calculator_top_03_0)      0.0000     0.4903 f
  core/be/be_calculator/dispatch_pkt_i[11] (net)       11.6400              0.0000     0.4903 f
  core/be/be_calculator/reservation_reg/data_i[11] (bsg_dff_width_p295_0)   0.0000     0.4903 f
  core/be/be_calculator/reservation_reg/data_i[11] (net)  11.6400           0.0000     0.4903 f
  core/be/be_calculator/reservation_reg/data_r_reg_11_/D (DFFX1)   0.0509  -0.0060 &   0.4844 f
  data arrival time                                                                    0.4844

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2834     0.2834
  clock reconvergence pessimism                                            -0.0076     0.2758
  core/be/be_calculator/reservation_reg/data_r_reg_11_/CLK (DFFX1)          0.0000     0.2758 r
  library hold time                                                         0.0114     0.2872
  data required time                                                                   0.2872
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2872
  data arrival time                                                                   -0.4844
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1971


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2720     0.2720
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/CLK (DFFX1)   0.1564   0.0000   0.2720 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_28_/Q (DFFX1)   0.0465   0.2121   0.4841 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (net)     2   9.6494   0.0000   0.4841 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[28] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4841 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (net)   9.6494            0.0000     0.4841 f
  core/be/be_checker/scheduler/dispatch_pkt_o[28] (bp_be_scheduler_03_0)    0.0000     0.4841 f
  core/be/be_checker/dispatch_pkt_o[28] (net)           9.6494              0.0000     0.4841 f
  core/be/be_checker/dispatch_pkt_o[28] (bp_be_checker_top_03_0)            0.0000     0.4841 f
  core/be/dispatch_pkt[28] (net)                        9.6494              0.0000     0.4841 f
  core/be/be_calculator/dispatch_pkt_i[28] (bp_be_calculator_top_03_0)      0.0000     0.4841 f
  core/be/be_calculator/dispatch_pkt_i[28] (net)        9.6494              0.0000     0.4841 f
  core/be/be_calculator/reservation_reg/data_i[28] (bsg_dff_width_p295_0)   0.0000     0.4841 f
  core/be/be_calculator/reservation_reg/data_i[28] (net)   9.6494           0.0000     0.4841 f
  core/be/be_calculator/reservation_reg/data_r_reg_28_/D (DFFX1)   0.0465  -0.0011 &   0.4830 f
  data arrival time                                                                    0.4830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2808     0.2808
  clock reconvergence pessimism                                            -0.0076     0.2732
  core/be/be_calculator/reservation_reg/data_r_reg_28_/CLK (DFFX1)          0.0000     0.2732 r
  library hold time                                                         0.0125     0.2857
  data required time                                                                   0.2857
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2857
  data arrival time                                                                   -0.4830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1973


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_242_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2730     0.2730
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/CLK (DFFX1)   0.0736   0.0000   0.2730 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_242_/Q (DFFX1)   0.0324   0.1905     0.4635 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (net)     1   3.4875     0.0000     0.4635 f
  core/be/be_calculator/comp_stage_reg/data_o[242] (bsg_dff_width_p320_0)   0.0000     0.4635 f
  core/be/be_calculator/wb_pkt_o[50] (net)              3.4875              0.0000     0.4635 f
  core/be/be_calculator/wb_pkt_o[50] (bp_be_calculator_top_03_0)            0.0000     0.4635 f
  core/be/wb_pkt[50] (net)                              3.4875              0.0000     0.4635 f
  core/be/icc_place38/INP (NBUFFX8)                               0.0324    0.0000 &   0.4635 f
  core/be/icc_place38/Z (NBUFFX8)                                 0.0435    0.0734 @   0.5370 f
  core/be/n86 (net)                             5      37.7275              0.0000     0.5370 f
  core/be/be_checker/wb_pkt_i[50] (bp_be_checker_top_03_0)                  0.0000     0.5370 f
  core/be/be_checker/wb_pkt_i[50] (net)                37.7275              0.0000     0.5370 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (bp_be_scheduler_03_0)          0.0000     0.5370 f
  core/be/be_checker/scheduler/wb_pkt_i[50] (net)      37.7275              0.0000     0.5370 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (bp_be_regfile_03_0)   0.0000   0.5370 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[50] (net)  37.7275     0.0000     0.5370 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5370 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[50] (net)  37.7275   0.0000     0.5370 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[50] (saed90_64x32_2P)   0.0435  -0.0024 @   0.5346 f d 
  data arrival time                                                                    0.5346

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5346
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1973


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2738     0.2738
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/CLK (DFFX1)   0.1564   0.0000   0.2738 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_12_/Q (DFFX1)   0.0454   0.2114   0.4851 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (net)     2   9.1773   0.0000   0.4851 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[12] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4851 f
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (net)   9.1773            0.0000     0.4851 f
  core/be/be_checker/scheduler/dispatch_pkt_o[12] (bp_be_scheduler_03_0)    0.0000     0.4851 f
  core/be/be_checker/dispatch_pkt_o[12] (net)           9.1773              0.0000     0.4851 f
  core/be/be_checker/dispatch_pkt_o[12] (bp_be_checker_top_03_0)            0.0000     0.4851 f
  core/be/dispatch_pkt[12] (net)                        9.1773              0.0000     0.4851 f
  core/be/be_calculator/dispatch_pkt_i[12] (bp_be_calculator_top_03_0)      0.0000     0.4851 f
  core/be/be_calculator/dispatch_pkt_i[12] (net)        9.1773              0.0000     0.4851 f
  core/be/be_calculator/reservation_reg/data_i[12] (bsg_dff_width_p295_0)   0.0000     0.4851 f
  core/be/be_calculator/reservation_reg/data_i[12] (net)   9.1773           0.0000     0.4851 f
  core/be/be_calculator/reservation_reg/data_r_reg_12_/D (DFFX1)   0.0454   0.0002 &   0.4853 f
  data arrival time                                                                    0.4853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2828     0.2828
  clock reconvergence pessimism                                            -0.0076     0.2752
  core/be/be_calculator/reservation_reg/data_r_reg_12_/CLK (DFFX1)          0.0000     0.2752 r
  library hold time                                                         0.0128     0.2880
  data required time                                                                   0.2880
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2880
  data arrival time                                                                   -0.4853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1973


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0532   0.1845     0.4545 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     3   9.9999     0.0000     0.4545 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)   0.0000     0.4545 r
  core/be/be_calculator/wb_pkt_o[38] (net)              9.9999              0.0000     0.4545 r
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_03_0)            0.0000     0.4545 r
  core/be/wb_pkt[38] (net)                              9.9999              0.0000     0.4545 r
  core/be/icc_place124/INP (NBUFFX8)                              0.0532    0.0001 &   0.4546 r
  core/be/icc_place124/Z (NBUFFX8)                                0.0449    0.0801 @   0.5347 r
  core/be/n205 (net)                            3      27.2036              0.0000     0.5347 r
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_03_0)                  0.0000     0.5347 r
  core/be/be_checker/wb_pkt_i[38] (net)                27.2036              0.0000     0.5347 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_03_0)          0.0000     0.5347 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)      27.2036              0.0000     0.5347 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_03_0)   0.0000   0.5347 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)  27.2036     0.0000     0.5347 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5347 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (net)  27.2036   0.0000     0.5347 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[38] (saed90_64x32_2P)   0.0325   0.0014 @   0.5361 r d 
  data arrival time                                                                    0.5361

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5361
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1975


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_201_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2815     0.2815
  core/be/be_calculator/comp_stage_reg/data_r_reg_201_/CLK (DFFX1)   0.0821   0.0000   0.2815 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_201_/Q (DFFX1)   0.0451   0.1817     0.4632 r
  core/be/be_calculator/comp_stage_reg/data_o[201] (net)     1   6.9485     0.0000     0.4632 r
  core/be/be_calculator/comp_stage_reg/data_o[201] (bsg_dff_width_p320_0)   0.0000     0.4632 r
  core/be/be_calculator/wb_pkt_o[9] (net)               6.9485              0.0000     0.4632 r
  core/be/be_calculator/wb_pkt_o[9] (bp_be_calculator_top_03_0)             0.0000     0.4632 r
  core/be/wb_pkt[9] (net)                               6.9485              0.0000     0.4632 r
  core/be/icc_place60/INP (NBUFFX16)                              0.0451    0.0000 &   0.4632 r
  core/be/icc_place60/Z (NBUFFX16)                                0.0440    0.0759 @   0.5392 r
  core/be/n108 (net)                            5      42.1629              0.0000     0.5392 r
  core/be/be_checker/wb_pkt_i[9] (bp_be_checker_top_03_0)                   0.0000     0.5392 r
  core/be/be_checker/wb_pkt_i[9] (net)                 42.1629              0.0000     0.5392 r
  core/be/be_checker/scheduler/wb_pkt_i[9] (bp_be_scheduler_03_0)           0.0000     0.5392 r
  core/be/be_checker/scheduler/wb_pkt_i[9] (net)       42.1629              0.0000     0.5392 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[9] (bp_be_regfile_03_0)   0.0000   0.5392 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[9] (net)  42.1629      0.0000     0.5392 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[9] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5392 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[9] (net)  42.1629    0.0000     0.5392 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[9] (saed90_64x32_2P)   0.0320  -0.0030 @   0.5362 r d 
  data arrival time                                                                    0.5362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1976


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_225_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_308_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3337     0.3337
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/CLK (DFFX1)   0.1772   0.0000   0.3337 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_225_/Q (DFFX1)   0.0465   0.2139     0.5476 f
  core/be/be_calculator/calc_stage_reg/data_o[225] (net)     4   9.7062     0.0000     0.5476 f
  core/be/be_calculator/calc_stage_reg/data_o[225] (bsg_dff_width_p415_0)   0.0000     0.5476 f
  core/be/be_calculator/commit_pkt_o[86] (net)          9.7062              0.0000     0.5476 f
  core/be/be_calculator/calc_stage_reg/data_i[308] (bsg_dff_width_p415_0)   0.0000     0.5476 f
  core/be/be_calculator/calc_stage_reg/data_i[308] (net)   9.7062           0.0000     0.5476 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_308_/D (DFFX1)   0.0465   0.0000 &   0.5477 f
  data arrival time                                                                    0.5477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3425     0.3425
  clock reconvergence pessimism                                            -0.0065     0.3360
  core/be/be_calculator/calc_stage_reg/data_r_reg_308_/CLK (DFFX1)          0.0000     0.3360 r
  library hold time                                                         0.0140     0.3500
  data required time                                                                   0.3500
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3500
  data arrival time                                                                   -0.5477
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1976


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2705     0.2705
  core/be/be_calculator/comp_stage_reg/data_r_reg_227_/CLK (DFFX1)   0.0693   0.0000   0.2705 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_227_/Q (DFFX1)   0.0571   0.1867     0.4572 r
  core/be/be_calculator/comp_stage_reg/data_o[227] (net)     3  11.4879     0.0000     0.4572 r
  core/be/be_calculator/comp_stage_reg/data_o[227] (bsg_dff_width_p320_0)   0.0000     0.4572 r
  core/be/be_calculator/wb_pkt_o[35] (net)             11.4879              0.0000     0.4572 r
  core/be/be_calculator/wb_pkt_o[35] (bp_be_calculator_top_03_0)            0.0000     0.4572 r
  core/be/wb_pkt[35] (net)                             11.4879              0.0000     0.4572 r
  core/be/icc_place78/INP (NBUFFX8)                               0.0571    0.0001 &   0.4573 r
  core/be/icc_place78/Z (NBUFFX8)                                 0.0488    0.0833 @   0.5406 r
  core/be/n126 (net)                            3      36.0033              0.0000     0.5406 r
  core/be/be_checker/wb_pkt_i[35] (bp_be_checker_top_03_0)                  0.0000     0.5406 r
  core/be/be_checker/wb_pkt_i[35] (net)                36.0033              0.0000     0.5406 r
  core/be/be_checker/scheduler/wb_pkt_i[35] (bp_be_scheduler_03_0)          0.0000     0.5406 r
  core/be/be_checker/scheduler/wb_pkt_i[35] (net)      36.0033              0.0000     0.5406 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[35] (bp_be_regfile_03_0)   0.0000   0.5406 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[35] (net)  36.0033     0.0000     0.5406 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[35] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5406 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[35] (net)  36.0033   0.0000     0.5406 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[35] (saed90_64x32_2P)   0.0488  -0.0044 @   0.5362 r d 
  data arrival time                                                                    0.5362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1976


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_213_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3334     0.3334
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)   0.1772   0.0000   0.3334 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/Q (DFFX1)   0.0499   0.2162     0.5497 f
  core/be/be_calculator/calc_stage_reg/data_o[130] (net)     3  11.1939     0.0000     0.5497 f
  core/be/be_calculator/calc_stage_reg/data_o[130] (bsg_dff_width_p415_0)   0.0000     0.5497 f
  core/be/be_calculator/commit_pkt_o[35] (net)         11.1939              0.0000     0.5497 f
  core/be/be_calculator/calc_stage_reg/data_i[213] (bsg_dff_width_p415_0)   0.0000     0.5497 f
  core/be/be_calculator/calc_stage_reg/data_i[213] (net)  11.1939           0.0000     0.5497 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/D (DFFX1)   0.0499  -0.0027 &   0.5470 f
  data arrival time                                                                    0.5470

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3425     0.3425
  clock reconvergence pessimism                                            -0.0065     0.3360
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/CLK (DFFX1)          0.0000     0.3360 r
  library hold time                                                         0.0132     0.3492
  data required time                                                                   0.3492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3492
  data arrival time                                                                   -0.5470
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1977


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_102_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_185_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2728     0.2728
  core/be/be_calculator/calc_stage_reg/data_r_reg_102_/CLK (DFFX1)   0.1564   0.0000   0.2728 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_102_/Q (DFFX1)   0.0807   0.2100     0.4828 r
  core/be/be_calculator/calc_stage_reg/data_o[102] (net)     5  20.5290     0.0000     0.4828 r
  core/be/be_calculator/calc_stage_reg/data_o[102] (bsg_dff_width_p415_0)   0.0000     0.4828 r
  core/be/be_calculator/calc_status_o[13] (net)        20.5290              0.0000     0.4828 r
  core/be/be_calculator/calc_stage_reg/data_i[185] (bsg_dff_width_p415_0)   0.0000     0.4828 r
  core/be/be_calculator/calc_stage_reg/data_i[185] (net)  20.5290           0.0000     0.4828 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_185_/D (DFFX1)   0.0807   0.0002 &   0.4830 r
  data arrival time                                                                    0.4830

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3298     0.3298
  clock reconvergence pessimism                                            -0.0076     0.3222
  core/be/be_calculator/calc_stage_reg/data_r_reg_185_/CLK (DFFX1)          0.0000     0.3222 r
  library hold time                                                        -0.0372     0.2850
  data required time                                                                   0.2850
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2850
  data arrival time                                                                   -0.4830
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1981


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_231_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_314_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2752     0.2752
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/CLK (DFFX1)   0.1608   0.0000   0.2752 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_231_/Q (DFFX1)   0.0467   0.2127     0.4878 f
  core/be/be_calculator/calc_stage_reg/data_o[231] (net)     4   9.7816     0.0000     0.4878 f
  core/be/be_calculator/calc_stage_reg/data_o[231] (bsg_dff_width_p415_0)   0.0000     0.4878 f
  core/be/be_calculator/commit_pkt_o[92] (net)          9.7816              0.0000     0.4878 f
  core/be/be_calculator/calc_stage_reg/data_i[314] (bsg_dff_width_p415_0)   0.0000     0.4878 f
  core/be/be_calculator/calc_stage_reg/data_i[314] (net)   9.7816           0.0000     0.4878 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/D (DFFX1)   0.0467   0.0001 &   0.4879 f
  data arrival time                                                                    0.4879

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2846     0.2846
  clock reconvergence pessimism                                            -0.0076     0.2770
  core/be/be_calculator/calc_stage_reg/data_r_reg_314_/CLK (DFFX1)          0.0000     0.2770 r
  library hold time                                                         0.0128     0.2898
  data required time                                                                   0.2898
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2898
  data arrival time                                                                   -0.4879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1981


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2844     0.2844
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.0821   0.0000   0.2844 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0454   0.1818     0.4662 r
  core/be/be_calculator/comp_stage_reg/data_o[216] (net)     1   7.0464     0.0000     0.4662 r
  core/be/be_calculator/comp_stage_reg/data_o[216] (bsg_dff_width_p320_0)   0.0000     0.4662 r
  core/be/be_calculator/wb_pkt_o[24] (net)              7.0464              0.0000     0.4662 r
  core/be/be_calculator/wb_pkt_o[24] (bp_be_calculator_top_03_0)            0.0000     0.4662 r
  core/be/wb_pkt[24] (net)                              7.0464              0.0000     0.4662 r
  core/be/icc_place49/INP (NBUFFX16)                              0.0454    0.0000 &   0.4663 r
  core/be/icc_place49/Z (NBUFFX16)                                0.0458    0.0769 @   0.5432 r
  core/be/n97 (net)                             5      47.8903              0.0000     0.5432 r
  core/be/be_checker/wb_pkt_i[24] (bp_be_checker_top_03_0)                  0.0000     0.5432 r
  core/be/be_checker/wb_pkt_i[24] (net)                47.8903              0.0000     0.5432 r
  core/be/be_checker/scheduler/wb_pkt_i[24] (bp_be_scheduler_03_0)          0.0000     0.5432 r
  core/be/be_checker/scheduler/wb_pkt_i[24] (net)      47.8903              0.0000     0.5432 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (bp_be_regfile_03_0)   0.0000   0.5432 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (net)  47.8903     0.0000     0.5432 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5432 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (net)  47.8903   0.0000     0.5432 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[24] (saed90_64x32_2P)   0.0458  -0.0065 @   0.5367 r d 
  data arrival time                                                                    0.5367

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5367
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1981


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_211_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_294_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3340     0.3340
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/CLK (DFFX1)   0.1772   0.0000   0.3340 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_211_/Q (DFFX1)   0.0471   0.2143     0.5483 f
  core/be/be_calculator/calc_stage_reg/data_o[211] (net)     4   9.9587     0.0000     0.5483 f
  core/be/be_calculator/calc_stage_reg/data_o[211] (bsg_dff_width_p415_0)   0.0000     0.5483 f
  core/be/be_calculator/commit_pkt_o[72] (net)          9.9587              0.0000     0.5483 f
  core/be/be_calculator/calc_stage_reg/data_i[294] (bsg_dff_width_p415_0)   0.0000     0.5483 f
  core/be/be_calculator/calc_stage_reg/data_i[294] (net)   9.9587           0.0000     0.5483 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_294_/D (DFFX1)   0.0471   0.0001 &   0.5484 f
  data arrival time                                                                    0.5484

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3428     0.3428
  clock reconvergence pessimism                                            -0.0065     0.3363
  core/be/be_calculator/calc_stage_reg/data_r_reg_294_/CLK (DFFX1)          0.0000     0.3363 r
  library hold time                                                         0.0139     0.3502
  data required time                                                                   0.3502
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3502
  data arrival time                                                                   -0.5484
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1982


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0532   0.1845     0.4545 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     3   9.9999     0.0000     0.4545 r
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)   0.0000     0.4545 r
  core/be/be_calculator/wb_pkt_o[38] (net)              9.9999              0.0000     0.4545 r
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_03_0)            0.0000     0.4545 r
  core/be/wb_pkt[38] (net)                              9.9999              0.0000     0.4545 r
  core/be/icc_place124/INP (NBUFFX8)                              0.0532    0.0001 &   0.4546 r
  core/be/icc_place124/Z (NBUFFX8)                                0.0449    0.0801 @   0.5347 r
  core/be/n205 (net)                            3      27.2036              0.0000     0.5347 r
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_03_0)                  0.0000     0.5347 r
  core/be/be_checker/wb_pkt_i[38] (net)                27.2036              0.0000     0.5347 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_03_0)          0.0000     0.5347 r
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)      27.2036              0.0000     0.5347 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_03_0)   0.0000   0.5347 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)  27.2036     0.0000     0.5347 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5347 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (net)  27.2036   0.0000     0.5347 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[38] (saed90_64x32_2P)   0.0326   0.0009 @   0.5356 r d 
  data arrival time                                                                    0.5356

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5356
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1983


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2704     0.2704
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/CLK (DFFX1)   0.0693   0.0000   0.2704 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/Q (DFFX1)   0.0335   0.1907     0.4611 f
  core/be/be_calculator/comp_stage_reg/data_o[229] (net)     1   3.9268     0.0000     0.4611 f
  core/be/be_calculator/comp_stage_reg/data_o[229] (bsg_dff_width_p320_0)   0.0000     0.4611 f
  core/be/be_calculator/wb_pkt_o[37] (net)              3.9268              0.0000     0.4611 f
  core/be/be_calculator/wb_pkt_o[37] (bp_be_calculator_top_03_0)            0.0000     0.4611 f
  core/be/wb_pkt[37] (net)                              3.9268              0.0000     0.4611 f
  core/be/icc_place42/INP (NBUFFX8)                               0.0335    0.0000 &   0.4611 f
  core/be/icc_place42/Z (NBUFFX8)                                 0.0432    0.0731 @   0.5342 f
  core/be/n90 (net)                             5      35.6557              0.0000     0.5342 f
  core/be/be_checker/wb_pkt_i[37] (bp_be_checker_top_03_0)                  0.0000     0.5342 f
  core/be/be_checker/wb_pkt_i[37] (net)                35.6557              0.0000     0.5342 f
  core/be/be_checker/scheduler/wb_pkt_i[37] (bp_be_scheduler_03_0)          0.0000     0.5342 f
  core/be/be_checker/scheduler/wb_pkt_i[37] (net)      35.6557              0.0000     0.5342 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (bp_be_regfile_03_0)   0.0000   0.5342 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (net)  35.6557     0.0000     0.5342 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[37] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5342 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[37] (net)  35.6557   0.0000     0.5342 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[37] (saed90_64x32_2P)   0.0432   0.0028 @   0.5370 f d 
  data arrival time                                                                    0.5370

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5370
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1985


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_225_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2705     0.2705
  core/be/be_calculator/comp_stage_reg/data_r_reg_225_/CLK (DFFX1)   0.0693   0.0000   0.2705 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_225_/Q (DFFX1)   0.0400   0.1960     0.4665 f
  core/be/be_calculator/comp_stage_reg/data_o[225] (net)     1   6.7356     0.0000     0.4665 f
  core/be/be_calculator/comp_stage_reg/data_o[225] (bsg_dff_width_p320_0)   0.0000     0.4665 f
  core/be/be_calculator/wb_pkt_o[33] (net)              6.7356              0.0000     0.4665 f
  core/be/be_calculator/wb_pkt_o[33] (bp_be_calculator_top_03_0)            0.0000     0.4665 f
  core/be/wb_pkt[33] (net)                              6.7356              0.0000     0.4665 f
  core/be/icc_place76/INP (NBUFFX16)                              0.0400    0.0001 &   0.4666 f
  core/be/icc_place76/Z (NBUFFX16)                                0.0395    0.0716 @   0.5381 f
  core/be/n124 (net)                            5      41.8693              0.0000     0.5381 f
  core/be/be_checker/wb_pkt_i[33] (bp_be_checker_top_03_0)                  0.0000     0.5381 f
  core/be/be_checker/wb_pkt_i[33] (net)                41.8693              0.0000     0.5381 f
  core/be/be_checker/scheduler/wb_pkt_i[33] (bp_be_scheduler_03_0)          0.0000     0.5381 f
  core/be/be_checker/scheduler/wb_pkt_i[33] (net)      41.8693              0.0000     0.5381 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[33] (bp_be_regfile_03_0)   0.0000   0.5381 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[33] (net)  41.8693     0.0000     0.5381 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[33] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5381 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[33] (net)  41.8693   0.0000     0.5381 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[33] (saed90_64x32_2P)   0.0395  -0.0024 @   0.5357 f d 
  data arrival time                                                                    0.5357

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1985


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2705     0.2705
  core/be/be_calculator/comp_stage_reg/data_r_reg_227_/CLK (DFFX1)   0.0693   0.0000   0.2705 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_227_/Q (DFFX1)   0.0571   0.1867     0.4572 r
  core/be/be_calculator/comp_stage_reg/data_o[227] (net)     3  11.4879     0.0000     0.4572 r
  core/be/be_calculator/comp_stage_reg/data_o[227] (bsg_dff_width_p320_0)   0.0000     0.4572 r
  core/be/be_calculator/wb_pkt_o[35] (net)             11.4879              0.0000     0.4572 r
  core/be/be_calculator/wb_pkt_o[35] (bp_be_calculator_top_03_0)            0.0000     0.4572 r
  core/be/wb_pkt[35] (net)                             11.4879              0.0000     0.4572 r
  core/be/icc_place78/INP (NBUFFX8)                               0.0571    0.0001 &   0.4573 r
  core/be/icc_place78/Z (NBUFFX8)                                 0.0488    0.0833 @   0.5406 r
  core/be/n126 (net)                            3      36.0033              0.0000     0.5406 r
  core/be/be_checker/wb_pkt_i[35] (bp_be_checker_top_03_0)                  0.0000     0.5406 r
  core/be/be_checker/wb_pkt_i[35] (net)                36.0033              0.0000     0.5406 r
  core/be/be_checker/scheduler/wb_pkt_i[35] (bp_be_scheduler_03_0)          0.0000     0.5406 r
  core/be/be_checker/scheduler/wb_pkt_i[35] (net)      36.0033              0.0000     0.5406 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[35] (bp_be_regfile_03_0)   0.0000   0.5406 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[35] (net)  36.0033     0.0000     0.5406 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[35] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5406 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[35] (net)  36.0033   0.0000     0.5406 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[35] (saed90_64x32_2P)   0.0488  -0.0048 @   0.5358 r d 
  data arrival time                                                                    0.5358

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5358
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1985


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2755     0.2755
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/CLK (DFFX1)   0.1564   0.0000   0.2755 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_17_/Q (DFFX1)   0.0486   0.2136   0.4890 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (net)     2  10.5995   0.0000   0.4890 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[17] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4890 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (net)  10.5995            0.0000     0.4890 f
  core/be/be_checker/scheduler/dispatch_pkt_o[17] (bp_be_scheduler_03_0)    0.0000     0.4890 f
  core/be/be_checker/dispatch_pkt_o[17] (net)          10.5995              0.0000     0.4890 f
  core/be/be_checker/dispatch_pkt_o[17] (bp_be_checker_top_03_0)            0.0000     0.4890 f
  core/be/dispatch_pkt[17] (net)                       10.5995              0.0000     0.4890 f
  core/be/be_calculator/dispatch_pkt_i[17] (bp_be_calculator_top_03_0)      0.0000     0.4890 f
  core/be/be_calculator/dispatch_pkt_i[17] (net)       10.5995              0.0000     0.4890 f
  core/be/be_calculator/reservation_reg/data_i[17] (bsg_dff_width_p295_0)   0.0000     0.4890 f
  core/be/be_calculator/reservation_reg/data_i[17] (net)  10.5995           0.0000     0.4890 f
  core/be/be_calculator/reservation_reg/data_r_reg_17_/D (DFFX1)   0.0486  -0.0017 &   0.4873 f
  data arrival time                                                                    0.4873

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2844     0.2844
  clock reconvergence pessimism                                            -0.0076     0.2768
  core/be/be_calculator/reservation_reg/data_r_reg_17_/CLK (DFFX1)          0.0000     0.2768 r
  library hold time                                                         0.0120     0.2888
  data required time                                                                   0.2888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2888
  data arrival time                                                                   -0.4873
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1986


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2821     0.2821
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_/CLK (DFFX1)   0.1732   0.0000   0.2821 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_71_/Q (DFFX1)   0.0545   0.2190   0.5011 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[71] (net)     3  13.2571   0.0000   0.5011 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[71] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5011 f
  core/be/be_checker/scheduler/dispatch_pkt_o[223] (net)  13.2571           0.0000     0.5011 f
  core/be/be_checker/scheduler/dispatch_pkt_o[223] (bp_be_scheduler_03_0)   0.0000     0.5011 f
  core/be/be_checker/dispatch_pkt_o[223] (net)         13.2571              0.0000     0.5011 f
  core/be/be_checker/dispatch_pkt_o[223] (bp_be_checker_top_03_0)           0.0000     0.5011 f
  core/be/dispatch_pkt[219] (net)                      13.2571              0.0000     0.5011 f
  core/be/be_calculator/dispatch_pkt_i[223] (bp_be_calculator_top_03_0)     0.0000     0.5011 f
  core/be/be_calculator/dispatch_pkt_i[223] (net)      13.2571              0.0000     0.5011 f
  core/be/be_calculator/calc_stage_reg/data_i[13] (bsg_dff_width_p415_0)    0.0000     0.5011 f
  core/be/be_calculator/calc_stage_reg/data_i[13] (net)  13.2571            0.0000     0.5011 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/D (DFFX1)   0.0545   -0.0054 &   0.4957 f
  data arrival time                                                                    0.4957

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  clock reconvergence pessimism                                            -0.0076     0.2853
  core/be/be_calculator/calc_stage_reg/data_r_reg_13_/CLK (DFFX1)           0.0000     0.2853 r
  library hold time                                                         0.0119     0.2971
  data required time                                                                   0.2971
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2971
  data arrival time                                                                   -0.4957
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1986


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_222_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3329     0.3329
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)   0.1766   0.0000   0.3329 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/Q (DFFX1)   0.0493   0.2157     0.5487 f
  core/be/be_calculator/calc_stage_reg/data_o[139] (net)     3  10.9268     0.0000     0.5487 f
  core/be/be_calculator/calc_stage_reg/data_o[139] (bsg_dff_width_p415_0)   0.0000     0.5487 f
  core/be/be_calculator/commit_pkt_o[44] (net)         10.9268              0.0000     0.5487 f
  core/be/be_calculator/calc_stage_reg/data_i[222] (bsg_dff_width_p415_0)   0.0000     0.5487 f
  core/be/be_calculator/calc_stage_reg/data_i[222] (net)  10.9268           0.0000     0.5487 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/D (DFFX1)   0.0493  -0.0009 &   0.5478 f
  data arrival time                                                                    0.5478

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3421     0.3421
  clock reconvergence pessimism                                            -0.0065     0.3356
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/CLK (DFFX1)          0.0000     0.3356 r
  library hold time                                                         0.0133     0.3489
  data required time                                                                   0.3489
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3489
  data arrival time                                                                   -0.5478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1988


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_72_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_155_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3247     0.3247
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/CLK (DFFX1)   0.1678   0.0000    0.3247 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_72_/Q (DFFX1)   0.0339    0.1842     0.5089 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (net)     1   2.9308      0.0000     0.5089 r
  core/be/be_calculator/calc_stage_reg/data_o[72] (bsg_dff_width_p415_0)    0.0000     0.5089 r
  core/be/be_calculator/calc_stage_r_0__pc__28_ (net)   2.9308              0.0000     0.5089 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (bsg_dff_width_p415_0)   0.0000     0.5089 r
  core/be/be_calculator/calc_stage_reg/data_i[155] (net)   2.9308           0.0000     0.5089 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/D (DFFX1)   0.0339   0.0000 &   0.5090 r
  data arrival time                                                                    0.5090

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3421     0.3421
  clock reconvergence pessimism                                            -0.0065     0.3356
  core/be/be_calculator/calc_stage_reg/data_r_reg_155_/CLK (DFFX1)          0.0000     0.3356 r
  library hold time                                                        -0.0256     0.3101
  data required time                                                                   0.3101
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3101
  data arrival time                                                                   -0.5090
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_247_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2691     0.2691
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/CLK (DFFX1)   0.0692   0.0000   0.2691 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_247_/Q (DFFX1)   0.0705   0.2163     0.4854 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (net)     3  20.3653     0.0000     0.4854 f
  core/be/be_calculator/comp_stage_reg/data_o[247] (bsg_dff_width_p320_0)   0.0000     0.4854 f
  core/be/be_calculator/wb_pkt_o[55] (net)             20.3653              0.0000     0.4854 f
  core/be/be_calculator/wb_pkt_o[55] (bp_be_calculator_top_03_0)            0.0000     0.4854 f
  core/be/wb_pkt[55] (net)                             20.3653              0.0000     0.4854 f
  core/be/be_checker/wb_pkt_i[55] (bp_be_checker_top_03_0)                  0.0000     0.4854 f
  core/be/be_checker/wb_pkt_i[55] (net)                20.3653              0.0000     0.4854 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (bp_be_scheduler_03_0)          0.0000     0.4854 f
  core/be/be_checker/scheduler/wb_pkt_i[55] (net)      20.3653              0.0000     0.4854 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (bp_be_regfile_03_0)   0.0000   0.4854 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[55] (net)  20.3653     0.0000     0.4854 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[55] (bsg_dff_width_p68_0)   0.0000   0.4854 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[55] (net)  20.3653   0.0000   0.4854 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_55_/D (DFFX1)   0.0705  -0.0004 &   0.4850 f
  data arrival time                                                                    0.4850

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2941     0.2941
  clock reconvergence pessimism                                            -0.0084     0.2857
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_55_/CLK (DFFX1)   0.0000   0.2857 r
  library hold time                                                         0.0004     0.2861
  data required time                                                                   0.2861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2861
  data arrival time                                                                   -0.4850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1989


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_215_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_298_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/CLK (DFFX1)   0.1772   0.0000   0.3339 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/Q (DFFX1)   0.0480   0.2149     0.5489 f
  core/be/be_calculator/calc_stage_reg/data_o[215] (net)     4  10.3724     0.0000     0.5489 f
  core/be/be_calculator/calc_stage_reg/data_o[215] (bsg_dff_width_p415_0)   0.0000     0.5489 f
  core/be/be_calculator/commit_pkt_o[76] (net)         10.3724              0.0000     0.5489 f
  core/be/be_calculator/calc_stage_reg/data_i[298] (bsg_dff_width_p415_0)   0.0000     0.5489 f
  core/be/be_calculator/calc_stage_reg/data_i[298] (net)  10.3724           0.0000     0.5489 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_298_/D (DFFX1)   0.0480   0.0000 &   0.5489 f
  data arrival time                                                                    0.5489

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3427     0.3427
  clock reconvergence pessimism                                            -0.0065     0.3362
  core/be/be_calculator/calc_stage_reg/data_r_reg_298_/CLK (DFFX1)          0.0000     0.3362 r
  library hold time                                                         0.0137     0.3499
  data required time                                                                   0.3499
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3499
  data arrival time                                                                   -0.5489
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1990


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2704     0.2704
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/CLK (DFFX1)   0.0693   0.0000   0.2704 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_229_/Q (DFFX1)   0.0335   0.1907     0.4611 f
  core/be/be_calculator/comp_stage_reg/data_o[229] (net)     1   3.9268     0.0000     0.4611 f
  core/be/be_calculator/comp_stage_reg/data_o[229] (bsg_dff_width_p320_0)   0.0000     0.4611 f
  core/be/be_calculator/wb_pkt_o[37] (net)              3.9268              0.0000     0.4611 f
  core/be/be_calculator/wb_pkt_o[37] (bp_be_calculator_top_03_0)            0.0000     0.4611 f
  core/be/wb_pkt[37] (net)                              3.9268              0.0000     0.4611 f
  core/be/icc_place42/INP (NBUFFX8)                               0.0335    0.0000 &   0.4611 f
  core/be/icc_place42/Z (NBUFFX8)                                 0.0432    0.0731 @   0.5342 f
  core/be/n90 (net)                             5      35.6557              0.0000     0.5342 f
  core/be/be_checker/wb_pkt_i[37] (bp_be_checker_top_03_0)                  0.0000     0.5342 f
  core/be/be_checker/wb_pkt_i[37] (net)                35.6557              0.0000     0.5342 f
  core/be/be_checker/scheduler/wb_pkt_i[37] (bp_be_scheduler_03_0)          0.0000     0.5342 f
  core/be/be_checker/scheduler/wb_pkt_i[37] (net)      35.6557              0.0000     0.5342 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (bp_be_regfile_03_0)   0.0000   0.5342 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[37] (net)  35.6557     0.0000     0.5342 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[37] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5342 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[37] (net)  35.6557   0.0000     0.5342 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[37] (saed90_64x32_2P)   0.0432   0.0023 @   0.5365 f d 
  data arrival time                                                                    0.5365

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5365
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1992


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2690     0.2690
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0692   0.0000   0.2690 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0508   0.2036     0.4727 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     3  11.5771     0.0000     0.4727 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4727 f
  core/be/be_calculator/wb_pkt_o[62] (net)             11.5771              0.0000     0.4727 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_03_0)            0.0000     0.4727 f
  core/be/wb_pkt[62] (net)                             11.5771              0.0000     0.4727 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_03_0)                  0.0000     0.4727 f
  core/be/be_checker/wb_pkt_i[62] (net)                11.5771              0.0000     0.4727 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_03_0)          0.0000     0.4727 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      11.5771              0.0000     0.4727 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_03_0)   0.0000   0.4727 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  11.5771     0.0000     0.4727 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[62] (bsg_dff_width_p68_0)   0.0000   0.4727 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[62] (net)  11.5771   0.0000   0.4727 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_62_/D (DFFX1)   0.0508   0.0002 &   0.4729 f
  data arrival time                                                                    0.4729

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2795     0.2795
  clock reconvergence pessimism                                            -0.0084     0.2712
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_62_/CLK (DFFX1)   0.0000   0.2712 r
  library hold time                                                         0.0025     0.2737
  data required time                                                                   0.2737
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2737
  data arrival time                                                                   -0.4729
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1992


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_201_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2815     0.2815
  core/be/be_calculator/comp_stage_reg/data_r_reg_201_/CLK (DFFX1)   0.0821   0.0000   0.2815 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_201_/Q (DFFX1)   0.0451   0.1817     0.4632 r
  core/be/be_calculator/comp_stage_reg/data_o[201] (net)     1   6.9485     0.0000     0.4632 r
  core/be/be_calculator/comp_stage_reg/data_o[201] (bsg_dff_width_p320_0)   0.0000     0.4632 r
  core/be/be_calculator/wb_pkt_o[9] (net)               6.9485              0.0000     0.4632 r
  core/be/be_calculator/wb_pkt_o[9] (bp_be_calculator_top_03_0)             0.0000     0.4632 r
  core/be/wb_pkt[9] (net)                               6.9485              0.0000     0.4632 r
  core/be/icc_place60/INP (NBUFFX16)                              0.0451    0.0000 &   0.4632 r
  core/be/icc_place60/Z (NBUFFX16)                                0.0440    0.0759 @   0.5392 r
  core/be/n108 (net)                            5      42.1629              0.0000     0.5392 r
  core/be/be_checker/wb_pkt_i[9] (bp_be_checker_top_03_0)                   0.0000     0.5392 r
  core/be/be_checker/wb_pkt_i[9] (net)                 42.1629              0.0000     0.5392 r
  core/be/be_checker/scheduler/wb_pkt_i[9] (bp_be_scheduler_03_0)           0.0000     0.5392 r
  core/be/be_checker/scheduler/wb_pkt_i[9] (net)       42.1629              0.0000     0.5392 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[9] (bp_be_regfile_03_0)   0.0000   0.5392 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[9] (net)  42.1629      0.0000     0.5392 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[9] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5392 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[9] (net)  42.1629    0.0000     0.5392 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[9] (saed90_64x32_2P)   0.0321  -0.0025 @   0.5367 r d 
  data arrival time                                                                    0.5367

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5367
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1994


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2844     0.2844
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.0821   0.0000   0.2844 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0454   0.1818     0.4662 r
  core/be/be_calculator/comp_stage_reg/data_o[216] (net)     1   7.0464     0.0000     0.4662 r
  core/be/be_calculator/comp_stage_reg/data_o[216] (bsg_dff_width_p320_0)   0.0000     0.4662 r
  core/be/be_calculator/wb_pkt_o[24] (net)              7.0464              0.0000     0.4662 r
  core/be/be_calculator/wb_pkt_o[24] (bp_be_calculator_top_03_0)            0.0000     0.4662 r
  core/be/wb_pkt[24] (net)                              7.0464              0.0000     0.4662 r
  core/be/icc_place49/INP (NBUFFX16)                              0.0454    0.0000 &   0.4663 r
  core/be/icc_place49/Z (NBUFFX16)                                0.0458    0.0769 @   0.5432 r
  core/be/n97 (net)                             5      47.8903              0.0000     0.5432 r
  core/be/be_checker/wb_pkt_i[24] (bp_be_checker_top_03_0)                  0.0000     0.5432 r
  core/be/be_checker/wb_pkt_i[24] (net)                47.8903              0.0000     0.5432 r
  core/be/be_checker/scheduler/wb_pkt_i[24] (bp_be_scheduler_03_0)          0.0000     0.5432 r
  core/be/be_checker/scheduler/wb_pkt_i[24] (net)      47.8903              0.0000     0.5432 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (bp_be_regfile_03_0)   0.0000   0.5432 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[24] (net)  47.8903     0.0000     0.5432 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5432 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[24] (net)  47.8903   0.0000     0.5432 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[24] (saed90_64x32_2P)   0.0458  -0.0066 @   0.5367 r d 
  data arrival time                                                                    0.5367

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5367
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1994


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2743     0.2743
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_/CLK (DFFX1)   0.1564   0.0000   0.2743 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_13_/Q (DFFX1)   0.0481   0.2132   0.4875 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[13] (net)     2  10.3966   0.0000   0.4875 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[13] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4875 f
  core/be/be_checker/scheduler/dispatch_pkt_o[13] (net)  10.3966            0.0000     0.4875 f
  core/be/be_checker/scheduler/dispatch_pkt_o[13] (bp_be_scheduler_03_0)    0.0000     0.4875 f
  core/be/be_checker/dispatch_pkt_o[13] (net)          10.3966              0.0000     0.4875 f
  core/be/be_checker/dispatch_pkt_o[13] (bp_be_checker_top_03_0)            0.0000     0.4875 f
  core/be/dispatch_pkt[13] (net)                       10.3966              0.0000     0.4875 f
  core/be/be_calculator/dispatch_pkt_i[13] (bp_be_calculator_top_03_0)      0.0000     0.4875 f
  core/be/be_calculator/dispatch_pkt_i[13] (net)       10.3966              0.0000     0.4875 f
  core/be/be_calculator/reservation_reg/data_i[13] (bsg_dff_width_p295_0)   0.0000     0.4875 f
  core/be/be_calculator/reservation_reg/data_i[13] (net)  10.3966           0.0000     0.4875 f
  core/be/be_calculator/reservation_reg/data_r_reg_13_/D (DFFX1)   0.0481  -0.0007 &   0.4869 f
  data arrival time                                                                    0.4869

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2830     0.2830
  clock reconvergence pessimism                                            -0.0076     0.2754
  core/be/be_calculator/reservation_reg/data_r_reg_13_/CLK (DFFX1)          0.0000     0.2754 r
  library hold time                                                         0.0121     0.2875
  data required time                                                                   0.2875
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2875
  data arrival time                                                                   -0.4869
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1994


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2692     0.2692
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0692   0.0000   0.2692 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0615   0.2108     0.4799 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     3  16.3716     0.0000     0.4799 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4799 f
  core/be/be_calculator/wb_pkt_o[53] (net)             16.3716              0.0000     0.4799 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_03_0)            0.0000     0.4799 f
  core/be/wb_pkt[53] (net)                             16.3716              0.0000     0.4799 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_03_0)                  0.0000     0.4799 f
  core/be/be_checker/wb_pkt_i[53] (net)                16.3716              0.0000     0.4799 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_03_0)          0.0000     0.4799 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      16.3716              0.0000     0.4799 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_03_0)   0.0000   0.4799 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  16.3716     0.0000     0.4799 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[53] (bsg_dff_width_p68_0)   0.0000   0.4799 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[53] (net)  16.3716   0.0000   0.4799 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_53_/D (DFFX1)   0.0615  -0.0085 &   0.4714 f
  data arrival time                                                                    0.4714

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2795     0.2795
  clock reconvergence pessimism                                            -0.0084     0.2711
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_53_/CLK (DFFX1)   0.0000   0.2711 r
  library hold time                                                         0.0009     0.2720
  data required time                                                                   0.2720
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2720
  data arrival time                                                                   -0.4714
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1994


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2717     0.2717
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/CLK (DFFX1)   0.1564   0.0000   0.2717 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_29_/Q (DFFX1)   0.0493   0.2140   0.4857 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (net)     2  10.8932   0.0000   0.4857 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[29] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4857 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (net)  10.8932            0.0000     0.4857 f
  core/be/be_checker/scheduler/dispatch_pkt_o[29] (bp_be_scheduler_03_0)    0.0000     0.4857 f
  core/be/be_checker/dispatch_pkt_o[29] (net)          10.8932              0.0000     0.4857 f
  core/be/be_checker/dispatch_pkt_o[29] (bp_be_checker_top_03_0)            0.0000     0.4857 f
  core/be/dispatch_pkt[29] (net)                       10.8932              0.0000     0.4857 f
  core/be/be_calculator/dispatch_pkt_i[29] (bp_be_calculator_top_03_0)      0.0000     0.4857 f
  core/be/be_calculator/dispatch_pkt_i[29] (net)       10.8932              0.0000     0.4857 f
  core/be/be_calculator/reservation_reg/data_i[29] (bsg_dff_width_p295_0)   0.0000     0.4857 f
  core/be/be_calculator/reservation_reg/data_i[29] (net)  10.8932           0.0000     0.4857 f
  core/be/be_calculator/reservation_reg/data_r_reg_29_/D (DFFX1)   0.0493  -0.0011 &   0.4846 f
  data arrival time                                                                    0.4846

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2809     0.2809
  clock reconvergence pessimism                                            -0.0076     0.2733
  core/be/be_calculator/reservation_reg/data_r_reg_29_/CLK (DFFX1)          0.0000     0.2733 r
  library hold time                                                         0.0118     0.2851
  data required time                                                                   0.2851
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2851
  data arrival time                                                                   -0.4846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1994


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_223_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_306_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3247     0.3247
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/CLK (DFFX1)   0.1678   0.0000   0.3247 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_223_/Q (DFFX1)   0.0593   0.2218     0.5465 f
  core/be/be_calculator/calc_stage_reg/data_o[223] (net)     4  15.3828     0.0000     0.5465 f
  core/be/be_calculator/calc_stage_reg/data_o[223] (bsg_dff_width_p415_0)   0.0000     0.5465 f
  core/be/be_calculator/commit_pkt_o[84] (net)         15.3828              0.0000     0.5465 f
  core/be/be_calculator/calc_stage_reg/data_i[306] (bsg_dff_width_p415_0)   0.0000     0.5465 f
  core/be/be_calculator/calc_stage_reg/data_i[306] (net)  15.3828           0.0000     0.5465 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_306_/D (DFFX1)   0.0593   0.0002 &   0.5467 f
  data arrival time                                                                    0.5467

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3427     0.3427
  clock reconvergence pessimism                                            -0.0065     0.3362
  core/be/be_calculator/calc_stage_reg/data_r_reg_306_/CLK (DFFX1)          0.0000     0.3362 r
  library hold time                                                         0.0110     0.3473
  data required time                                                                   0.3473
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3473
  data arrival time                                                                   -0.5467
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1994


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_212_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_295_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3325     0.3325
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/CLK (DFFX1)   0.1766   0.0000   0.3325 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/Q (DFFX1)   0.0499   0.2162     0.5487 f
  core/be/be_calculator/calc_stage_reg/data_o[212] (net)     4  11.2158     0.0000     0.5487 f
  core/be/be_calculator/calc_stage_reg/data_o[212] (bsg_dff_width_p415_0)   0.0000     0.5487 f
  core/be/be_calculator/commit_pkt_o[73] (net)         11.2158              0.0000     0.5487 f
  core/be/be_calculator/calc_stage_reg/data_i[295] (bsg_dff_width_p415_0)   0.0000     0.5487 f
  core/be/be_calculator/calc_stage_reg/data_i[295] (net)  11.2158           0.0000     0.5487 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/D (DFFX1)   0.0499   0.0001 &   0.5488 f
  data arrival time                                                                    0.5488

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3425     0.3425
  clock reconvergence pessimism                                            -0.0065     0.3360
  core/be/be_calculator/calc_stage_reg/data_r_reg_295_/CLK (DFFX1)          0.0000     0.3360 r
  library hold time                                                         0.0132     0.3492
  data required time                                                                   0.3492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3492
  data arrival time                                                                   -0.5488
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1996


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3184     0.3184
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/CLK (DFFX1)   0.2518   0.0000   0.3184 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_80_/Q (DFFX1)   0.0500   0.2226   0.5410 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[80] (net)     3  11.2995   0.0000   0.5410 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[80] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5410 f
  core/be/be_checker/scheduler/dispatch_pkt_o[232] (net)  11.2995           0.0000     0.5410 f
  core/be/be_checker/scheduler/dispatch_pkt_o[232] (bp_be_scheduler_03_0)   0.0000     0.5410 f
  core/be/be_checker/dispatch_pkt_o[232] (net)         11.2995              0.0000     0.5410 f
  core/be/be_checker/dispatch_pkt_o[232] (bp_be_checker_top_03_0)           0.0000     0.5410 f
  core/be/dispatch_pkt[228] (net)                      11.2995              0.0000     0.5410 f
  core/be/be_calculator/dispatch_pkt_i[232] (bp_be_calculator_top_03_0)     0.0000     0.5410 f
  core/be/be_calculator/dispatch_pkt_i[232] (net)      11.2995              0.0000     0.5410 f
  core/be/be_calculator/calc_stage_reg/data_i[22] (bsg_dff_width_p415_0)    0.0000     0.5410 f
  core/be/be_calculator/calc_stage_reg/data_i[22] (net)  11.2995            0.0000     0.5410 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/D (DFFX1)   0.0500   -0.0006 &   0.5404 f
  data arrival time                                                                    0.5404

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3294     0.3294
  clock reconvergence pessimism                                            -0.0076     0.3218
  core/be/be_calculator/calc_stage_reg/data_r_reg_22_/CLK (DFFX1)           0.0000     0.3218 r
  library hold time                                                         0.0188     0.3407
  data required time                                                                   0.3407
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3407
  data arrival time                                                                   -0.5404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1997


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2731     0.2731
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0736   0.0000   0.2731 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0340   0.1918     0.4648 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   4.1617     0.0000     0.4648 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4648 f
  core/be/be_calculator/wb_pkt_o[48] (net)              4.1617              0.0000     0.4648 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_03_0)            0.0000     0.4648 f
  core/be/wb_pkt[48] (net)                              4.1617              0.0000     0.4648 f
  core/be/icc_place39/INP (NBUFFX8)                               0.0340    0.0000 &   0.4649 f
  core/be/icc_place39/Z (NBUFFX8)                                 0.0420    0.0724 @   0.5372 f
  core/be/n87 (net)                             5      32.8235              0.0000     0.5372 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_03_0)                  0.0000     0.5372 f
  core/be/be_checker/wb_pkt_i[48] (net)                32.8235              0.0000     0.5372 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_03_0)          0.0000     0.5372 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      32.8235              0.0000     0.5372 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_03_0)   0.0000   0.5372 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  32.8235     0.0000     0.5372 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5372 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  32.8235   0.0000     0.5372 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[48] (saed90_64x32_2P)   0.0305   0.0012 @   0.5384 f d 
  data arrival time                                                                    0.5384

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5384
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.1998


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_232_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_315_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2745     0.2745
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/CLK (DFFX1)   0.1613   0.0000   0.2745 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_232_/Q (DFFX1)   0.0487   0.2140     0.4885 f
  core/be/be_calculator/calc_stage_reg/data_o[232] (net)     4  10.6488     0.0000     0.4885 f
  core/be/be_calculator/calc_stage_reg/data_o[232] (bsg_dff_width_p415_0)   0.0000     0.4885 f
  core/be/be_calculator/commit_pkt_o[93] (net)         10.6488              0.0000     0.4885 f
  core/be/be_calculator/calc_stage_reg/data_i[315] (bsg_dff_width_p415_0)   0.0000     0.4885 f
  core/be/be_calculator/calc_stage_reg/data_i[315] (net)  10.6488           0.0000     0.4885 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/D (DFFX1)   0.0487   0.0001 &   0.4886 f
  data arrival time                                                                    0.4886

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2838     0.2838
  clock reconvergence pessimism                                            -0.0076     0.2762
  core/be/be_calculator/calc_stage_reg/data_r_reg_315_/CLK (DFFX1)          0.0000     0.2762 r
  library hold time                                                         0.0123     0.2886
  data required time                                                                   0.2886
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2886
  data arrival time                                                                   -0.4886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2001


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_210_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_293_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/CLK (DFFX1)   0.1772   0.0000   0.3339 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_210_/Q (DFFX1)   0.0493   0.2158     0.5498 f
  core/be/be_calculator/calc_stage_reg/data_o[210] (net)     4  10.9467     0.0000     0.5498 f
  core/be/be_calculator/calc_stage_reg/data_o[210] (bsg_dff_width_p415_0)   0.0000     0.5498 f
  core/be/be_calculator/commit_pkt_o[71] (net)         10.9467              0.0000     0.5498 f
  core/be/be_calculator/calc_stage_reg/data_i[293] (bsg_dff_width_p415_0)   0.0000     0.5498 f
  core/be/be_calculator/calc_stage_reg/data_i[293] (net)  10.9467           0.0000     0.5498 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_293_/D (DFFX1)   0.0493   0.0001 &   0.5499 f
  data arrival time                                                                    0.5499

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3428     0.3428
  clock reconvergence pessimism                                            -0.0065     0.3364
  core/be/be_calculator/calc_stage_reg/data_r_reg_293_/CLK (DFFX1)          0.0000     0.3364 r
  library hold time                                                         0.0134     0.3497
  data required time                                                                   0.3497
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3497
  data arrival time                                                                   -0.5499
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2002


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_221_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_304_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3342     0.3342
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/CLK (DFFX1)   0.1773   0.0000   0.3342 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_221_/Q (DFFX1)   0.0526   0.2180     0.5523 f
  core/be/be_calculator/calc_stage_reg/data_o[221] (net)     4  12.3780     0.0000     0.5523 f
  core/be/be_calculator/calc_stage_reg/data_o[221] (bsg_dff_width_p415_0)   0.0000     0.5523 f
  core/be/be_calculator/commit_pkt_o[82] (net)         12.3780              0.0000     0.5523 f
  core/be/be_calculator/calc_stage_reg/data_i[304] (bsg_dff_width_p415_0)   0.0000     0.5523 f
  core/be/be_calculator/calc_stage_reg/data_i[304] (net)  12.3780           0.0000     0.5523 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_304_/D (DFFX1)   0.0526  -0.0029 &   0.5494 f
  data arrival time                                                                    0.5494

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3431     0.3431
  clock reconvergence pessimism                                            -0.0065     0.3366
  core/be/be_calculator/calc_stage_reg/data_r_reg_304_/CLK (DFFX1)          0.0000     0.3366 r
  library hold time                                                         0.0126     0.3492
  data required time                                                                   0.3492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3492
  data arrival time                                                                   -0.5494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2002


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2731     0.2731
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.0736   0.0000   0.2731 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0340   0.1918     0.4648 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (net)     1   4.1617     0.0000     0.4648 f
  core/be/be_calculator/comp_stage_reg/data_o[240] (bsg_dff_width_p320_0)   0.0000     0.4648 f
  core/be/be_calculator/wb_pkt_o[48] (net)              4.1617              0.0000     0.4648 f
  core/be/be_calculator/wb_pkt_o[48] (bp_be_calculator_top_03_0)            0.0000     0.4648 f
  core/be/wb_pkt[48] (net)                              4.1617              0.0000     0.4648 f
  core/be/icc_place39/INP (NBUFFX8)                               0.0340    0.0000 &   0.4649 f
  core/be/icc_place39/Z (NBUFFX8)                                 0.0420    0.0724 @   0.5372 f
  core/be/n87 (net)                             5      32.8235              0.0000     0.5372 f
  core/be/be_checker/wb_pkt_i[48] (bp_be_checker_top_03_0)                  0.0000     0.5372 f
  core/be/be_checker/wb_pkt_i[48] (net)                32.8235              0.0000     0.5372 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (bp_be_scheduler_03_0)          0.0000     0.5372 f
  core/be/be_checker/scheduler/wb_pkt_i[48] (net)      32.8235              0.0000     0.5372 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (bp_be_regfile_03_0)   0.0000   0.5372 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[48] (net)  32.8235     0.0000     0.5372 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5372 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[48] (net)  32.8235   0.0000     0.5372 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[48] (saed90_64x32_2P)   0.0306   0.0004 @   0.5377 f d 
  data arrival time                                                                    0.5377

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_228_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_311_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2752     0.2752
  core/be/be_calculator/calc_stage_reg/data_r_reg_228_/CLK (DFFX1)   0.1608   0.0000   0.2752 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_228_/Q (DFFX1)   0.0492   0.2144     0.4896 f
  core/be/be_calculator/calc_stage_reg/data_o[228] (net)     4  10.8902     0.0000     0.4896 f
  core/be/be_calculator/calc_stage_reg/data_o[228] (bsg_dff_width_p415_0)   0.0000     0.4896 f
  core/be/be_calculator/commit_pkt_o[89] (net)         10.8902              0.0000     0.4896 f
  core/be/be_calculator/calc_stage_reg/data_i[311] (bsg_dff_width_p415_0)   0.0000     0.4896 f
  core/be/be_calculator/calc_stage_reg/data_i[311] (net)  10.8902           0.0000     0.4896 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_311_/D (DFFX1)   0.0492   0.0000 &   0.4896 f
  data arrival time                                                                    0.4896

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2847     0.2847
  clock reconvergence pessimism                                            -0.0076     0.2770
  core/be/be_calculator/calc_stage_reg/data_r_reg_311_/CLK (DFFX1)          0.0000     0.2770 r
  library hold time                                                         0.0122     0.2892
  data required time                                                                   0.2892
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2892
  data arrival time                                                                   -0.4896
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2004


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_313_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2747     0.2747
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.1611   0.0000   0.2747 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0494   0.2145     0.4891 f
  core/be/be_calculator/calc_stage_reg/data_o[230] (net)     4  10.9416     0.0000     0.4891 f
  core/be/be_calculator/calc_stage_reg/data_o[230] (bsg_dff_width_p415_0)   0.0000     0.4891 f
  core/be/be_calculator/commit_pkt_o[91] (net)         10.9416              0.0000     0.4891 f
  core/be/be_calculator/calc_stage_reg/data_i[313] (bsg_dff_width_p415_0)   0.0000     0.4891 f
  core/be/be_calculator/calc_stage_reg/data_i[313] (net)  10.9416           0.0000     0.4891 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/D (DFFX1)   0.0494   0.0000 &   0.4892 f
  data arrival time                                                                    0.4892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2840     0.2840
  clock reconvergence pessimism                                            -0.0076     0.2764
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/CLK (DFFX1)          0.0000     0.2764 r
  library hold time                                                         0.0122     0.2886
  data required time                                                                   0.2886
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2886
  data arrival time                                                                   -0.4892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2006


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2821     0.2821
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_/CLK (DFFX1)   0.1732   0.0000   0.2821 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_70_/Q (DFFX1)   0.0506   0.2164   0.4985 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[70] (net)     3  11.5127   0.0000   0.4985 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[70] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4985 f
  core/be/be_checker/scheduler/dispatch_pkt_o[222] (net)  11.5127           0.0000     0.4985 f
  core/be/be_checker/scheduler/dispatch_pkt_o[222] (bp_be_scheduler_03_0)   0.0000     0.4985 f
  core/be/be_checker/dispatch_pkt_o[222] (net)         11.5127              0.0000     0.4985 f
  core/be/be_checker/dispatch_pkt_o[222] (bp_be_checker_top_03_0)           0.0000     0.4985 f
  core/be/dispatch_pkt[218] (net)                      11.5127              0.0000     0.4985 f
  core/be/be_calculator/dispatch_pkt_i[222] (bp_be_calculator_top_03_0)     0.0000     0.4985 f
  core/be/be_calculator/dispatch_pkt_i[222] (net)      11.5127              0.0000     0.4985 f
  core/be/be_calculator/calc_stage_reg/data_i[12] (bsg_dff_width_p415_0)    0.0000     0.4985 f
  core/be/be_calculator/calc_stage_reg/data_i[12] (net)  11.5127            0.0000     0.4985 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/D (DFFX1)   0.0506    0.0002 &   0.4987 f
  data arrival time                                                                    0.4987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  clock reconvergence pessimism                                            -0.0076     0.2853
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)           0.0000     0.2853 r
  library hold time                                                         0.0128     0.2981
  data required time                                                                   0.2981
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2981
  data arrival time                                                                   -0.4987
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2006


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_310_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2746     0.2746
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/CLK (DFFX1)   0.1612   0.0000   0.2746 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_227_/Q (DFFX1)   0.0492   0.2143     0.4890 f
  core/be/be_calculator/calc_stage_reg/data_o[227] (net)     4  10.8508     0.0000     0.4890 f
  core/be/be_calculator/calc_stage_reg/data_o[227] (bsg_dff_width_p415_0)   0.0000     0.4890 f
  core/be/be_calculator/commit_pkt_o[88] (net)         10.8508              0.0000     0.4890 f
  core/be/be_calculator/calc_stage_reg/data_i[310] (bsg_dff_width_p415_0)   0.0000     0.4890 f
  core/be/be_calculator/calc_stage_reg/data_i[310] (net)  10.8508           0.0000     0.4890 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/D (DFFX1)   0.0492   0.0001 &   0.4891 f
  data arrival time                                                                    0.4891

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2837     0.2837
  clock reconvergence pessimism                                            -0.0076     0.2761
  core/be/be_calculator/calc_stage_reg/data_r_reg_310_/CLK (DFFX1)          0.0000     0.2761 r
  library hold time                                                         0.0122     0.2883
  data required time                                                                   0.2883
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2883
  data arrival time                                                                   -0.4891
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2008


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3187     0.3187
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/CLK (DFFX1)   0.2521   0.0000   0.3187 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_81_/Q (DFFX1)   0.0503   0.2229   0.5415 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (net)     3  11.4517   0.0000   0.5415 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[81] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5415 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (net)  11.4517           0.0000     0.5415 f
  core/be/be_checker/scheduler/dispatch_pkt_o[233] (bp_be_scheduler_03_0)   0.0000     0.5415 f
  core/be/be_checker/dispatch_pkt_o[233] (net)         11.4517              0.0000     0.5415 f
  core/be/be_checker/dispatch_pkt_o[233] (bp_be_checker_top_03_0)           0.0000     0.5415 f
  core/be/dispatch_pkt[229] (net)                      11.4517              0.0000     0.5415 f
  core/be/be_calculator/dispatch_pkt_i[233] (bp_be_calculator_top_03_0)     0.0000     0.5415 f
  core/be/be_calculator/dispatch_pkt_i[233] (net)      11.4517              0.0000     0.5415 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (bsg_dff_width_p415_0)    0.0000     0.5415 f
  core/be/be_calculator/calc_stage_reg/data_i[23] (net)  11.4517            0.0000     0.5415 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/D (DFFX1)   0.0503   -0.0015 &   0.5400 f
  data arrival time                                                                    0.5400

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3281     0.3281
  clock reconvergence pessimism                                            -0.0076     0.3205
  core/be/be_calculator/calc_stage_reg/data_r_reg_23_/CLK (DFFX1)           0.0000     0.3205 r
  library hold time                                                         0.0187     0.3392
  data required time                                                                   0.3392
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3392
  data arrival time                                                                   -0.5400
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2009


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_214_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3334     0.3334
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)   0.1772   0.0000   0.3334 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/Q (DFFX1)   0.0548   0.2196     0.5530 f
  core/be/be_calculator/calc_stage_reg/data_o[131] (net)     3  13.3817     0.0000     0.5530 f
  core/be/be_calculator/calc_stage_reg/data_o[131] (bsg_dff_width_p415_0)   0.0000     0.5530 f
  core/be/be_calculator/commit_pkt_o[36] (net)         13.3817              0.0000     0.5530 f
  core/be/be_calculator/calc_stage_reg/data_i[214] (bsg_dff_width_p415_0)   0.0000     0.5530 f
  core/be/be_calculator/calc_stage_reg/data_i[214] (net)  13.3817           0.0000     0.5530 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/D (DFFX1)   0.0548  -0.0036 &   0.5494 f
  data arrival time                                                                    0.5494

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3429     0.3429
  clock reconvergence pessimism                                            -0.0065     0.3364
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/CLK (DFFX1)          0.0000     0.3364 r
  library hold time                                                         0.0121     0.3485
  data required time                                                                   0.3485
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3485
  data arrival time                                                                   -0.5494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2009


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2821     0.2821
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__39_/CLK (DFFX1)   0.1718   0.0000   0.2821 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__39_/Q (DFFX1)   0.0458   0.2130   0.4951 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__39_ (net)     1   9.3830   0.0000   0.4951 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U95/IN1 (AND2X1)   0.0458   -0.0075 &   0.4876 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U95/Q (AND2X1)     0.0280    0.0539     0.5415 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n158 (net)     1   2.8676    0.0000     0.5415 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__39_/D (DFFX1)   0.0280   0.0000 &   0.5415 f
  data arrival time                                                                    0.5415

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3239     0.3239
  clock reconvergence pessimism                                            -0.0058     0.3181
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__39_/CLK (DFFX1)   0.0000   0.3181 r
  library hold time                                                         0.0225     0.3406
  data required time                                                                   0.3406
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3406
  data arrival time                                                                   -0.5415
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2009


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_217_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2843     0.2843
  core/be/be_calculator/comp_stage_reg/data_r_reg_217_/CLK (DFFX1)   0.0821   0.0000   0.2843 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_217_/Q (DFFX1)   0.0446   0.1813     0.4657 r
  core/be/be_calculator/comp_stage_reg/data_o[217] (net)     1   6.7673     0.0000     0.4657 r
  core/be/be_calculator/comp_stage_reg/data_o[217] (bsg_dff_width_p320_0)   0.0000     0.4657 r
  core/be/be_calculator/wb_pkt_o[25] (net)              6.7673              0.0000     0.4657 r
  core/be/be_calculator/wb_pkt_o[25] (bp_be_calculator_top_03_0)            0.0000     0.4657 r
  core/be/wb_pkt[25] (net)                              6.7673              0.0000     0.4657 r
  core/be/icc_place50/INP (NBUFFX16)                              0.0446    0.0000 &   0.4657 r
  core/be/icc_place50/Z (NBUFFX16)                                0.0452    0.0763 @   0.5420 r
  core/be/n98 (net)                             5      44.7359              0.0000     0.5420 r
  core/be/be_checker/wb_pkt_i[25] (bp_be_checker_top_03_0)                  0.0000     0.5420 r
  core/be/be_checker/wb_pkt_i[25] (net)                44.7359              0.0000     0.5420 r
  core/be/be_checker/scheduler/wb_pkt_i[25] (bp_be_scheduler_03_0)          0.0000     0.5420 r
  core/be/be_checker/scheduler/wb_pkt_i[25] (net)      44.7359              0.0000     0.5420 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[25] (bp_be_regfile_03_0)   0.0000   0.5420 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[25] (net)  44.7359     0.0000     0.5420 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[25] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5420 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[25] (net)  44.7359   0.0000     0.5420 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[25] (saed90_64x32_2P)   0.0452  -0.0024 @   0.5396 r d 
  data arrival time                                                                    0.5396

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5396
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2010


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2724     0.2724
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/CLK (DFFX1)   0.1564   0.0000   0.2724 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_30_/Q (DFFX1)   0.0520   0.2159   0.4883 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (net)     2  12.0949   0.0000   0.4883 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[30] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4883 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (net)  12.0949            0.0000     0.4883 f
  core/be/be_checker/scheduler/dispatch_pkt_o[30] (bp_be_scheduler_03_0)    0.0000     0.4883 f
  core/be/be_checker/dispatch_pkt_o[30] (net)          12.0949              0.0000     0.4883 f
  core/be/be_checker/dispatch_pkt_o[30] (bp_be_checker_top_03_0)            0.0000     0.4883 f
  core/be/dispatch_pkt[30] (net)                       12.0949              0.0000     0.4883 f
  core/be/be_calculator/dispatch_pkt_i[30] (bp_be_calculator_top_03_0)      0.0000     0.4883 f
  core/be/be_calculator/dispatch_pkt_i[30] (net)       12.0949              0.0000     0.4883 f
  core/be/be_calculator/reservation_reg/data_i[30] (bsg_dff_width_p295_0)   0.0000     0.4883 f
  core/be/be_calculator/reservation_reg/data_i[30] (net)  12.0949           0.0000     0.4883 f
  core/be/be_calculator/reservation_reg/data_r_reg_30_/D (DFFX1)   0.0520  -0.0029 &   0.4853 f
  data arrival time                                                                    0.4853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2805     0.2805
  clock reconvergence pessimism                                            -0.0076     0.2729
  core/be/be_calculator/reservation_reg/data_r_reg_30_/CLK (DFFX1)          0.0000     0.2729 r
  library hold time                                                         0.0112     0.2841
  data required time                                                                   0.2841
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2841
  data arrival time                                                                   -0.4853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2012


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_217_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_300_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  core/be/be_calculator/calc_stage_reg/data_r_reg_217_/CLK (DFFX1)   0.1772   0.0000   0.3339 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_217_/Q (DFFX1)   0.0505   0.2166     0.5505 f
  core/be/be_calculator/calc_stage_reg/data_o[217] (net)     4  11.4782     0.0000     0.5505 f
  core/be/be_calculator/calc_stage_reg/data_o[217] (bsg_dff_width_p415_0)   0.0000     0.5505 f
  core/be/be_calculator/commit_pkt_o[78] (net)         11.4782              0.0000     0.5505 f
  core/be/be_calculator/calc_stage_reg/data_i[300] (bsg_dff_width_p415_0)   0.0000     0.5505 f
  core/be/be_calculator/calc_stage_reg/data_i[300] (net)  11.4782           0.0000     0.5505 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_300_/D (DFFX1)   0.0505   0.0001 &   0.5506 f
  data arrival time                                                                    0.5506

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  clock reconvergence pessimism                                            -0.0065     0.3361
  core/be/be_calculator/calc_stage_reg/data_r_reg_300_/CLK (DFFX1)          0.0000     0.3361 r
  library hold time                                                         0.0131     0.3492
  data required time                                                                   0.3492
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3492
  data arrival time                                                                   -0.5506
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2014


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0587   0.2091     0.4790 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     3  15.1361     0.0000     0.4790 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4790 f
  core/be/be_calculator/wb_pkt_o[61] (net)             15.1361              0.0000     0.4790 f
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_03_0)            0.0000     0.4790 f
  core/be/wb_pkt[61] (net)                             15.1361              0.0000     0.4790 f
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_03_0)                  0.0000     0.4790 f
  core/be/be_checker/wb_pkt_i[61] (net)                15.1361              0.0000     0.4790 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_03_0)          0.0000     0.4790 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      15.1361              0.0000     0.4790 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_03_0)   0.0000   0.4790 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  15.1361     0.0000     0.4790 f
  core/be/be_checker/scheduler/int_regfile/U209/INP (NBUFFX8)     0.0587   -0.0057 &   0.4733 f
  core/be/be_checker/scheduler/int_regfile/U209/Z (NBUFFX8)       0.0357    0.0753 @   0.5486 f
  core/be/be_checker/scheduler/int_regfile/n96 (net)     2  19.1350         0.0000     0.5486 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5486 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  19.1350   0.0000     0.5486 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[61] (saed90_64x32_2P)   0.0258  -0.0085 @   0.5401 f d 
  data arrival time                                                                    0.5401

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5401
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2015


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2690     0.2690
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0692   0.0000   0.2690 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0508   0.2036     0.4727 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     3  11.5771     0.0000     0.4727 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4727 f
  core/be/be_calculator/wb_pkt_o[62] (net)             11.5771              0.0000     0.4727 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_03_0)            0.0000     0.4727 f
  core/be/wb_pkt[62] (net)                             11.5771              0.0000     0.4727 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_03_0)                  0.0000     0.4727 f
  core/be/be_checker/wb_pkt_i[62] (net)                11.5771              0.0000     0.4727 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_03_0)          0.0000     0.4727 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      11.5771              0.0000     0.4727 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_03_0)   0.0000   0.4727 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  11.5771     0.0000     0.4727 f
  core/be/be_checker/scheduler/int_regfile/U214/INP (NBUFFX8)     0.0508    0.0003 &   0.4729 f
  core/be/be_checker/scheduler/int_regfile/U214/Z (NBUFFX8)       0.0376    0.0741 @   0.5470 f
  core/be/be_checker/scheduler/int_regfile/n101 (net)     2  22.6988        0.0000     0.5470 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5470 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  22.6988   0.0000     0.5470 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[62] (saed90_64x32_2P)   0.0272  -0.0070 @   0.5401 f d 
  data arrival time                                                                    0.5401

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5401
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2015


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_224_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3333     0.3333
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)   0.1767   0.0000   0.3333 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/Q (DFFX1)   0.0554   0.2199     0.5533 f
  core/be/be_calculator/calc_stage_reg/data_o[141] (net)     3  13.6393     0.0000     0.5533 f
  core/be/be_calculator/calc_stage_reg/data_o[141] (bsg_dff_width_p415_0)   0.0000     0.5533 f
  core/be/be_calculator/commit_pkt_o[46] (net)         13.6393              0.0000     0.5533 f
  core/be/be_calculator/calc_stage_reg/data_i[224] (bsg_dff_width_p415_0)   0.0000     0.5533 f
  core/be/be_calculator/calc_stage_reg/data_i[224] (net)  13.6393           0.0000     0.5533 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_224_/D (DFFX1)   0.0554  -0.0035 &   0.5498 f
  data arrival time                                                                    0.5498

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3425     0.3425
  clock reconvergence pessimism                                            -0.0065     0.3360
  core/be/be_calculator/calc_stage_reg/data_r_reg_224_/CLK (DFFX1)          0.0000     0.3360 r
  library hold time                                                         0.0119     0.3480
  data required time                                                                   0.3480
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3480
  data arrival time                                                                   -0.5498
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2018


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_248_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_331_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2738     0.2738
  core/be/be_calculator/calc_stage_reg/data_r_reg_248_/CLK (DFFX1)   0.1608   0.0000   0.2738 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_248_/Q (DFFX1)   0.0508   0.2154     0.4892 f
  core/be/be_calculator/calc_stage_reg/data_o[248] (net)     4  11.5881     0.0000     0.4892 f
  core/be/be_calculator/calc_stage_reg/data_o[248] (bsg_dff_width_p415_0)   0.0000     0.4892 f
  core/be/be_calculator/commit_pkt_o[109] (net)        11.5881              0.0000     0.4892 f
  core/be/be_calculator/calc_stage_reg/data_i[331] (bsg_dff_width_p415_0)   0.0000     0.4892 f
  core/be/be_calculator/calc_stage_reg/data_i[331] (net)  11.5881           0.0000     0.4892 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_331_/D (DFFX1)   0.0508   0.0001 &   0.4893 f
  data arrival time                                                                    0.4893

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  clock reconvergence pessimism                                            -0.0076     0.2757
  core/be/be_calculator/calc_stage_reg/data_r_reg_331_/CLK (DFFX1)          0.0000     0.2757 r
  library hold time                                                         0.0118     0.2874
  data required time                                                                   0.2874
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2874
  data arrival time                                                                   -0.4893
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2019


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_222_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_305_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3334     0.3334
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/CLK (DFFX1)   0.1767   0.0000   0.3334 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/Q (DFFX1)   0.0517   0.2174     0.5508 f
  core/be/be_calculator/calc_stage_reg/data_o[222] (net)     4  12.0103     0.0000     0.5508 f
  core/be/be_calculator/calc_stage_reg/data_o[222] (bsg_dff_width_p415_0)   0.0000     0.5508 f
  core/be/be_calculator/commit_pkt_o[83] (net)         12.0103              0.0000     0.5508 f
  core/be/be_calculator/calc_stage_reg/data_i[305] (bsg_dff_width_p415_0)   0.0000     0.5508 f
  core/be/be_calculator/calc_stage_reg/data_i[305] (net)  12.0103           0.0000     0.5508 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_305_/D (DFFX1)   0.0517   0.0002 &   0.5509 f
  data arrival time                                                                    0.5509

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3427     0.3427
  clock reconvergence pessimism                                            -0.0065     0.3362
  core/be/be_calculator/calc_stage_reg/data_r_reg_305_/CLK (DFFX1)          0.0000     0.3362 r
  library hold time                                                         0.0128     0.3490
  data required time                                                                   0.3490
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3490
  data arrival time                                                                   -0.5509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2019


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_229_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_312_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2752     0.2752
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/CLK (DFFX1)   0.1608   0.0000   0.2752 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_229_/Q (DFFX1)   0.0509   0.2155     0.4907 f
  core/be/be_calculator/calc_stage_reg/data_o[229] (net)     4  11.6463     0.0000     0.4907 f
  core/be/be_calculator/calc_stage_reg/data_o[229] (bsg_dff_width_p415_0)   0.0000     0.4907 f
  core/be/be_calculator/commit_pkt_o[90] (net)         11.6463              0.0000     0.4907 f
  core/be/be_calculator/calc_stage_reg/data_i[312] (bsg_dff_width_p415_0)   0.0000     0.4907 f
  core/be/be_calculator/calc_stage_reg/data_i[312] (net)  11.6463           0.0000     0.4907 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_312_/D (DFFX1)   0.0509   0.0001 &   0.4908 f
  data arrival time                                                                    0.4908

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2845     0.2845
  clock reconvergence pessimism                                            -0.0076     0.2769
  core/be/be_calculator/calc_stage_reg/data_r_reg_312_/CLK (DFFX1)          0.0000     0.2769 r
  library hold time                                                         0.0118     0.2887
  data required time                                                                   0.2887
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2887
  data arrival time                                                                   -0.4908
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2021


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2750     0.2750
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/CLK (DFFX1)   0.1564   0.0000   0.2750 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_4_/Q (DFFX1)   0.0519   0.2158   0.4908 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (net)     2  12.0562   0.0000   0.4908 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[4] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4908 f
  core/be/be_checker/scheduler/dispatch_pkt_o[4] (net)  12.0562             0.0000     0.4908 f
  core/be/be_checker/scheduler/dispatch_pkt_o[4] (bp_be_scheduler_03_0)     0.0000     0.4908 f
  core/be/be_checker/dispatch_pkt_o[4] (net)           12.0562              0.0000     0.4908 f
  core/be/be_checker/dispatch_pkt_o[4] (bp_be_checker_top_03_0)             0.0000     0.4908 f
  core/be/dispatch_pkt[4] (net)                        12.0562              0.0000     0.4908 f
  core/be/be_calculator/dispatch_pkt_i[4] (bp_be_calculator_top_03_0)       0.0000     0.4908 f
  core/be/be_calculator/dispatch_pkt_i[4] (net)        12.0562              0.0000     0.4908 f
  core/be/be_calculator/reservation_reg/data_i[4] (bsg_dff_width_p295_0)    0.0000     0.4908 f
  core/be/be_calculator/reservation_reg/data_i[4] (net)  12.0562            0.0000     0.4908 f
  core/be/be_calculator/reservation_reg/data_r_reg_4_/D (DFFX1)   0.0519   -0.0015 &   0.4893 f
  data arrival time                                                                    0.4893

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2834     0.2834
  clock reconvergence pessimism                                            -0.0076     0.2758
  core/be/be_calculator/reservation_reg/data_r_reg_4_/CLK (DFFX1)           0.0000     0.2758 r
  library hold time                                                         0.0112     0.2870
  data required time                                                                   0.2870
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2870
  data arrival time                                                                   -0.4893
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2023


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2691     0.2691
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0692   0.0000   0.2691 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0561   0.2073     0.4763 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     3  13.9559     0.0000     0.4763 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4763 f
  core/be/be_calculator/wb_pkt_o[51] (net)             13.9559              0.0000     0.4763 f
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_03_0)            0.0000     0.4763 f
  core/be/wb_pkt[51] (net)                             13.9559              0.0000     0.4763 f
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_03_0)                  0.0000     0.4763 f
  core/be/be_checker/wb_pkt_i[51] (net)                13.9559              0.0000     0.4763 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_03_0)          0.0000     0.4763 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      13.9559              0.0000     0.4763 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_03_0)   0.0000   0.4763 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  13.9559     0.0000     0.4763 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[51] (bsg_dff_width_p68_0)   0.0000   0.4763 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[51] (net)  13.9559   0.0000   0.4763 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_51_/D (DFFX1)   0.0561  -0.0012 &   0.4751 f
  data arrival time                                                                    0.4751

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2795     0.2795
  clock reconvergence pessimism                                            -0.0084     0.2712
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_51_/CLK (DFFX1)   0.0000   0.2712 r
  library hold time                                                         0.0017     0.2729
  data required time                                                                   0.2729
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2729
  data arrival time                                                                   -0.4751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2023


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_214_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_297_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3341     0.3341
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/CLK (DFFX1)   0.1772   0.0000   0.3341 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_214_/Q (DFFX1)   0.0516   0.2174     0.5515 f
  core/be/be_calculator/calc_stage_reg/data_o[214] (net)     4  11.9567     0.0000     0.5515 f
  core/be/be_calculator/calc_stage_reg/data_o[214] (bsg_dff_width_p415_0)   0.0000     0.5515 f
  core/be/be_calculator/commit_pkt_o[75] (net)         11.9567              0.0000     0.5515 f
  core/be/be_calculator/calc_stage_reg/data_i[297] (bsg_dff_width_p415_0)   0.0000     0.5515 f
  core/be/be_calculator/calc_stage_reg/data_i[297] (net)  11.9567           0.0000     0.5515 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/D (DFFX1)   0.0516   0.0001 &   0.5516 f
  data arrival time                                                                    0.5516

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3429     0.3429
  clock reconvergence pessimism                                            -0.0065     0.3365
  core/be/be_calculator/calc_stage_reg/data_r_reg_297_/CLK (DFFX1)          0.0000     0.3365 r
  library hold time                                                         0.0128     0.3493
  data required time                                                                   0.3493
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3493
  data arrival time                                                                   -0.5516
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2023


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_254_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2690     0.2690
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/CLK (DFFX1)   0.0692   0.0000   0.2690 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_254_/Q (DFFX1)   0.0508   0.2036     0.4727 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (net)     3  11.5771     0.0000     0.4727 f
  core/be/be_calculator/comp_stage_reg/data_o[254] (bsg_dff_width_p320_0)   0.0000     0.4727 f
  core/be/be_calculator/wb_pkt_o[62] (net)             11.5771              0.0000     0.4727 f
  core/be/be_calculator/wb_pkt_o[62] (bp_be_calculator_top_03_0)            0.0000     0.4727 f
  core/be/wb_pkt[62] (net)                             11.5771              0.0000     0.4727 f
  core/be/be_checker/wb_pkt_i[62] (bp_be_checker_top_03_0)                  0.0000     0.4727 f
  core/be/be_checker/wb_pkt_i[62] (net)                11.5771              0.0000     0.4727 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (bp_be_scheduler_03_0)          0.0000     0.4727 f
  core/be/be_checker/scheduler/wb_pkt_i[62] (net)      11.5771              0.0000     0.4727 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (bp_be_regfile_03_0)   0.0000   0.4727 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[62] (net)  11.5771     0.0000     0.4727 f
  core/be/be_checker/scheduler/int_regfile/U214/INP (NBUFFX8)     0.0508    0.0003 &   0.4729 f
  core/be/be_checker/scheduler/int_regfile/U214/Z (NBUFFX8)       0.0376    0.0741 @   0.5470 f
  core/be/be_checker/scheduler/int_regfile/n101 (net)     2  22.6988        0.0000     0.5470 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5470 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[62] (net)  22.6988   0.0000     0.5470 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[62] (saed90_64x32_2P)   0.0272  -0.0074 @   0.5397 f d 
  data arrival time                                                                    0.5397

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5397
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2024


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0587   0.2091     0.4790 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     3  15.1361     0.0000     0.4790 f
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4790 f
  core/be/be_calculator/wb_pkt_o[61] (net)             15.1361              0.0000     0.4790 f
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_03_0)            0.0000     0.4790 f
  core/be/wb_pkt[61] (net)                             15.1361              0.0000     0.4790 f
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_03_0)                  0.0000     0.4790 f
  core/be/be_checker/wb_pkt_i[61] (net)                15.1361              0.0000     0.4790 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_03_0)          0.0000     0.4790 f
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      15.1361              0.0000     0.4790 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_03_0)   0.0000   0.4790 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  15.1361     0.0000     0.4790 f
  core/be/be_checker/scheduler/int_regfile/U209/INP (NBUFFX8)     0.0587   -0.0057 &   0.4733 f
  core/be/be_checker/scheduler/int_regfile/U209/Z (NBUFFX8)       0.0357    0.0753 @   0.5486 f
  core/be/be_checker/scheduler/int_regfile/n96 (net)     2  19.1350         0.0000     0.5486 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5486 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[61] (net)  19.1350   0.0000     0.5486 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[61] (saed90_64x32_2P)   0.0257  -0.0089 @   0.5397 f d 
  data arrival time                                                                    0.5397

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5397
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2024


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_209_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_292_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3181     0.3181
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/CLK (DFFX1)   0.2519   0.0000   0.3181 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_209_/Q (DFFX1)   0.0567   0.2271     0.5452 f
  core/be/be_calculator/calc_stage_reg/data_o[209] (net)     3  14.2505     0.0000     0.5452 f
  core/be/be_calculator/calc_stage_reg/data_o[209] (bsg_dff_width_p415_0)   0.0000     0.5452 f
  core/be/be_calculator/commit_pkt_o[31] (net)         14.2505              0.0000     0.5452 f
  core/be/be_calculator/calc_stage_reg/data_i[292] (bsg_dff_width_p415_0)   0.0000     0.5452 f
  core/be/be_calculator/calc_stage_reg/data_i[292] (net)  14.2505           0.0000     0.5452 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_292_/D (DFFX1)   0.0567  -0.0035 &   0.5417 f
  data arrival time                                                                    0.5417

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3291     0.3291
  clock reconvergence pessimism                                            -0.0076     0.3215
  core/be/be_calculator/calc_stage_reg/data_r_reg_292_/CLK (DFFX1)          0.0000     0.3215 r
  library hold time                                                         0.0174     0.3389
  data required time                                                                   0.3389
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3389
  data arrival time                                                                   -0.5417
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2028


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_216_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_299_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3335     0.3335
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/CLK (DFFX1)   0.1771   0.0000   0.3335 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/Q (DFFX1)   0.0524   0.2179     0.5514 f
  core/be/be_calculator/calc_stage_reg/data_o[216] (net)     4  12.2933     0.0000     0.5514 f
  core/be/be_calculator/calc_stage_reg/data_o[216] (bsg_dff_width_p415_0)   0.0000     0.5514 f
  core/be/be_calculator/commit_pkt_o[77] (net)         12.2933              0.0000     0.5514 f
  core/be/be_calculator/calc_stage_reg/data_i[299] (bsg_dff_width_p415_0)   0.0000     0.5514 f
  core/be/be_calculator/calc_stage_reg/data_i[299] (net)  12.2933           0.0000     0.5514 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/D (DFFX1)   0.0524   0.0001 &   0.5515 f
  data arrival time                                                                    0.5515

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  clock reconvergence pessimism                                            -0.0065     0.3359
  core/be/be_calculator/calc_stage_reg/data_r_reg_299_/CLK (DFFX1)          0.0000     0.3359 r
  library hold time                                                         0.0127     0.3486
  data required time                                                                   0.3486
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3486
  data arrival time                                                                   -0.5515
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2029


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_224_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_307_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3338     0.3338
  core/be/be_calculator/calc_stage_reg/data_r_reg_224_/CLK (DFFX1)   0.1770   0.0000   0.3338 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_224_/Q (DFFX1)   0.0585   0.2220     0.5558 f
  core/be/be_calculator/calc_stage_reg/data_o[224] (net)     4  14.9973     0.0000     0.5558 f
  core/be/be_calculator/calc_stage_reg/data_o[224] (bsg_dff_width_p415_0)   0.0000     0.5558 f
  core/be/be_calculator/commit_pkt_o[85] (net)         14.9973              0.0000     0.5558 f
  core/be/be_calculator/calc_stage_reg/data_i[307] (bsg_dff_width_p415_0)   0.0000     0.5558 f
  core/be/be_calculator/calc_stage_reg/data_i[307] (net)  14.9973           0.0000     0.5558 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_307_/D (DFFX1)   0.0585  -0.0056 &   0.5502 f
  data arrival time                                                                    0.5502

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3425     0.3425
  clock reconvergence pessimism                                            -0.0065     0.3360
  core/be/be_calculator/calc_stage_reg/data_r_reg_307_/CLK (DFFX1)          0.0000     0.3360 r
  library hold time                                                         0.0112     0.3472
  data required time                                                                   0.3472
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3472
  data arrival time                                                                   -0.5502
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2030


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_217_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2843     0.2843
  core/be/be_calculator/comp_stage_reg/data_r_reg_217_/CLK (DFFX1)   0.0821   0.0000   0.2843 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_217_/Q (DFFX1)   0.0446   0.1813     0.4657 r
  core/be/be_calculator/comp_stage_reg/data_o[217] (net)     1   6.7673     0.0000     0.4657 r
  core/be/be_calculator/comp_stage_reg/data_o[217] (bsg_dff_width_p320_0)   0.0000     0.4657 r
  core/be/be_calculator/wb_pkt_o[25] (net)              6.7673              0.0000     0.4657 r
  core/be/be_calculator/wb_pkt_o[25] (bp_be_calculator_top_03_0)            0.0000     0.4657 r
  core/be/wb_pkt[25] (net)                              6.7673              0.0000     0.4657 r
  core/be/icc_place50/INP (NBUFFX16)                              0.0446    0.0000 &   0.4657 r
  core/be/icc_place50/Z (NBUFFX16)                                0.0452    0.0763 @   0.5420 r
  core/be/n98 (net)                             5      44.7359              0.0000     0.5420 r
  core/be/be_checker/wb_pkt_i[25] (bp_be_checker_top_03_0)                  0.0000     0.5420 r
  core/be/be_checker/wb_pkt_i[25] (net)                44.7359              0.0000     0.5420 r
  core/be/be_checker/scheduler/wb_pkt_i[25] (bp_be_scheduler_03_0)          0.0000     0.5420 r
  core/be/be_checker/scheduler/wb_pkt_i[25] (net)      44.7359              0.0000     0.5420 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[25] (bp_be_regfile_03_0)   0.0000   0.5420 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[25] (net)  44.7359     0.0000     0.5420 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[25] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5420 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[25] (net)  44.7359   0.0000     0.5420 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[25] (saed90_64x32_2P)   0.0452  -0.0016 @   0.5404 r d 
  data arrival time                                                                    0.5404

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2031


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_202_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_285_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3187     0.3187
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/CLK (DFFX1)   0.2525   0.0000   0.3187 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_202_/Q (DFFX1)   0.0553   0.2263     0.5450 f
  core/be/be_calculator/calc_stage_reg/data_o[202] (net)     3  13.6526     0.0000     0.5450 f
  core/be/be_calculator/calc_stage_reg/data_o[202] (bsg_dff_width_p415_0)   0.0000     0.5450 f
  core/be/be_calculator/commit_pkt_o[24] (net)         13.6526              0.0000     0.5450 f
  core/be/be_calculator/calc_stage_reg/data_i[285] (bsg_dff_width_p415_0)   0.0000     0.5450 f
  core/be/be_calculator/calc_stage_reg/data_i[285] (net)  13.6526           0.0000     0.5450 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/D (DFFX1)   0.0553  -0.0022 &   0.5428 f
  data arrival time                                                                    0.5428

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3291     0.3291
  clock reconvergence pessimism                                            -0.0076     0.3215
  core/be/be_calculator/calc_stage_reg/data_r_reg_285_/CLK (DFFX1)          0.0000     0.3215 r
  library hold time                                                         0.0177     0.3392
  data required time                                                                   0.3392
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3392
  data arrival time                                                                   -0.5428
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2036


  Startpoint: clint/resp_buffer/head_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: clint/resp_buffer/head_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3060     0.3060
  clint/resp_buffer/head_r_reg/CLK (DFFX1)                        0.1298    0.0000     0.3060 r
  clint/resp_buffer/head_r_reg/QN (DFFX1)                         0.0459    0.1397     0.4457 f
  clint/resp_buffer/n10 (net)                   1       2.5053              0.0000     0.4457 f
  clint/resp_buffer/U11/IN4 (OA221X1)                             0.0459    0.0000 &   0.4457 f
  clint/resp_buffer/U11/Q (OA221X1)                               0.0366    0.0797     0.5254 f
  clint/resp_buffer/n14 (net)                   1       2.9667              0.0000     0.5254 f
  clint/resp_buffer/head_r_reg/D (DFFX1)                          0.0366    0.0000 &   0.5254 f
  data arrival time                                                                    0.5254

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3142     0.3142
  clock reconvergence pessimism                                            -0.0054     0.3088
  clint/resp_buffer/head_r_reg/CLK (DFFX1)                                  0.0000     0.3088 r
  library hold time                                                         0.0130     0.3218
  data required time                                                                   0.3218
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3218
  data arrival time                                                                   -0.5254
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2037


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_237_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_320_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3126     0.3126
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/CLK (DFFX1)   0.2406   0.0000   0.3126 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_237_/Q (DFFX1)   0.0540   0.2243     0.5369 f
  core/be/be_calculator/calc_stage_reg/data_o[237] (net)     4  13.0552     0.0000     0.5369 f
  core/be/be_calculator/calc_stage_reg/data_o[237] (bsg_dff_width_p415_0)   0.0000     0.5369 f
  core/be/be_calculator/commit_pkt_o[98] (net)         13.0552              0.0000     0.5369 f
  core/be/be_calculator/calc_stage_reg/data_i[320] (bsg_dff_width_p415_0)   0.0000     0.5369 f
  core/be/be_calculator/calc_stage_reg/data_i[320] (net)  13.0552           0.0000     0.5369 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_320_/D (DFFX1)   0.0540  -0.0007 &   0.5362 f
  data arrival time                                                                    0.5362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3229     0.3229
  clock reconvergence pessimism                                            -0.0076     0.3153
  core/be/be_calculator/calc_stage_reg/data_r_reg_320_/CLK (DFFX1)          0.0000     0.3153 r
  library hold time                                                         0.0171     0.3324
  data required time                                                                   0.3324
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3324
  data arrival time                                                                   -0.5362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2038


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2692     0.2692
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0692   0.0000   0.2692 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0615   0.2108     0.4799 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     3  16.3716     0.0000     0.4799 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4799 f
  core/be/be_calculator/wb_pkt_o[53] (net)             16.3716              0.0000     0.4799 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_03_0)            0.0000     0.4799 f
  core/be/wb_pkt[53] (net)                             16.3716              0.0000     0.4799 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_03_0)                  0.0000     0.4799 f
  core/be/be_checker/wb_pkt_i[53] (net)                16.3716              0.0000     0.4799 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_03_0)          0.0000     0.4799 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      16.3716              0.0000     0.4799 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_03_0)   0.0000   0.4799 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  16.3716     0.0000     0.4799 f
  core/be/be_checker/scheduler/int_regfile/U208/INP (NBUFFX8)     0.0615   -0.0085 &   0.4714 f
  core/be/be_checker/scheduler/int_regfile/U208/Z (NBUFFX8)       0.0366    0.0765 @   0.5479 f
  core/be/be_checker/scheduler/int_regfile/n95 (net)     2  20.9646         0.0000     0.5479 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5479 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  20.9646   0.0000     0.5479 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[53] (saed90_64x32_2P)   0.0265  -0.0050 @   0.5429 f d 
  data arrival time                                                                    0.5429

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5429
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2043


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_220_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_303_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3343     0.3343
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/CLK (DFFX1)   0.1774   0.0000   0.3343 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_220_/Q (DFFX1)   0.0538   0.2189     0.5532 f
  core/be/be_calculator/calc_stage_reg/data_o[220] (net)     4  12.9230     0.0000     0.5532 f
  core/be/be_calculator/calc_stage_reg/data_o[220] (bsg_dff_width_p415_0)   0.0000     0.5532 f
  core/be/be_calculator/commit_pkt_o[81] (net)         12.9230              0.0000     0.5532 f
  core/be/be_calculator/calc_stage_reg/data_i[303] (bsg_dff_width_p415_0)   0.0000     0.5532 f
  core/be/be_calculator/calc_stage_reg/data_i[303] (net)  12.9230           0.0000     0.5532 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/D (DFFX1)   0.0538   0.0000 &   0.5532 f
  data arrival time                                                                    0.5532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3430     0.3430
  clock reconvergence pessimism                                            -0.0065     0.3365
  core/be/be_calculator/calc_stage_reg/data_r_reg_303_/CLK (DFFX1)          0.0000     0.3365 r
  library hold time                                                         0.0123     0.3488
  data required time                                                                   0.3488
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3488
  data arrival time                                                                   -0.5532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2044


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2712     0.2712
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.1524   0.0000   0.2712 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_19_/Q (DFFX1)   0.0319   0.1817   0.4529 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (net)     1   2.2154   0.0000   0.4529 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[19] (bsg_dff_width_p39_2)   0.0000   0.4529 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__19_ (net)   2.2154      0.0000     0.4529 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (bsg_dff_width_p39_3)   0.0000   0.4529 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[19] (net)   2.2154   0.0000   0.4529 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/D (DFFX1)   0.0319   0.0000 &   0.4529 r
  data arrival time                                                                    0.4529

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2789     0.2789
  clock reconvergence pessimism                                            -0.0058     0.2731
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_19_/CLK (DFFX1)   0.0000   0.2731 r
  library hold time                                                        -0.0246     0.2485
  data required time                                                                   0.2485
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2485
  data arrival time                                                                   -0.4529
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2045


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2714     0.2714
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.1524   0.0000   0.2714 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_28_/Q (DFFX1)   0.0320   0.1818   0.4532 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (net)     1   2.2603   0.0000   0.4532 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[28] (bsg_dff_width_p39_2)   0.0000   0.4532 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__28_ (net)   2.2603      0.0000     0.4532 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (bsg_dff_width_p39_3)   0.0000   0.4532 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[28] (net)   2.2603   0.0000   0.4532 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/D (DFFX1)   0.0320   0.0000 &   0.4532 r
  data arrival time                                                                    0.4532

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2791     0.2791
  clock reconvergence pessimism                                            -0.0058     0.2733
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_28_/CLK (DFFX1)   0.0000   0.2733 r
  library hold time                                                        -0.0246     0.2487
  data required time                                                                   0.2487
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2487
  data arrival time                                                                   -0.4532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2045


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2712     0.2712
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.1524   0.0000   0.2712 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_17_/Q (DFFX1)   0.0319   0.1817   0.4530 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (net)     1   2.2402   0.0000   0.4530 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[17] (bsg_dff_width_p39_2)   0.0000   0.4530 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__17_ (net)   2.2402      0.0000     0.4530 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (bsg_dff_width_p39_3)   0.0000   0.4530 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[17] (net)   2.2402   0.0000   0.4530 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/D (DFFX1)   0.0319   0.0000 &   0.4530 r
  data arrival time                                                                    0.4530

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2789     0.2789
  clock reconvergence pessimism                                            -0.0058     0.2731
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_17_/CLK (DFFX1)   0.0000   0.2731 r
  library hold time                                                        -0.0246     0.2485
  data required time                                                                   0.2485
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2485
  data arrival time                                                                   -0.4530
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2045


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_239_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_322_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2747     0.2747
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/CLK (DFFX1)   0.1614   0.0000   0.2747 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_239_/Q (DFFX1)   0.0627   0.2233     0.4980 f
  core/be/be_calculator/calc_stage_reg/data_o[239] (net)     4  16.8539     0.0000     0.4980 f
  core/be/be_calculator/calc_stage_reg/data_o[239] (bsg_dff_width_p415_0)   0.0000     0.4980 f
  core/be/be_calculator/commit_pkt_o[100] (net)        16.8539              0.0000     0.4980 f
  core/be/be_calculator/calc_stage_reg/data_i[322] (bsg_dff_width_p415_0)   0.0000     0.4980 f
  core/be/be_calculator/calc_stage_reg/data_i[322] (net)  16.8539           0.0000     0.4980 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/D (DFFX1)   0.0627   0.0006 &   0.4986 f
  data arrival time                                                                    0.4986

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2918     0.2918
  clock reconvergence pessimism                                            -0.0076     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_322_/CLK (DFFX1)          0.0000     0.2842 r
  library hold time                                                         0.0099     0.2941
  data required time                                                                   0.2941
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2941
  data arrival time                                                                   -0.4986
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2045


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2686     0.2686
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0692   0.0000   0.2686 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0700   0.1937     0.4623 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     3  16.4110     0.0000     0.4623 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4623 r
  core/be/be_calculator/wb_pkt_o[63] (net)             16.4110              0.0000     0.4623 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_03_0)            0.0000     0.4623 r
  core/be/wb_pkt[63] (net)                             16.4110              0.0000     0.4623 r
  core/be/icc_place125/INP (NBUFFX8)                              0.0700   -0.0018 &   0.4605 r
  core/be/icc_place125/Z (NBUFFX8)                                0.0410    0.0826 @   0.5431 r
  core/be/n206 (net)                            3      19.2201              0.0000     0.5431 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_03_0)                  0.0000     0.5431 r
  core/be/be_checker/wb_pkt_i[63] (net)                19.2201              0.0000     0.5431 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_03_0)          0.0000     0.5431 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      19.2201              0.0000     0.5431 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_03_0)   0.0000   0.5431 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  19.2201     0.0000     0.5431 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5431 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  19.2201   0.0000     0.5431 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[63] (saed90_64x32_2P)   0.0296   0.0001 @   0.5432 r d 
  data arrival time                                                                    0.5432

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5432
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2046


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_197_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2816     0.2816
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/CLK (DFFX1)   0.0821   0.0000   0.2816 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_197_/Q (DFFX1)   0.0701   0.2181     0.4997 f
  core/be/be_calculator/comp_stage_reg/data_o[197] (net)     3  20.1871     0.0000     0.4997 f
  core/be/be_calculator/comp_stage_reg/data_o[197] (bsg_dff_width_p320_0)   0.0000     0.4997 f
  core/be/be_calculator/wb_pkt_o[5] (net)              20.1871              0.0000     0.4997 f
  core/be/be_calculator/wb_pkt_o[5] (bp_be_calculator_top_03_0)             0.0000     0.4997 f
  core/be/wb_pkt[5] (net)                              20.1871              0.0000     0.4997 f
  core/be/be_checker/wb_pkt_i[5] (bp_be_checker_top_03_0)                   0.0000     0.4997 f
  core/be/be_checker/wb_pkt_i[5] (net)                 20.1871              0.0000     0.4997 f
  core/be/be_checker/scheduler/wb_pkt_i[5] (bp_be_scheduler_03_0)           0.0000     0.4997 f
  core/be/be_checker/scheduler/wb_pkt_i[5] (net)       20.1871              0.0000     0.4997 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (bp_be_regfile_03_0)   0.0000   0.4997 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[5] (net)  20.1871      0.0000     0.4997 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[5] (bsg_dff_width_p68_0)   0.0000   0.4997 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[5] (net)  20.1871   0.0000   0.4997 f
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_5_/D (DFFX1)   0.0701  -0.0118 &   0.4880 f
  data arrival time                                                                    0.4880

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2912     0.2912
  clock reconvergence pessimism                                            -0.0084     0.2828
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.2828 r
  library hold time                                                         0.0004     0.2833
  data required time                                                                   0.2833
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2833
  data arrival time                                                                   -0.4880
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_91_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2759     0.2759
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/CLK (DFFX1)   0.1564   0.0000    0.2759 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_91_/Q (DFFX1)   0.0318    0.1819     0.4579 r
  core/be/be_calculator/calc_stage_reg/data_o[91] (net)     1   2.1849      0.0000     0.4579 r
  core/be/be_calculator/calc_stage_reg/data_o[91] (bsg_dff_width_p415_0)    0.0000     0.4579 r
  core/be/be_calculator/calc_stage_r_1__pipe_int_v_ (net)   2.1849          0.0000     0.4579 r
  core/be/be_calculator/calc_stage_reg/data_i[174] (bsg_dff_width_p415_0)   0.0000     0.4579 r
  core/be/be_calculator/calc_stage_reg/data_i[174] (net)   2.1849           0.0000     0.4579 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/D (DFFX1)   0.0318   0.0000 &   0.4579 r
  data arrival time                                                                    0.4579

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2854     0.2854
  clock reconvergence pessimism                                            -0.0076     0.2778
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)          0.0000     0.2778 r
  library hold time                                                        -0.0246     0.2532
  data required time                                                                   0.2532
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2532
  data arrival time                                                                   -0.4579
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2708     0.2708
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.1524   0.0000   0.2708 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_32_/Q (DFFX1)   0.0324   0.1820   0.4528 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (net)     1   2.4050   0.0000   0.4528 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[32] (bsg_dff_width_p39_2)   0.0000   0.4528 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__32_ (net)   2.4050      0.0000     0.4528 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (bsg_dff_width_p39_3)   0.0000   0.4528 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[32] (net)   2.4050   0.0000   0.4528 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/D (DFFX1)   0.0324   0.0000 &   0.4528 r
  data arrival time                                                                    0.4528

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2787     0.2787
  clock reconvergence pessimism                                            -0.0058     0.2728
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_32_/CLK (DFFX1)   0.0000   0.2728 r
  library hold time                                                        -0.0247     0.2481
  data required time                                                                   0.2481
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2481
  data arrival time                                                                   -0.4528
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2047


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2712     0.2712
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.1524   0.0000   0.2712 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_20_/Q (DFFX1)   0.0322   0.1819   0.4531 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (net)     1   2.3541   0.0000   0.4531 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[20] (bsg_dff_width_p39_2)   0.0000   0.4531 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__20_ (net)   2.3541      0.0000     0.4531 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (bsg_dff_width_p39_3)   0.0000   0.4531 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[20] (net)   2.3541   0.0000   0.4531 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/D (DFFX1)   0.0322   0.0000 &   0.4531 r
  data arrival time                                                                    0.4531

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2788     0.2788
  clock reconvergence pessimism                                            -0.0058     0.2730
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_20_/CLK (DFFX1)   0.0000   0.2730 r
  library hold time                                                        -0.0247     0.2483
  data required time                                                                   0.2483
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2483
  data arrival time                                                                   -0.4531
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2048


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_215_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3332     0.3332
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)   0.1773   0.0000   0.3332 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/Q (DFFX1)   0.0560   0.2203     0.5535 f
  core/be/be_calculator/calc_stage_reg/data_o[132] (net)     3  13.8873     0.0000     0.5535 f
  core/be/be_calculator/calc_stage_reg/data_o[132] (bsg_dff_width_p415_0)   0.0000     0.5535 f
  core/be/be_calculator/commit_pkt_o[37] (net)         13.8873              0.0000     0.5535 f
  core/be/be_calculator/calc_stage_reg/data_i[215] (bsg_dff_width_p415_0)   0.0000     0.5535 f
  core/be/be_calculator/calc_stage_reg/data_i[215] (net)  13.8873           0.0000     0.5535 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/D (DFFX1)   0.0560  -0.0007 &   0.5528 f
  data arrival time                                                                    0.5528

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3427     0.3427
  clock reconvergence pessimism                                            -0.0065     0.3362
  core/be/be_calculator/calc_stage_reg/data_r_reg_215_/CLK (DFFX1)          0.0000     0.3362 r
  library hold time                                                         0.0118     0.3480
  data required time                                                                   0.3480
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3480
  data arrival time                                                                   -0.5528
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2048


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2692     0.2692
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.0692   0.0000   0.2692 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0615   0.2108     0.4799 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (net)     3  16.3716     0.0000     0.4799 f
  core/be/be_calculator/comp_stage_reg/data_o[245] (bsg_dff_width_p320_0)   0.0000     0.4799 f
  core/be/be_calculator/wb_pkt_o[53] (net)             16.3716              0.0000     0.4799 f
  core/be/be_calculator/wb_pkt_o[53] (bp_be_calculator_top_03_0)            0.0000     0.4799 f
  core/be/wb_pkt[53] (net)                             16.3716              0.0000     0.4799 f
  core/be/be_checker/wb_pkt_i[53] (bp_be_checker_top_03_0)                  0.0000     0.4799 f
  core/be/be_checker/wb_pkt_i[53] (net)                16.3716              0.0000     0.4799 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (bp_be_scheduler_03_0)          0.0000     0.4799 f
  core/be/be_checker/scheduler/wb_pkt_i[53] (net)      16.3716              0.0000     0.4799 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (bp_be_regfile_03_0)   0.0000   0.4799 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[53] (net)  16.3716     0.0000     0.4799 f
  core/be/be_checker/scheduler/int_regfile/U208/INP (NBUFFX8)     0.0615   -0.0085 &   0.4714 f
  core/be/be_checker/scheduler/int_regfile/U208/Z (NBUFFX8)       0.0366    0.0765 @   0.5479 f
  core/be/be_checker/scheduler/int_regfile/n95 (net)     2  20.9646         0.0000     0.5479 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5479 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[53] (net)  20.9646   0.0000     0.5479 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[53] (saed90_64x32_2P)   0.0264  -0.0058 @   0.5421 f d 
  data arrival time                                                                    0.5421

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5421
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2048


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2707     0.2707
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.1524   0.0000   0.2707 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_23_/Q (DFFX1)   0.0324   0.1820   0.4527 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (net)     1   2.4183   0.0000   0.4527 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[23] (bsg_dff_width_p39_2)   0.0000   0.4527 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__23_ (net)   2.4183      0.0000     0.4527 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (bsg_dff_width_p39_3)   0.0000   0.4527 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[23] (net)   2.4183   0.0000   0.4527 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/D (DFFX1)   0.0324   0.0000 &   0.4527 r
  data arrival time                                                                    0.4527

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2781     0.2781
  clock reconvergence pessimism                                            -0.0058     0.2723
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_23_/CLK (DFFX1)   0.0000   0.2723 r
  library hold time                                                        -0.0247     0.2475
  data required time                                                                   0.2475
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2475
  data arrival time                                                                   -0.4527
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2052


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_236_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_319_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2748     0.2748
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/CLK (DFFX1)   0.1614   0.0000   0.2748 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_236_/Q (DFFX1)   0.0636   0.2239     0.4987 f
  core/be/be_calculator/calc_stage_reg/data_o[236] (net)     4  17.2525     0.0000     0.4987 f
  core/be/be_calculator/calc_stage_reg/data_o[236] (bsg_dff_width_p415_0)   0.0000     0.4987 f
  core/be/be_calculator/commit_pkt_o[97] (net)         17.2525              0.0000     0.4987 f
  core/be/be_calculator/calc_stage_reg/data_i[319] (bsg_dff_width_p415_0)   0.0000     0.4987 f
  core/be/be_calculator/calc_stage_reg/data_i[319] (net)  17.2525           0.0000     0.4987 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_319_/D (DFFX1)   0.0636   0.0006 &   0.4992 f
  data arrival time                                                                    0.4992

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2918     0.2918
  clock reconvergence pessimism                                            -0.0076     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_319_/CLK (DFFX1)          0.0000     0.2842 r
  library hold time                                                         0.0097     0.2940
  data required time                                                                   0.2940
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2940
  data arrival time                                                                   -0.4992
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2710     0.2710
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.1525   0.0000   0.2710 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_22_/Q (DFFX1)   0.0335   0.1828   0.4537 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (net)     1   2.8029   0.0000   0.4537 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[22] (bsg_dff_width_p39_2)   0.0000   0.4537 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__22_ (net)   2.8029      0.0000     0.4537 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (bsg_dff_width_p39_3)   0.0000   0.4537 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[22] (net)   2.8029   0.0000   0.4537 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/D (DFFX1)   0.0335   0.0000 &   0.4537 r
  data arrival time                                                                    0.4537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2793     0.2793
  clock reconvergence pessimism                                            -0.0058     0.2735
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_22_/CLK (DFFX1)   0.0000   0.2735 r
  library hold time                                                        -0.0251     0.2484
  data required time                                                                   0.2484
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2484
  data arrival time                                                                   -0.4537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2686     0.2686
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.0692   0.0000   0.2686 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0700   0.1937     0.4623 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (net)     3  16.4110     0.0000     0.4623 r
  core/be/be_calculator/comp_stage_reg/data_o[255] (bsg_dff_width_p320_0)   0.0000     0.4623 r
  core/be/be_calculator/wb_pkt_o[63] (net)             16.4110              0.0000     0.4623 r
  core/be/be_calculator/wb_pkt_o[63] (bp_be_calculator_top_03_0)            0.0000     0.4623 r
  core/be/wb_pkt[63] (net)                             16.4110              0.0000     0.4623 r
  core/be/icc_place125/INP (NBUFFX8)                              0.0700   -0.0018 &   0.4605 r
  core/be/icc_place125/Z (NBUFFX8)                                0.0410    0.0826 @   0.5431 r
  core/be/n206 (net)                            3      19.2201              0.0000     0.5431 r
  core/be/be_checker/wb_pkt_i[63] (bp_be_checker_top_03_0)                  0.0000     0.5431 r
  core/be/be_checker/wb_pkt_i[63] (net)                19.2201              0.0000     0.5431 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (bp_be_scheduler_03_0)          0.0000     0.5431 r
  core/be/be_checker/scheduler/wb_pkt_i[63] (net)      19.2201              0.0000     0.5431 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (bp_be_regfile_03_0)   0.0000   0.5431 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[63] (net)  19.2201     0.0000     0.5431 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5431 r
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[63] (net)  19.2201   0.0000     0.5431 r
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[63] (saed90_64x32_2P)   0.0296  -0.0005 @   0.5426 r d 
  data arrival time                                                                    0.5426

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5426
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2053


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2707     0.2707
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.1524   0.0000   0.2707 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)   0.0342   0.1832   0.4539 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)     1   3.0699   0.0000   0.4539 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (bsg_dff_width_p39_2)   0.0000   0.4539 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__25_ (net)   3.0699      0.0000     0.4539 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (bsg_dff_width_p39_3)   0.0000   0.4539 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[25] (net)   3.0699   0.0000   0.4539 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)   0.0342   0.0000 &   0.4539 r
  data arrival time                                                                    0.4539

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2797     0.2797
  clock reconvergence pessimism                                            -0.0058     0.2739
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)   0.0000   0.2739 r
  library hold time                                                        -0.0253     0.2486
  data required time                                                                   0.2486
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2486
  data arrival time                                                                   -0.4539
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: fifo_0__mem_fifo/tail_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fifo_0__mem_fifo/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3290     0.3290
  fifo_0__mem_fifo/tail_r_reg/CLK (DFFX1)                         0.1750    0.0000     0.3290 r
  fifo_0__mem_fifo/tail_r_reg/QN (DFFX1)                          0.0461    0.1434     0.4724 f
  fifo_0__mem_fifo/n10 (net)                    1       2.5261              0.0000     0.4724 f
  fifo_0__mem_fifo/U12/IN3 (OA221X1)                              0.0461    0.0000 &   0.4724 f
  fifo_0__mem_fifo/U12/Q (OA221X1)                                0.0347    0.0819     0.5543 f
  fifo_0__mem_fifo/n8 (net)                     1       2.2944              0.0000     0.5543 f
  fifo_0__mem_fifo/tail_r_reg/D (DFFX1)                           0.0347    0.0000 &   0.5543 f
  data arrival time                                                                    0.5543

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3376     0.3376
  clock reconvergence pessimism                                            -0.0054     0.3322
  fifo_0__mem_fifo/tail_r_reg/CLK (DFFX1)                                   0.0000     0.3322 r
  library hold time                                                         0.0166     0.3489
  data required time                                                                   0.3489
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3489
  data arrival time                                                                   -0.5543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2054


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2721     0.2721
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/CLK (DFFX1)   0.1564   0.0000   0.2721 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_14_/Q (DFFX1)   0.0573   0.2195   0.4916 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (net)     2  14.4514   0.0000   0.4916 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[14] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4916 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (net)  14.4514            0.0000     0.4916 f
  core/be/be_checker/scheduler/dispatch_pkt_o[14] (bp_be_scheduler_03_0)    0.0000     0.4916 f
  core/be/be_checker/dispatch_pkt_o[14] (net)          14.4514              0.0000     0.4916 f
  core/be/be_checker/dispatch_pkt_o[14] (bp_be_checker_top_03_0)            0.0000     0.4916 f
  core/be/dispatch_pkt[14] (net)                       14.4514              0.0000     0.4916 f
  core/be/be_calculator/dispatch_pkt_i[14] (bp_be_calculator_top_03_0)      0.0000     0.4916 f
  core/be/be_calculator/dispatch_pkt_i[14] (net)       14.4514              0.0000     0.4916 f
  core/be/be_calculator/reservation_reg/data_i[14] (bsg_dff_width_p295_0)   0.0000     0.4916 f
  core/be/be_calculator/reservation_reg/data_i[14] (net)  14.4514           0.0000     0.4916 f
  core/be/be_calculator/reservation_reg/data_r_reg_14_/D (DFFX1)   0.0573  -0.0006 &   0.4910 f
  data arrival time                                                                    0.4910

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2830     0.2830
  clock reconvergence pessimism                                            -0.0076     0.2754
  core/be/be_calculator/reservation_reg/data_r_reg_14_/CLK (DFFX1)          0.0000     0.2754 r
  library hold time                                                         0.0099     0.2854
  data required time                                                                   0.2854
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2854
  data arrival time                                                                   -0.4910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: clint/resp_buffer/tail_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: clint/resp_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3051     0.3051
  clint/resp_buffer/tail_r_reg/CLK (DFFX1)                        0.1298    0.0000     0.3051 r
  clint/resp_buffer/tail_r_reg/QN (DFFX1)                         0.0448    0.1387     0.4438 f
  clint/resp_buffer/n12 (net)                   1       2.0639              0.0000     0.4438 f
  clint/resp_buffer/U12/IN3 (OA221X1)                             0.0448    0.0000 &   0.4438 f
  clint/resp_buffer/U12/Q (OA221X1)                               0.0360    0.0828     0.5266 f
  clint/resp_buffer/n15 (net)                   1       2.7520              0.0000     0.5266 f
  clint/resp_buffer/tail_r_reg/D (DFFX1)                          0.0360    0.0000 &   0.5266 f
  data arrival time                                                                    0.5266

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3133     0.3133
  clock reconvergence pessimism                                            -0.0054     0.3079
  clint/resp_buffer/tail_r_reg/CLK (DFFX1)                                  0.0000     0.3079 r
  library hold time                                                         0.0131     0.3210
  data required time                                                                   0.3210
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3210
  data arrival time                                                                   -0.5266
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_161_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3260     0.3260
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/CLK (DFFX1)   0.1673   0.0000    0.3260 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_78_/Q (DFFX1)   0.0321    0.1830     0.5090 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (net)     1   2.2803      0.0000     0.5090 r
  core/be/be_calculator/calc_stage_reg/data_o[78] (bsg_dff_width_p415_0)    0.0000     0.5090 r
  core/be/be_calculator/calc_stage_r_0__pc__34_ (net)   2.2803              0.0000     0.5090 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (bsg_dff_width_p415_0)   0.0000     0.5090 r
  core/be/be_calculator/calc_stage_reg/data_i[161] (net)   2.2803           0.0000     0.5090 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/D (DFFX1)   0.0321   0.0000 &   0.5090 r
  data arrival time                                                                    0.5090

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3347     0.3347
  clock reconvergence pessimism                                            -0.0065     0.3282
  core/be/be_calculator/calc_stage_reg/data_r_reg_161_/CLK (DFFX1)          0.0000     0.3282 r
  library hold time                                                        -0.0249     0.3033
  data required time                                                                   0.3033
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3033
  data arrival time                                                                   -0.5090
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2056


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_162_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3239     0.3239
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/CLK (DFFX1)   0.1672   0.0000    0.3239 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_79_/Q (DFFX1)   0.0320    0.1829     0.5068 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (net)     1   2.2445      0.0000     0.5068 r
  core/be/be_calculator/calc_stage_reg/data_o[79] (bsg_dff_width_p415_0)    0.0000     0.5068 r
  core/be/be_calculator/calc_stage_r_0__pc__35_ (net)   2.2445              0.0000     0.5068 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (bsg_dff_width_p415_0)   0.0000     0.5068 r
  core/be/be_calculator/calc_stage_reg/data_i[162] (net)   2.2445           0.0000     0.5068 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/D (DFFX1)   0.0320   0.0000 &   0.5069 r
  data arrival time                                                                    0.5069

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3325     0.3325
  clock reconvergence pessimism                                            -0.0065     0.3260
  core/be/be_calculator/calc_stage_reg/data_r_reg_162_/CLK (DFFX1)          0.0000     0.3260 r
  library hold time                                                        -0.0248     0.3011
  data required time                                                                   0.3011
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3011
  data arrival time                                                                   -0.5069
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_61_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_144_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3241     0.3241
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/CLK (DFFX1)   0.1672   0.0000    0.3241 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_61_/Q (DFFX1)   0.0319    0.1829     0.5070 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (net)     1   2.2312      0.0000     0.5070 r
  core/be/be_calculator/calc_stage_reg/data_o[61] (bsg_dff_width_p415_0)    0.0000     0.5070 r
  core/be/be_calculator/calc_stage_r_0__pc__17_ (net)   2.2312              0.0000     0.5070 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (bsg_dff_width_p415_0)   0.0000     0.5070 r
  core/be/be_calculator/calc_stage_reg/data_i[144] (net)   2.2312           0.0000     0.5070 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/D (DFFX1)   0.0319   0.0000 &   0.5070 r
  data arrival time                                                                    0.5070

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  clock reconvergence pessimism                                            -0.0065     0.3261
  core/be/be_calculator/calc_stage_reg/data_r_reg_144_/CLK (DFFX1)          0.0000     0.3261 r
  library hold time                                                        -0.0248     0.3012
  data required time                                                                   0.3012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3012
  data arrival time                                                                   -0.5070
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2057


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_206_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_289_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3174     0.3174
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/CLK (DFFX1)   0.2514   0.0000   0.3174 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_206_/Q (DFFX1)   0.0638   0.2316     0.5490 f
  core/be/be_calculator/calc_stage_reg/data_o[206] (net)     3  17.4138     0.0000     0.5490 f
  core/be/be_calculator/calc_stage_reg/data_o[206] (bsg_dff_width_p415_0)   0.0000     0.5490 f
  core/be/be_calculator/commit_pkt_o[28] (net)         17.4138              0.0000     0.5490 f
  core/be/be_calculator/calc_stage_reg/data_i[289] (bsg_dff_width_p415_0)   0.0000     0.5490 f
  core/be/be_calculator/calc_stage_reg/data_i[289] (net)  17.4138           0.0000     0.5490 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_289_/D (DFFX1)   0.0638  -0.0061 &   0.5429 f
  data arrival time                                                                    0.5429

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3288     0.3288
  clock reconvergence pessimism                                            -0.0076     0.3212
  core/be/be_calculator/calc_stage_reg/data_r_reg_289_/CLK (DFFX1)          0.0000     0.3212 r
  library hold time                                                         0.0159     0.3370
  data required time                                                                   0.3370
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3370
  data arrival time                                                                   -0.5429
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2717     0.2717
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.1524   0.0000   0.2717 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_26_/Q (DFFX1)   0.0331   0.1825   0.4542 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (net)     1   2.6566   0.0000   0.4542 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[26] (bsg_dff_width_p39_2)   0.0000   0.4542 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__26_ (net)   2.6566      0.0000     0.4542 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (bsg_dff_width_p39_3)   0.0000   0.4542 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[26] (net)   2.6566   0.0000   0.4542 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/D (DFFX1)   0.0331   0.0000 &   0.4542 r
  data arrival time                                                                    0.4542

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2791     0.2791
  clock reconvergence pessimism                                            -0.0058     0.2733
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_26_/CLK (DFFX1)   0.0000   0.2733 r
  library hold time                                                        -0.0249     0.2483
  data required time                                                                   0.2483
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2483
  data arrival time                                                                   -0.4542
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2707     0.2707
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__80_/CLK (DFFX1)   0.1524   0.0000   0.2707 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__80_/Q (DFFX1)   0.0538   0.2168   0.4875 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__80_ (net)     1  12.9213   0.0000   0.4875 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U21/IN2 (AND2X1)   0.0538   -0.0042 &   0.4833 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U21/Q (AND2X1)     0.0326    0.0622     0.5455 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n322 (net)     1   4.1186    0.0000     0.5455 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_/D (DFFX1)   0.0326   0.0001 &   0.5456 f
  data arrival time                                                                    0.5456

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3238     0.3238
  clock reconvergence pessimism                                            -0.0058     0.3179
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__80_/CLK (DFFX1)   0.0000   0.3179 r
  library hold time                                                         0.0217     0.3397
  data required time                                                                   0.3397
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3397
  data arrival time                                                                   -0.5456
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2059


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2757     0.2757
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/CLK (DFFX1)   0.1564   0.0000   0.2757 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/Q (DFFX1)   0.0550   0.2179   0.4936 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[2] (net)     2  13.4400   0.0000   0.4936 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[2] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4936 f
  core/be/be_checker/scheduler/dispatch_pkt_o[2] (net)  13.4400             0.0000     0.4936 f
  core/be/be_checker/scheduler/dispatch_pkt_o[2] (bp_be_scheduler_03_0)     0.0000     0.4936 f
  core/be/be_checker/dispatch_pkt_o[2] (net)           13.4400              0.0000     0.4936 f
  core/be/be_checker/dispatch_pkt_o[2] (bp_be_checker_top_03_0)             0.0000     0.4936 f
  core/be/dispatch_pkt[2] (net)                        13.4400              0.0000     0.4936 f
  core/be/be_calculator/dispatch_pkt_i[2] (bp_be_calculator_top_03_0)       0.0000     0.4936 f
  core/be/be_calculator/dispatch_pkt_i[2] (net)        13.4400              0.0000     0.4936 f
  core/be/be_calculator/reservation_reg/data_i[2] (bsg_dff_width_p295_0)    0.0000     0.4936 f
  core/be/be_calculator/reservation_reg/data_i[2] (net)  13.4400            0.0000     0.4936 f
  core/be/be_calculator/reservation_reg/data_r_reg_2_/D (DFFX1)   0.0550   -0.0010 &   0.4927 f
  data arrival time                                                                    0.4927

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2838     0.2838
  clock reconvergence pessimism                                            -0.0076     0.2762
  core/be/be_calculator/reservation_reg/data_r_reg_2_/CLK (DFFX1)           0.0000     0.2762 r
  library hold time                                                         0.0105     0.2867
  data required time                                                                   0.2867
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2867
  data arrival time                                                                   -0.4927
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_255_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_338_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2763     0.2763
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/CLK (DFFX1)   0.1564   0.0000   0.2763 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_255_/Q (DFFX1)   0.0332   0.1829     0.4592 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (net)     1   2.7127     0.0000     0.4592 r
  core/be/be_calculator/calc_stage_reg/data_o[255] (bsg_dff_width_p415_0)   0.0000     0.4592 r
  core/be/be_calculator/calc_stage_r_3__pipe_mem_v_ (net)   2.7127          0.0000     0.4592 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (bsg_dff_width_p415_0)   0.0000     0.4592 r
  core/be/be_calculator/calc_stage_reg/data_i[338] (net)   2.7127           0.0000     0.4592 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/D (DFFX1)   0.0332   0.0000 &   0.4592 r
  data arrival time                                                                    0.4592

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2858     0.2858
  clock reconvergence pessimism                                            -0.0076     0.2782
  core/be/be_calculator/calc_stage_reg/data_r_reg_338_/CLK (DFFX1)          0.0000     0.2782 r
  library hold time                                                        -0.0251     0.2532
  data required time                                                                   0.2532
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2532
  data arrival time                                                                   -0.4592
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2715     0.2715
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.1525   0.0000   0.2715 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_21_/Q (DFFX1)   0.0320   0.1818   0.4533 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (net)     1   2.2675   0.0000   0.4533 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[21] (bsg_dff_width_p39_2)   0.0000   0.4533 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__21_ (net)   2.2675      0.0000     0.4533 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (bsg_dff_width_p39_3)   0.0000   0.4533 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[21] (net)   2.2675   0.0000   0.4533 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/D (DFFX1)   0.0320   0.0000 &   0.4533 r
  data arrival time                                                                    0.4533

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2777     0.2777
  clock reconvergence pessimism                                            -0.0058     0.2718
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_21_/CLK (DFFX1)   0.0000   0.2718 r
  library hold time                                                        -0.0246     0.2472
  data required time                                                                   0.2472
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2472
  data arrival time                                                                   -0.4533
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2060


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2713     0.2713
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.1524   0.0000   0.2713 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_30_/Q (DFFX1)   0.0345   0.1834   0.4547 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (net)     1   3.1670   0.0000   0.4547 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[30] (bsg_dff_width_p39_2)   0.0000   0.4547 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__30_ (net)   3.1670      0.0000     0.4547 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (bsg_dff_width_p39_3)   0.0000   0.4547 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[30] (net)   3.1670   0.0000   0.4547 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/D (DFFX1)   0.0345  -0.0009 &   0.4537 r
  data arrival time                                                                    0.4537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2789     0.2789
  clock reconvergence pessimism                                            -0.0058     0.2731
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_30_/CLK (DFFX1)   0.0000   0.2731 r
  library hold time                                                        -0.0254     0.2477
  data required time                                                                   0.2477
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2477
  data arrival time                                                                   -0.4537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_174_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2759     0.2759
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/CLK (DFFX1)   0.1564   0.0000   0.2759 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_174_/Q (DFFX1)   0.0333   0.1830     0.4588 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (net)     1   2.7454     0.0000     0.4588 r
  core/be/be_calculator/calc_stage_reg/data_o[174] (bsg_dff_width_p415_0)   0.0000     0.4588 r
  core/be/be_calculator/calc_stage_r_2__pipe_int_v_ (net)   2.7454          0.0000     0.4588 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (bsg_dff_width_p415_0)   0.0000     0.4588 r
  core/be/be_calculator/calc_stage_reg/data_i[257] (net)   2.7454           0.0000     0.4588 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/D (DFFX1)   0.0333   0.0000 &   0.4588 r
  data arrival time                                                                    0.4588

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2854     0.2854
  clock reconvergence pessimism                                            -0.0076     0.2778
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)          0.0000     0.2778 r
  library hold time                                                        -0.0251     0.2528
  data required time                                                                   0.2528
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2528
  data arrival time                                                                   -0.4588
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_207_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_290_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3170     0.3170
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/CLK (DFFX1)   0.2514   0.0000   0.3170 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_207_/Q (DFFX1)   0.0590   0.2286     0.5456 f
  core/be/be_calculator/calc_stage_reg/data_o[207] (net)     3  15.2902     0.0000     0.5456 f
  core/be/be_calculator/calc_stage_reg/data_o[207] (bsg_dff_width_p415_0)   0.0000     0.5456 f
  core/be/be_calculator/commit_pkt_o[29] (net)         15.2902              0.0000     0.5456 f
  core/be/be_calculator/calc_stage_reg/data_i[290] (bsg_dff_width_p415_0)   0.0000     0.5456 f
  core/be/be_calculator/calc_stage_reg/data_i[290] (net)  15.2902           0.0000     0.5456 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/D (DFFX1)   0.0590  -0.0018 &   0.5439 f
  data arrival time                                                                    0.5439

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3285     0.3285
  clock reconvergence pessimism                                            -0.0076     0.3209
  core/be/be_calculator/calc_stage_reg/data_r_reg_290_/CLK (DFFX1)          0.0000     0.3209 r
  library hold time                                                         0.0169     0.3378
  data required time                                                                   0.3378
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3378
  data arrival time                                                                   -0.5439
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_29_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_112_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2726     0.2726
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/CLK (DFFX1)   0.1564   0.0000    0.2726 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_29_/Q (DFFX1)   0.0328    0.1826     0.4552 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (net)     1   2.5680      0.0000     0.4552 r
  core/be/be_calculator/calc_stage_reg/data_o[29] (bsg_dff_width_p415_0)    0.0000     0.4552 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__10_ (net)   2.5680   0.0000     0.4552 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (bsg_dff_width_p415_0)   0.0000     0.4552 r
  core/be/be_calculator/calc_stage_reg/data_i[112] (net)   2.5680           0.0000     0.4552 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/D (DFFX1)   0.0328   0.0000 &   0.4552 r
  data arrival time                                                                    0.4552

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2816     0.2816
  clock reconvergence pessimism                                            -0.0076     0.2740
  core/be/be_calculator/calc_stage_reg/data_r_reg_112_/CLK (DFFX1)          0.0000     0.2740 r
  library hold time                                                        -0.0249     0.2491
  data required time                                                                   0.2491
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2491
  data arrival time                                                                   -0.4552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2061


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_226_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_309_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3338     0.3338
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/CLK (DFFX1)   0.1772   0.0000   0.3338 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_226_/Q (DFFX1)   0.0575   0.2214     0.5552 f
  core/be/be_calculator/calc_stage_reg/data_o[226] (net)     4  14.5862     0.0000     0.5552 f
  core/be/be_calculator/calc_stage_reg/data_o[226] (bsg_dff_width_p415_0)   0.0000     0.5552 f
  core/be/be_calculator/commit_pkt_o[87] (net)         14.5862              0.0000     0.5552 f
  core/be/be_calculator/calc_stage_reg/data_i[309] (bsg_dff_width_p415_0)   0.0000     0.5552 f
  core/be/be_calculator/calc_stage_reg/data_i[309] (net)  14.5862           0.0000     0.5552 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_309_/D (DFFX1)   0.0575  -0.0012 &   0.5540 f
  data arrival time                                                                    0.5540

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3428     0.3428
  clock reconvergence pessimism                                            -0.0065     0.3363
  core/be/be_calculator/calc_stage_reg/data_r_reg_309_/CLK (DFFX1)          0.0000     0.3363 r
  library hold time                                                         0.0115     0.3478
  data required time                                                                   0.3478
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3478
  data arrival time                                                                   -0.5540
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2713     0.2713
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.1524   0.0000   0.2713 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_34_/Q (DFFX1)   0.0336   0.1828   0.4541 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (net)     1   2.8403   0.0000   0.4541 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[34] (bsg_dff_width_p39_2)   0.0000   0.4541 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__34_ (net)   2.8403      0.0000     0.4541 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (bsg_dff_width_p39_3)   0.0000   0.4541 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[34] (net)   2.8403   0.0000   0.4541 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/D (DFFX1)   0.0336   0.0000 &   0.4541 r
  data arrival time                                                                    0.4541

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2789     0.2789
  clock reconvergence pessimism                                            -0.0058     0.2730
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_34_/CLK (DFFX1)   0.0000   0.2730 r
  library hold time                                                        -0.0251     0.2479
  data required time                                                                   0.2479
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2479
  data arrival time                                                                   -0.4541
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_250_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_250_/Q (DFFX1)   0.0609   0.1888     0.4588 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (net)     3  12.9716     0.0000     0.4588 r
  core/be/be_calculator/comp_stage_reg/data_o[250] (bsg_dff_width_p320_0)   0.0000     0.4588 r
  core/be/be_calculator/wb_pkt_o[58] (net)             12.9716              0.0000     0.4588 r
  core/be/be_calculator/wb_pkt_o[58] (bp_be_calculator_top_03_0)            0.0000     0.4588 r
  core/be/wb_pkt[58] (net)                             12.9716              0.0000     0.4588 r
  core/be/be_checker/wb_pkt_i[58] (bp_be_checker_top_03_0)                  0.0000     0.4588 r
  core/be/be_checker/wb_pkt_i[58] (net)                12.9716              0.0000     0.4588 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (bp_be_scheduler_03_0)          0.0000     0.4588 r
  core/be/be_checker/scheduler/wb_pkt_i[58] (net)      12.9716              0.0000     0.4588 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (bp_be_regfile_03_0)   0.0000   0.4588 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[58] (net)  12.9716     0.0000     0.4588 r
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[58] (bsg_dff_width_p68_0)   0.0000   0.4588 r
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[58] (net)  12.9716   0.0000   0.4588 r
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_58_/D (DFFX1)   0.0609  -0.0017 &   0.4571 r
  data arrival time                                                                    0.4571

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2933     0.2933
  clock reconvergence pessimism                                            -0.0084     0.2849
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_58_/CLK (DFFX1)   0.0000   0.2849 r
  library hold time                                                        -0.0341     0.2509
  data required time                                                                   0.2509
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2509
  data arrival time                                                                   -0.4571
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_205_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_288_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2820     0.2820
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/CLK (DFFX1)   0.1732   0.0000   0.2820 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_205_/Q (DFFX1)   0.0601   0.2227     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_o[205] (net)     3  15.7095     0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_o[205] (bsg_dff_width_p415_0)   0.0000     0.5047 f
  core/be/be_calculator/commit_pkt_o[27] (net)         15.7095              0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_i[288] (bsg_dff_width_p415_0)   0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_i[288] (net)  15.7095           0.0000     0.5047 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/D (DFFX1)   0.0601  -0.0038 &   0.5009 f
  data arrival time                                                                    0.5009

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2917     0.2917
  clock reconvergence pessimism                                            -0.0076     0.2841
  core/be/be_calculator/calc_stage_reg/data_r_reg_288_/CLK (DFFX1)          0.0000     0.2841 r
  library hold time                                                         0.0106     0.2947
  data required time                                                                   0.2947
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2947
  data arrival time                                                                   -0.5009
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2062


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2712     0.2712
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.1524   0.0000   0.2712 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_31_/Q (DFFX1)   0.0336   0.1828   0.4540 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (net)     1   2.8433   0.0000   0.4540 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[31] (bsg_dff_width_p39_2)   0.0000   0.4540 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__31_ (net)   2.8433      0.0000     0.4540 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (bsg_dff_width_p39_3)   0.0000   0.4540 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[31] (net)   2.8433   0.0000   0.4540 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/D (DFFX1)   0.0336   0.0000 &   0.4540 r
  data arrival time                                                                    0.4540

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2787     0.2787
  clock reconvergence pessimism                                            -0.0058     0.2728
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_31_/CLK (DFFX1)   0.0000   0.2728 r
  library hold time                                                        -0.0251     0.2477
  data required time                                                                   0.2477
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2477
  data arrival time                                                                   -0.4540
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2709     0.2709
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.1524   0.0000   0.2709 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_27_/Q (DFFX1)   0.0344   0.1833   0.4543 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (net)     1   3.1299   0.0000   0.4543 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[27] (bsg_dff_width_p39_2)   0.0000   0.4543 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__27_ (net)   3.1299      0.0000     0.4543 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (bsg_dff_width_p39_3)   0.0000   0.4543 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[27] (net)   3.1299   0.0000   0.4543 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/D (DFFX1)   0.0344  -0.0005 &   0.4537 r
  data arrival time                                                                    0.4537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2786     0.2786
  clock reconvergence pessimism                                            -0.0058     0.2728
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_27_/CLK (DFFX1)   0.0000   0.2728 r
  library hold time                                                        -0.0254     0.2474
  data required time                                                                   0.2474
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2474
  data arrival time                                                                   -0.4537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_37_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2828     0.2828
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/CLK (DFFX1)   0.1732   0.0000    0.2828 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_37_/Q (DFFX1)   0.0320    0.1834     0.4662 r
  core/be/be_calculator/calc_stage_reg/data_o[37] (net)     1   2.2431      0.0000     0.4662 r
  core/be/be_calculator/calc_stage_reg/data_o[37] (bsg_dff_width_p415_0)    0.0000     0.4662 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__18_ (net)   2.2431   0.0000     0.4662 r
  core/be/be_calculator/calc_stage_reg/data_i[120] (bsg_dff_width_p415_0)   0.0000     0.4662 r
  core/be/be_calculator/calc_stage_reg/data_i[120] (net)   2.2431           0.0000     0.4662 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/D (DFFX1)   0.0320   0.0000 &   0.4662 r
  data arrival time                                                                    0.4662

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2925     0.2925
  clock reconvergence pessimism                                            -0.0076     0.2849
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)          0.0000     0.2849 r
  library hold time                                                        -0.0249     0.2599
  data required time                                                                   0.2599
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2599
  data arrival time                                                                   -0.4662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2063


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2713     0.2713
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.1524   0.0000   0.2713 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_33_/Q (DFFX1)   0.0339   0.1830   0.4543 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (net)     1   2.9415   0.0000   0.4543 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[33] (bsg_dff_width_p39_2)   0.0000   0.4543 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__33_ (net)   2.9415      0.0000     0.4543 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (bsg_dff_width_p39_3)   0.0000   0.4543 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[33] (net)   2.9415   0.0000   0.4543 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/D (DFFX1)   0.0339   0.0000 &   0.4543 r
  data arrival time                                                                    0.4543

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2790     0.2790
  clock reconvergence pessimism                                            -0.0058     0.2731
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_33_/CLK (DFFX1)   0.0000   0.2731 r
  library hold time                                                        -0.0252     0.2479
  data required time                                                                   0.2479
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2479
  data arrival time                                                                   -0.4543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_65_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_148_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3238     0.3238
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/CLK (DFFX1)   0.1672   0.0000    0.3238 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_65_/Q (DFFX1)   0.0325    0.1833     0.5071 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (net)     1   2.4363      0.0000     0.5071 r
  core/be/be_calculator/calc_stage_reg/data_o[65] (bsg_dff_width_p415_0)    0.0000     0.5071 r
  core/be/be_calculator/calc_stage_r_0__pc__21_ (net)   2.4363              0.0000     0.5071 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (bsg_dff_width_p415_0)   0.0000     0.5071 r
  core/be/be_calculator/calc_stage_reg/data_i[148] (net)   2.4363           0.0000     0.5071 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/D (DFFX1)   0.0325   0.0000 &   0.5071 r
  data arrival time                                                                    0.5071

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3322     0.3322
  clock reconvergence pessimism                                            -0.0065     0.3257
  core/be/be_calculator/calc_stage_reg/data_r_reg_148_/CLK (DFFX1)          0.0000     0.3257 r
  library hold time                                                        -0.0250     0.3007
  data required time                                                                   0.3007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3007
  data arrival time                                                                   -0.5071
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_252_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2822     0.2822
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)   0.1732   0.0000   0.2822 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/Q (DFFX1)   0.0321   0.1835     0.4656 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (net)     1   2.2907     0.0000     0.4656 r
  core/be/be_calculator/calc_stage_reg/data_o[169] (bsg_dff_width_p415_0)   0.0000     0.4656 r
  core/be/be_calculator/calc_stage_r_2__csr_v_ (net)    2.2907              0.0000     0.4656 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (bsg_dff_width_p415_0)   0.0000     0.4656 r
  core/be/be_calculator/calc_stage_reg/data_i[252] (net)   2.2907           0.0000     0.4656 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/D (DFFX1)   0.0321   0.0000 &   0.4656 r
  data arrival time                                                                    0.4656

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2918     0.2918
  clock reconvergence pessimism                                            -0.0076     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_252_/CLK (DFFX1)          0.0000     0.2842 r
  library hold time                                                        -0.0250     0.2592
  data required time                                                                   0.2592
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2592
  data arrival time                                                                   -0.4656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2724     0.2724
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__76_/CLK (DFFX1)   0.1525   0.0000   0.2724 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__76_/Q (DFFX1)   0.0573   0.2192   0.4916 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__76_ (net)     1  14.4583   0.0000   0.4916 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U16/IN2 (AND2X1)   0.0573   -0.0106 &   0.4810 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U16/Q (AND2X1)     0.0347    0.0645     0.5454 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n306 (net)     1   4.8172    0.0000     0.5454 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/D (DFFX1)   0.0347   0.0001 &   0.5455 f
  data arrival time                                                                    0.5455

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3236     0.3236
  clock reconvergence pessimism                                            -0.0058     0.3178
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__76_/CLK (DFFX1)   0.0000   0.3178 r
  library hold time                                                         0.0213     0.3391
  data required time                                                                   0.3391
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3391
  data arrival time                                                                   -0.5455
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2064


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2707     0.2707
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.1524   0.0000   0.2707 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_24_/Q (DFFX1)   0.0339   0.1830   0.4538 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (net)     1   2.9498   0.0000   0.4538 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[24] (bsg_dff_width_p39_2)   0.0000   0.4538 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__24_ (net)   2.9498      0.0000     0.4538 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (bsg_dff_width_p39_3)   0.0000   0.4538 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[24] (net)   2.9498   0.0000   0.4538 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/D (DFFX1)   0.0339   0.0000 &   0.4538 r
  data arrival time                                                                    0.4538

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2783     0.2783
  clock reconvergence pessimism                                            -0.0058     0.2725
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_24_/CLK (DFFX1)   0.0000   0.2725 r
  library hold time                                                        -0.0252     0.2473
  data required time                                                                   0.2473
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2473
  data arrival time                                                                   -0.4538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_218_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_301_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3325     0.3325
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/CLK (DFFX1)   0.1766   0.0000   0.3325 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_218_/Q (DFFX1)   0.0585   0.2220     0.5546 f
  core/be/be_calculator/calc_stage_reg/data_o[218] (net)     4  15.0324     0.0000     0.5546 f
  core/be/be_calculator/calc_stage_reg/data_o[218] (bsg_dff_width_p415_0)   0.0000     0.5546 f
  core/be/be_calculator/commit_pkt_o[79] (net)         15.0324              0.0000     0.5546 f
  core/be/be_calculator/calc_stage_reg/data_i[301] (bsg_dff_width_p415_0)   0.0000     0.5546 f
  core/be/be_calculator/calc_stage_reg/data_i[301] (net)  15.0324           0.0000     0.5546 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_301_/D (DFFX1)   0.0585  -0.0008 &   0.5538 f
  data arrival time                                                                    0.5538

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3425     0.3425
  clock reconvergence pessimism                                            -0.0065     0.3360
  core/be/be_calculator/calc_stage_reg/data_r_reg_301_/CLK (DFFX1)          0.0000     0.3360 r
  library hold time                                                         0.0112     0.3473
  data required time                                                                   0.3473
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3473
  data arrival time                                                                   -0.5538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2725     0.2725
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__77_/CLK (DFFX1)   0.1525   0.0000   0.2725 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__77_/Q (DFFX1)   0.0519   0.2155   0.4880 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_0__77_ (net)     1  12.0645   0.0000   0.4880 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U18/IN2 (AND2X1)   0.0519   -0.0042 &   0.4837 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U18/Q (AND2X1)     0.0330    0.0621     0.5458 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n310 (net)     1   4.2806    0.0000     0.5458 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/D (DFFX1)   0.0330   0.0001 &   0.5459 f
  data arrival time                                                                    0.5459

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3236     0.3236
  clock reconvergence pessimism                                            -0.0058     0.3177
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__77_/CLK (DFFX1)   0.0000   0.3177 r
  library hold time                                                         0.0216     0.3394
  data required time                                                                   0.3394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3394
  data arrival time                                                                   -0.5459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2065


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_51_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_134_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3323     0.3323
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/CLK (DFFX1)   0.1766   0.0000    0.3323 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_51_/Q (DFFX1)   0.0330    0.1843     0.5166 r
  core/be/be_calculator/calc_stage_reg/data_o[51] (net)     1   2.6094      0.0000     0.5166 r
  core/be/be_calculator/calc_stage_reg/data_o[51] (bsg_dff_width_p415_0)    0.0000     0.5166 r
  core/be/be_calculator/calc_stage_r_0__pc__7_ (net)    2.6094              0.0000     0.5166 r
  core/be/be_calculator/calc_stage_reg/data_i[134] (bsg_dff_width_p415_0)   0.0000     0.5166 r
  core/be/be_calculator/calc_stage_reg/data_i[134] (net)   2.6094           0.0000     0.5166 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/D (DFFX1)   0.0330   0.0000 &   0.5166 r
  data arrival time                                                                    0.5166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3417     0.3417
  clock reconvergence pessimism                                            -0.0065     0.3352
  core/be/be_calculator/calc_stage_reg/data_r_reg_134_/CLK (DFFX1)          0.0000     0.3352 r
  library hold time                                                        -0.0253     0.3099
  data required time                                                                   0.3099
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3099
  data arrival time                                                                   -0.5166
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_257_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_340_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2759     0.2759
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/CLK (DFFX1)   0.1564   0.0000   0.2759 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_257_/Q (DFFX1)   0.0340   0.1834     0.4593 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (net)     1   2.9778     0.0000     0.4593 r
  core/be/be_calculator/calc_stage_reg/data_o[257] (bsg_dff_width_p415_0)   0.0000     0.4593 r
  core/be/be_calculator/calc_stage_r_3__pipe_int_v_ (net)   2.9778          0.0000     0.4593 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (bsg_dff_width_p415_0)   0.0000     0.4593 r
  core/be/be_calculator/calc_stage_reg/data_i[340] (net)   2.9778           0.0000     0.4593 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/D (DFFX1)   0.0340   0.0000 &   0.4593 r
  data arrival time                                                                    0.4593

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2855     0.2855
  clock reconvergence pessimism                                            -0.0076     0.2779
  core/be/be_calculator/calc_stage_reg/data_r_reg_340_/CLK (DFFX1)          0.0000     0.2779 r
  library hold time                                                        -0.0253     0.2526
  data required time                                                                   0.2526
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2526
  data arrival time                                                                   -0.4593
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2067


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_38_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_121_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2821     0.2821
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/CLK (DFFX1)   0.1732   0.0000    0.2821 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_38_/Q (DFFX1)   0.0325    0.1838     0.4659 r
  core/be/be_calculator/calc_stage_reg/data_o[38] (net)     1   2.4521      0.0000     0.4659 r
  core/be/be_calculator/calc_stage_reg/data_o[38] (bsg_dff_width_p415_0)    0.0000     0.4659 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__19_ (net)   2.4521   0.0000     0.4659 r
  core/be/be_calculator/calc_stage_reg/data_i[121] (bsg_dff_width_p415_0)   0.0000     0.4659 r
  core/be/be_calculator/calc_stage_reg/data_i[121] (net)   2.4521           0.0000     0.4659 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/D (DFFX1)   0.0325   0.0000 &   0.4659 r
  data arrival time                                                                    0.4659

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2918     0.2918
  clock reconvergence pessimism                                            -0.0076     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_121_/CLK (DFFX1)          0.0000     0.2842 r
  library hold time                                                        -0.0251     0.2591
  data required time                                                                   0.2591
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2591
  data arrival time                                                                   -0.4659
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_212_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3324     0.3324
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)   0.1766   0.0000   0.3324 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/Q (DFFX1)   0.0676   0.2276     0.5600 f
  core/be/be_calculator/calc_stage_reg/data_o[129] (net)     3  19.0530     0.0000     0.5600 f
  core/be/be_calculator/calc_stage_reg/data_o[129] (bsg_dff_width_p415_0)   0.0000     0.5600 f
  core/be/be_calculator/commit_pkt_o[34] (net)         19.0530              0.0000     0.5600 f
  core/be/be_calculator/calc_stage_reg/data_i[212] (bsg_dff_width_p415_0)   0.0000     0.5600 f
  core/be/be_calculator/calc_stage_reg/data_i[212] (net)  19.0530           0.0000     0.5600 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/D (DFFX1)   0.0676  -0.0091 &   0.5509 f
  data arrival time                                                                    0.5509

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3413     0.3413
  clock reconvergence pessimism                                            -0.0065     0.3348
  core/be/be_calculator/calc_stage_reg/data_r_reg_212_/CLK (DFFX1)          0.0000     0.3348 r
  library hold time                                                         0.0093     0.3441
  data required time                                                                   0.3441
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3441
  data arrival time                                                                   -0.5509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2068


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_53_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3330     0.3330
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/CLK (DFFX1)   0.1766   0.0000    0.3330 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_53_/Q (DFFX1)   0.0324    0.1840     0.5170 r
  core/be/be_calculator/calc_stage_reg/data_o[53] (net)     1   2.4042      0.0000     0.5170 r
  core/be/be_calculator/calc_stage_reg/data_o[53] (bsg_dff_width_p415_0)    0.0000     0.5170 r
  core/be/be_calculator/calc_stage_r_0__pc__9_ (net)    2.4042              0.0000     0.5170 r
  core/be/be_calculator/calc_stage_reg/data_i[136] (bsg_dff_width_p415_0)   0.0000     0.5170 r
  core/be/be_calculator/calc_stage_reg/data_i[136] (net)   2.4042           0.0000     0.5170 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/D (DFFX1)   0.0324   0.0000 &   0.5170 r
  data arrival time                                                                    0.5170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3418     0.3418
  clock reconvergence pessimism                                            -0.0065     0.3353
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)          0.0000     0.3353 r
  library hold time                                                        -0.0251     0.3102
  data required time                                                                   0.3102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3102
  data arrival time                                                                   -0.5170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2708     0.2708
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.1524   0.0000   0.2708 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_13_/Q (DFFX1)   0.0342   0.1832   0.4540 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (net)     1   3.0443   0.0000   0.4540 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[13] (bsg_dff_width_p39_2)   0.0000   0.4540 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__13_ (net)   3.0443      0.0000     0.4540 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (bsg_dff_width_p39_3)   0.0000   0.4540 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[13] (net)   3.0443   0.0000   0.4540 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/D (DFFX1)   0.0342   0.0000 &   0.4540 r
  data arrival time                                                                    0.4540

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2782     0.2782
  clock reconvergence pessimism                                            -0.0058     0.2724
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_13_/CLK (DFFX1)   0.0000   0.2724 r
  library hold time                                                        -0.0253     0.2471
  data required time                                                                   0.2471
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2471
  data arrival time                                                                   -0.4540
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_208_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2836     0.2836
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)   0.1732   0.0000   0.2836 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/Q (DFFX1)   0.0326   0.1838     0.4674 r
  core/be/be_calculator/calc_stage_reg/data_o[125] (net)     1   2.4735     0.0000     0.4674 r
  core/be/be_calculator/calc_stage_reg/data_o[125] (bsg_dff_width_p415_0)   0.0000     0.4674 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__23_ (net)   2.4735   0.0000     0.4674 r
  core/be/be_calculator/calc_stage_reg/data_i[208] (bsg_dff_width_p415_0)   0.0000     0.4674 r
  core/be/be_calculator/calc_stage_reg/data_i[208] (net)   2.4735           0.0000     0.4674 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/D (DFFX1)   0.0326   0.0000 &   0.4674 r
  data arrival time                                                                    0.4674

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2932     0.2932
  clock reconvergence pessimism                                            -0.0076     0.2856
  core/be/be_calculator/calc_stage_reg/data_r_reg_208_/CLK (DFFX1)          0.0000     0.2856 r
  library hold time                                                        -0.0251     0.2605
  data required time                                                                   0.2605
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2605
  data arrival time                                                                   -0.4674
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: clint/cmd_buffer/tail_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: clint/cmd_buffer/tail_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3009     0.3009
  clint/cmd_buffer/tail_r_reg/CLK (DFFX1)                         0.1293    0.0000     0.3009 r
  clint/cmd_buffer/tail_r_reg/QN (DFFX1)                          0.0462    0.1399     0.4408 f
  clint/cmd_buffer/n10 (net)                    1       2.6089              0.0000     0.4408 f
  clint/cmd_buffer/U12/IN3 (OA221X1)                              0.0462    0.0000 &   0.4408 f
  clint/cmd_buffer/U12/Q (OA221X1)                                0.0358    0.0828     0.5236 f
  clint/cmd_buffer/n15 (net)                    1       2.6929              0.0000     0.5236 f
  clint/cmd_buffer/tail_r_reg/D (DFFX1)                           0.0358    0.0000 &   0.5237 f
  data arrival time                                                                    0.5237

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3090     0.3090
  clock reconvergence pessimism                                            -0.0054     0.3036
  clint/cmd_buffer/tail_r_reg/CLK (DFFX1)                                   0.0000     0.3036 r
  library hold time                                                         0.0131     0.3167
  data required time                                                                   0.3167
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3167
  data arrival time                                                                   -0.5237
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2069


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_48_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_131_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3325     0.3325
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/CLK (DFFX1)   0.1766   0.0000    0.3325 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_48_/Q (DFFX1)   0.0334    0.1847     0.5172 r
  core/be/be_calculator/calc_stage_reg/data_o[48] (net)     1   2.7773      0.0000     0.5172 r
  core/be/be_calculator/calc_stage_reg/data_o[48] (bsg_dff_width_p415_0)    0.0000     0.5172 r
  core/be/be_calculator/calc_stage_r_0__pc__4_ (net)    2.7773              0.0000     0.5172 r
  core/be/be_calculator/calc_stage_reg/data_i[131] (bsg_dff_width_p415_0)   0.0000     0.5172 r
  core/be/be_calculator/calc_stage_reg/data_i[131] (net)   2.7773           0.0000     0.5172 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/D (DFFX1)   0.0334   0.0000 &   0.5172 r
  data arrival time                                                                    0.5172

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3422     0.3422
  clock reconvergence pessimism                                            -0.0065     0.3357
  core/be/be_calculator/calc_stage_reg/data_r_reg_131_/CLK (DFFX1)          0.0000     0.3357 r
  library hold time                                                        -0.0254     0.3103
  data required time                                                                   0.3103
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3103
  data arrival time                                                                   -0.5172
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2824     0.2824
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)   0.1732   0.0000    0.2824 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/Q (DFFX1)   0.0340    0.1847     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_o[16] (net)     1   2.9641      0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_o[16] (bsg_dff_width_p415_0)    0.0000     0.4672 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__4_ (net)   2.9641    0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_i[99] (bsg_dff_width_p415_0)    0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_i[99] (net)   2.9641            0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/D (DFFX1)   0.0340   -0.0011 &   0.4660 r
  data arrival time                                                                    0.4660

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  clock reconvergence pessimism                                            -0.0076     0.2846
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)           0.0000     0.2846 r
  library hold time                                                        -0.0255     0.2590
  data required time                                                                   0.2590
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2590
  data arrival time                                                                   -0.4660
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_233_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_316_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2747     0.2747
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/CLK (DFFX1)   0.1613   0.0000   0.2747 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_233_/Q (DFFX1)   0.0670   0.2260     0.5007 f
  core/be/be_calculator/calc_stage_reg/data_o[233] (net)     4  18.7995     0.0000     0.5007 f
  core/be/be_calculator/calc_stage_reg/data_o[233] (bsg_dff_width_p415_0)   0.0000     0.5007 f
  core/be/be_calculator/commit_pkt_o[94] (net)         18.7995              0.0000     0.5007 f
  core/be/be_calculator/calc_stage_reg/data_i[316] (bsg_dff_width_p415_0)   0.0000     0.5007 f
  core/be/be_calculator/calc_stage_reg/data_i[316] (net)  18.7995           0.0000     0.5007 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/D (DFFX1)   0.0670  -0.0005 &   0.5002 f
  data arrival time                                                                    0.5002

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2916     0.2916
  clock reconvergence pessimism                                            -0.0076     0.2840
  core/be/be_calculator/calc_stage_reg/data_r_reg_316_/CLK (DFFX1)          0.0000     0.2840 r
  library hold time                                                         0.0091     0.2932
  data required time                                                                   0.2932
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2932
  data arrival time                                                                   -0.5002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_245_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_328_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2745     0.2745
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/CLK (DFFX1)   0.1614   0.0000   0.2745 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_245_/Q (DFFX1)   0.0657   0.2252     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_o[245] (net)     4  18.1921     0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_o[245] (bsg_dff_width_p415_0)   0.0000     0.4997 f
  core/be/be_calculator/commit_pkt_o[106] (net)        18.1921              0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_i[328] (bsg_dff_width_p415_0)   0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_i[328] (net)  18.1921           0.0000     0.4997 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_328_/D (DFFX1)   0.0657   0.0008 &   0.5004 f
  data arrival time                                                                    0.5004

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2917     0.2917
  clock reconvergence pessimism                                            -0.0076     0.2841
  core/be/be_calculator/calc_stage_reg/data_r_reg_328_/CLK (DFFX1)          0.0000     0.2841 r
  library hold time                                                         0.0094     0.2934
  data required time                                                                   0.2934
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2934
  data arrival time                                                                   -0.5004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_136_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_219_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3330     0.3330
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/CLK (DFFX1)   0.1766   0.0000   0.3330 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_136_/Q (DFFX1)   0.0476   0.2146     0.5476 f
  core/be/be_calculator/calc_stage_reg/data_o[136] (net)     3  10.1784     0.0000     0.5476 f
  core/be/be_calculator/calc_stage_reg/data_o[136] (bsg_dff_width_p415_0)   0.0000     0.5476 f
  core/be/be_calculator/commit_pkt_o[41] (net)         10.1784              0.0000     0.5476 f
  core/be/be_calculator/calc_stage_reg/data_i[219] (bsg_dff_width_p415_0)   0.0000     0.5476 f
  core/be/be_calculator/calc_stage_reg/data_i[219] (net)  10.1784           0.0000     0.5476 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/D (DFFX1)   0.0476  -0.0008 &   0.5469 f
  data arrival time                                                                    0.5469

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3333     0.3333
  clock reconvergence pessimism                                            -0.0065     0.3268
  core/be/be_calculator/calc_stage_reg/data_r_reg_219_/CLK (DFFX1)          0.0000     0.3268 r
  library hold time                                                         0.0131     0.3399
  data required time                                                                   0.3399
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3399
  data arrival time                                                                   -0.5469
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2070


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_52_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_135_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3333     0.3333
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/CLK (DFFX1)   0.1773   0.0000    0.3333 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_52_/Q (DFFX1)   0.0319    0.1837     0.5170 r
  core/be/be_calculator/calc_stage_reg/data_o[52] (net)     1   2.2299      0.0000     0.5170 r
  core/be/be_calculator/calc_stage_reg/data_o[52] (bsg_dff_width_p415_0)    0.0000     0.5170 r
  core/be/be_calculator/calc_stage_r_0__pc__8_ (net)    2.2299              0.0000     0.5170 r
  core/be/be_calculator/calc_stage_reg/data_i[135] (bsg_dff_width_p415_0)   0.0000     0.5170 r
  core/be/be_calculator/calc_stage_reg/data_i[135] (net)   2.2299           0.0000     0.5170 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/D (DFFX1)   0.0319   0.0000 &   0.5170 r
  data arrival time                                                                    0.5170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3414     0.3414
  clock reconvergence pessimism                                            -0.0065     0.3350
  core/be/be_calculator/calc_stage_reg/data_r_reg_135_/CLK (DFFX1)          0.0000     0.3350 r
  library hold time                                                        -0.0250     0.3100
  data required time                                                                   0.3100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3100
  data arrival time                                                                   -0.5170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_82_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_165_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3244     0.3244
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/CLK (DFFX1)   0.1673   0.0000    0.3244 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_82_/Q (DFFX1)   0.0332    0.1837     0.5081 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (net)     1   2.6834      0.0000     0.5081 r
  core/be/be_calculator/calc_stage_reg/data_o[82] (bsg_dff_width_p415_0)    0.0000     0.5081 r
  core/be/be_calculator/calc_stage_r_0__pc__38_ (net)   2.6834              0.0000     0.5081 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (bsg_dff_width_p415_0)   0.0000     0.5081 r
  core/be/be_calculator/calc_stage_reg/data_i[165] (net)   2.6834           0.0000     0.5081 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/D (DFFX1)   0.0332   0.0000 &   0.5082 r
  data arrival time                                                                    0.5082

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3328     0.3328
  clock reconvergence pessimism                                            -0.0065     0.3263
  core/be/be_calculator/calc_stage_reg/data_r_reg_165_/CLK (DFFX1)          0.0000     0.3263 r
  library hold time                                                        -0.0252     0.3011
  data required time                                                                   0.3011
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3011
  data arrival time                                                                   -0.5082
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_63_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_146_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3235     0.3235
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/CLK (DFFX1)   0.1672   0.0000    0.3235 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_63_/Q (DFFX1)   0.0335    0.1840     0.5075 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (net)     1   2.8151      0.0000     0.5075 r
  core/be/be_calculator/calc_stage_reg/data_o[63] (bsg_dff_width_p415_0)    0.0000     0.5075 r
  core/be/be_calculator/calc_stage_r_0__pc__19_ (net)   2.8151              0.0000     0.5075 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (bsg_dff_width_p415_0)   0.0000     0.5075 r
  core/be/be_calculator/calc_stage_reg/data_i[146] (net)   2.8151           0.0000     0.5075 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/D (DFFX1)   0.0335   0.0000 &   0.5075 r
  data arrival time                                                                    0.5075

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3322     0.3322
  clock reconvergence pessimism                                            -0.0065     0.3257
  core/be/be_calculator/calc_stage_reg/data_r_reg_146_/CLK (DFFX1)          0.0000     0.3257 r
  library hold time                                                        -0.0253     0.3004
  data required time                                                                   0.3004
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3004
  data arrival time                                                                   -0.5075
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_213_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_296_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3337     0.3337
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/CLK (DFFX1)   0.1772   0.0000   0.3337 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_213_/Q (DFFX1)   0.0602   0.2231     0.5569 f
  core/be/be_calculator/calc_stage_reg/data_o[213] (net)     4  15.7893     0.0000     0.5569 f
  core/be/be_calculator/calc_stage_reg/data_o[213] (bsg_dff_width_p415_0)   0.0000     0.5569 f
  core/be/be_calculator/commit_pkt_o[74] (net)         15.7893              0.0000     0.5569 f
  core/be/be_calculator/calc_stage_reg/data_i[296] (bsg_dff_width_p415_0)   0.0000     0.5569 f
  core/be/be_calculator/calc_stage_reg/data_i[296] (net)  15.7893           0.0000     0.5569 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_296_/D (DFFX1)   0.0602  -0.0028 &   0.5540 f
  data arrival time                                                                    0.5540

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  clock reconvergence pessimism                                            -0.0065     0.3361
  core/be/be_calculator/calc_stage_reg/data_r_reg_296_/CLK (DFFX1)          0.0000     0.3361 r
  library hold time                                                         0.0108     0.3469
  data required time                                                                   0.3469
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3469
  data arrival time                                                                   -0.5540
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2071


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_39_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_122_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2824     0.2824
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/CLK (DFFX1)   0.1732   0.0000    0.2824 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_39_/Q (DFFX1)   0.0325    0.1838     0.4662 r
  core/be/be_calculator/calc_stage_reg/data_o[39] (net)     1   2.4416      0.0000     0.4662 r
  core/be/be_calculator/calc_stage_reg/data_o[39] (bsg_dff_width_p415_0)    0.0000     0.4662 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__20_ (net)   2.4416   0.0000     0.4662 r
  core/be/be_calculator/calc_stage_reg/data_i[122] (bsg_dff_width_p415_0)   0.0000     0.4662 r
  core/be/be_calculator/calc_stage_reg/data_i[122] (net)   2.4416           0.0000     0.4662 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/D (DFFX1)   0.0325   0.0000 &   0.4662 r
  data arrival time                                                                    0.4662

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2917     0.2917
  clock reconvergence pessimism                                            -0.0076     0.2841
  core/be/be_calculator/calc_stage_reg/data_r_reg_122_/CLK (DFFX1)          0.0000     0.2841 r
  library hold time                                                        -0.0251     0.2590
  data required time                                                                   0.2590
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2590
  data arrival time                                                                   -0.4662
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2691     0.2691
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0692   0.0000   0.2691 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0561   0.2073     0.4763 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     3  13.9559     0.0000     0.4763 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4763 f
  core/be/be_calculator/wb_pkt_o[51] (net)             13.9559              0.0000     0.4763 f
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_03_0)            0.0000     0.4763 f
  core/be/wb_pkt[51] (net)                             13.9559              0.0000     0.4763 f
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_03_0)                  0.0000     0.4763 f
  core/be/be_checker/wb_pkt_i[51] (net)                13.9559              0.0000     0.4763 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_03_0)          0.0000     0.4763 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      13.9559              0.0000     0.4763 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_03_0)   0.0000   0.4763 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  13.9559     0.0000     0.4763 f
  core/be/be_checker/scheduler/int_regfile/U203/INP (NBUFFX8)     0.0561   -0.0011 &   0.4752 f
  core/be/be_checker/scheduler/int_regfile/U203/Z (NBUFFX8)       0.0383    0.0758 @   0.5510 f
  core/be/be_checker/scheduler/int_regfile/n90 (net)     2  24.0117         0.0000     0.5510 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5510 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  24.0117   0.0000     0.5510 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[51] (saed90_64x32_2P)   0.0277  -0.0052 @   0.5458 f d 
  data arrival time                                                                    0.5458

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5458
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2821     0.2821
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/CLK (DFFX1)   0.1732   0.0000   0.2821 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/Q (DFFX1)   0.0757   0.2088   0.4909 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (net)     4  18.6206   0.0000   0.4909 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (bsg_dff_reset_en_width_p173_0)   0.0000   0.4909 r
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (net)  18.6206           0.0000     0.4909 r
  core/be/be_checker/scheduler/dispatch_pkt_o[230] (bp_be_scheduler_03_0)   0.0000     0.4909 r
  core/be/be_checker/dispatch_pkt_o[230] (net)         18.6206              0.0000     0.4909 r
  core/be/be_checker/dispatch_pkt_o[230] (bp_be_checker_top_03_0)           0.0000     0.4909 r
  core/be/dispatch_pkt[226] (net)                      18.6206              0.0000     0.4909 r
  core/be/be_calculator/dispatch_pkt_i[230] (bp_be_calculator_top_03_0)     0.0000     0.4909 r
  core/be/be_calculator/dispatch_pkt_i[230] (net)      18.6206              0.0000     0.4909 r
  core/be/be_calculator/calc_stage_reg/data_i[20] (bsg_dff_width_p415_0)    0.0000     0.4909 r
  core/be/be_calculator/calc_stage_reg/data_i[20] (net)  18.6206            0.0000     0.4909 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/D (DFFX1)   0.0757    0.0005 &   0.4914 r
  data arrival time                                                                    0.4914

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3281     0.3281
  clock reconvergence pessimism                                            -0.0076     0.3205
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/CLK (DFFX1)           0.0000     0.3205 r
  library hold time                                                        -0.0363     0.2842
  data required time                                                                   0.2842
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2842
  data arrival time                                                                   -0.4914
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_76_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_159_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3258     0.3258
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/CLK (DFFX1)   0.1673   0.0000    0.3258 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_76_/Q (DFFX1)   0.0335    0.1840     0.5098 r
  core/be/be_calculator/calc_stage_reg/data_o[76] (net)     1   2.8110      0.0000     0.5098 r
  core/be/be_calculator/calc_stage_reg/data_o[76] (bsg_dff_width_p415_0)    0.0000     0.5098 r
  core/be/be_calculator/calc_stage_r_0__pc__32_ (net)   2.8110              0.0000     0.5098 r
  core/be/be_calculator/calc_stage_reg/data_i[159] (bsg_dff_width_p415_0)   0.0000     0.5098 r
  core/be/be_calculator/calc_stage_reg/data_i[159] (net)   2.8110           0.0000     0.5098 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/D (DFFX1)   0.0335   0.0000 &   0.5098 r
  data arrival time                                                                    0.5098

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3344     0.3344
  clock reconvergence pessimism                                            -0.0065     0.3279
  core/be/be_calculator/calc_stage_reg/data_r_reg_159_/CLK (DFFX1)          0.0000     0.3279 r
  library hold time                                                        -0.0253     0.3026
  data required time                                                                   0.3026
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3026
  data arrival time                                                                   -0.5098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2072


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_68_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_151_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3339     0.3339
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/CLK (DFFX1)   0.1771   0.0000    0.3339 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_68_/Q (DFFX1)   0.0329    0.1843     0.5182 r
  core/be/be_calculator/calc_stage_reg/data_o[68] (net)     1   2.5736      0.0000     0.5182 r
  core/be/be_calculator/calc_stage_reg/data_o[68] (bsg_dff_width_p415_0)    0.0000     0.5182 r
  core/be/be_calculator/calc_stage_r_0__pc__24_ (net)   2.5736              0.0000     0.5182 r
  core/be/be_calculator/calc_stage_reg/data_i[151] (bsg_dff_width_p415_0)   0.0000     0.5182 r
  core/be/be_calculator/calc_stage_reg/data_i[151] (net)   2.5736           0.0000     0.5182 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/D (DFFX1)   0.0329   0.0000 &   0.5182 r
  data arrival time                                                                    0.5182

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3426     0.3426
  clock reconvergence pessimism                                            -0.0065     0.3361
  core/be/be_calculator/calc_stage_reg/data_r_reg_151_/CLK (DFFX1)          0.0000     0.3361 r
  library hold time                                                        -0.0253     0.3108
  data required time                                                                   0.3108
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3108
  data arrival time                                                                   -0.5182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2074


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_133_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_216_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3321     0.3321
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/CLK (DFFX1)   0.1766   0.0000   0.3321 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_133_/Q (DFFX1)   0.0609   0.2235     0.5556 f
  core/be/be_calculator/calc_stage_reg/data_o[133] (net)     3  16.0612     0.0000     0.5556 f
  core/be/be_calculator/calc_stage_reg/data_o[133] (bsg_dff_width_p415_0)   0.0000     0.5556 f
  core/be/be_calculator/commit_pkt_o[38] (net)         16.0612              0.0000     0.5556 f
  core/be/be_calculator/calc_stage_reg/data_i[216] (bsg_dff_width_p415_0)   0.0000     0.5556 f
  core/be/be_calculator/calc_stage_reg/data_i[216] (net)  16.0612           0.0000     0.5556 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/D (DFFX1)   0.0609  -0.0017 &   0.5539 f
  data arrival time                                                                    0.5539

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3423     0.3423
  clock reconvergence pessimism                                            -0.0065     0.3358
  core/be/be_calculator/calc_stage_reg/data_r_reg_216_/CLK (DFFX1)          0.0000     0.3358 r
  library hold time                                                         0.0107     0.3465
  data required time                                                                   0.3465
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3465
  data arrival time                                                                   -0.5539
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_66_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_149_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3238     0.3238
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/CLK (DFFX1)   0.1672   0.0000    0.3238 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_66_/Q (DFFX1)   0.0335    0.1839     0.5078 r
  core/be/be_calculator/calc_stage_reg/data_o[66] (net)     1   2.8075      0.0000     0.5078 r
  core/be/be_calculator/calc_stage_reg/data_o[66] (bsg_dff_width_p415_0)    0.0000     0.5078 r
  core/be/be_calculator/calc_stage_r_0__pc__22_ (net)   2.8075              0.0000     0.5078 r
  core/be/be_calculator/calc_stage_reg/data_i[149] (bsg_dff_width_p415_0)   0.0000     0.5078 r
  core/be/be_calculator/calc_stage_reg/data_i[149] (net)   2.8075           0.0000     0.5078 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/D (DFFX1)   0.0335   0.0000 &   0.5078 r
  data arrival time                                                                    0.5078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3321     0.3321
  clock reconvergence pessimism                                            -0.0065     0.3257
  core/be/be_calculator/calc_stage_reg/data_r_reg_149_/CLK (DFFX1)          0.0000     0.3257 r
  library hold time                                                        -0.0253     0.3003
  data required time                                                                   0.3003
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3003
  data arrival time                                                                   -0.5078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_99_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_182_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2825     0.2825
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/CLK (DFFX1)   0.1732   0.0000    0.2825 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_99_/Q (DFFX1)   0.0340    0.1847     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_o[99] (net)     1   2.9712      0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_o[99] (bsg_dff_width_p415_0)    0.0000     0.4672 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__4_ (net)   2.9712    0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_i[182] (bsg_dff_width_p415_0)   0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_i[182] (net)   2.9712           0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/D (DFFX1)   0.0340   0.0000 &   0.4673 r
  data arrival time                                                                    0.4673

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  clock reconvergence pessimism                                            -0.0076     0.2853
  core/be/be_calculator/calc_stage_reg/data_r_reg_182_/CLK (DFFX1)          0.0000     0.2853 r
  library hold time                                                        -0.0255     0.2597
  data required time                                                                   0.2597
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2597
  data arrival time                                                                   -0.4673
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_62_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_145_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3239     0.3239
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/CLK (DFFX1)   0.1672   0.0000    0.3239 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_62_/Q (DFFX1)   0.0336    0.1840     0.5079 r
  core/be/be_calculator/calc_stage_reg/data_o[62] (net)     1   2.8256      0.0000     0.5079 r
  core/be/be_calculator/calc_stage_reg/data_o[62] (bsg_dff_width_p415_0)    0.0000     0.5079 r
  core/be/be_calculator/calc_stage_r_0__pc__18_ (net)   2.8256              0.0000     0.5079 r
  core/be/be_calculator/calc_stage_reg/data_i[145] (bsg_dff_width_p415_0)   0.0000     0.5079 r
  core/be/be_calculator/calc_stage_reg/data_i[145] (net)   2.8256           0.0000     0.5079 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/D (DFFX1)   0.0336   0.0000 &   0.5079 r
  data arrival time                                                                    0.5079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3322     0.3322
  clock reconvergence pessimism                                            -0.0065     0.3257
  core/be/be_calculator/calc_stage_reg/data_r_reg_145_/CLK (DFFX1)          0.0000     0.3257 r
  library hold time                                                        -0.0253     0.3003
  data required time                                                                   0.3003
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3003
  data arrival time                                                                   -0.5079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2075


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_77_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_160_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3240     0.3240
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/CLK (DFFX1)   0.1672   0.0000    0.3240 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_77_/Q (DFFX1)   0.0339    0.1842     0.5082 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (net)     1   2.9304      0.0000     0.5082 r
  core/be/be_calculator/calc_stage_reg/data_o[77] (bsg_dff_width_p415_0)    0.0000     0.5082 r
  core/be/be_calculator/calc_stage_r_0__pc__33_ (net)   2.9304              0.0000     0.5082 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (bsg_dff_width_p415_0)   0.0000     0.5082 r
  core/be/be_calculator/calc_stage_reg/data_i[160] (net)   2.9304           0.0000     0.5082 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/D (DFFX1)   0.0339   0.0000 &   0.5082 r
  data arrival time                                                                    0.5082

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3326     0.3326
  clock reconvergence pessimism                                            -0.0065     0.3261
  core/be/be_calculator/calc_stage_reg/data_r_reg_160_/CLK (DFFX1)          0.0000     0.3261 r
  library hold time                                                        -0.0254     0.3007
  data required time                                                                   0.3007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3007
  data arrival time                                                                   -0.5082
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)   0.1732   0.0000    0.2833 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/Q (DFFX1)   0.0332    0.1842     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_o[14] (net)     1   2.6814      0.0000     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_o[14] (bsg_dff_width_p415_0)    0.0000     0.4675 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__2_ (net)   2.6814    0.0000     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_i[97] (bsg_dff_width_p415_0)    0.0000     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_i[97] (net)   2.6814            0.0000     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/D (DFFX1)   0.0332    0.0000 &   0.4676 r
  data arrival time                                                                    0.4676

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  clock reconvergence pessimism                                            -0.0076     0.2853
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)           0.0000     0.2853 r
  library hold time                                                        -0.0253     0.2600
  data required time                                                                   0.2600
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2600
  data arrival time                                                                   -0.4676
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_47_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_130_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3324     0.3324
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/CLK (DFFX1)   0.1766   0.0000    0.3324 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_47_/Q (DFFX1)   0.0342    0.1852     0.5176 r
  core/be/be_calculator/calc_stage_reg/data_o[47] (net)     1   3.0656      0.0000     0.5176 r
  core/be/be_calculator/calc_stage_reg/data_o[47] (bsg_dff_width_p415_0)    0.0000     0.5176 r
  core/be/be_calculator/calc_stage_r_0__pc__3_ (net)    3.0656              0.0000     0.5176 r
  core/be/be_calculator/calc_stage_reg/data_i[130] (bsg_dff_width_p415_0)   0.0000     0.5176 r
  core/be/be_calculator/calc_stage_reg/data_i[130] (net)   3.0656           0.0000     0.5176 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/D (DFFX1)   0.0342   0.0000 &   0.5176 r
  data arrival time                                                                    0.5176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3422     0.3422
  clock reconvergence pessimism                                            -0.0065     0.3357
  core/be/be_calculator/calc_stage_reg/data_r_reg_130_/CLK (DFFX1)          0.0000     0.3357 r
  library hold time                                                        -0.0257     0.3100
  data required time                                                                   0.3100
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3100
  data arrival time                                                                   -0.5176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_46_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_129_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3330     0.3330
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/CLK (DFFX1)   0.1767   0.0000    0.3330 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_46_/Q (DFFX1)   0.0325    0.1840     0.5170 r
  core/be/be_calculator/calc_stage_reg/data_o[46] (net)     1   2.4459      0.0000     0.5170 r
  core/be/be_calculator/calc_stage_reg/data_o[46] (bsg_dff_width_p415_0)    0.0000     0.5170 r
  core/be/be_calculator/calc_stage_r_0__pc__2_ (net)    2.4459              0.0000     0.5170 r
  core/be/be_calculator/calc_stage_reg/data_i[129] (bsg_dff_width_p415_0)   0.0000     0.5170 r
  core/be/be_calculator/calc_stage_reg/data_i[129] (net)   2.4459           0.0000     0.5170 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/D (DFFX1)   0.0325   0.0000 &   0.5171 r
  data arrival time                                                                    0.5171

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3411     0.3411
  clock reconvergence pessimism                                            -0.0065     0.3346
  core/be/be_calculator/calc_stage_reg/data_r_reg_129_/CLK (DFFX1)          0.0000     0.3346 r
  library hold time                                                        -0.0252     0.3094
  data required time                                                                   0.3094
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3094
  data arrival time                                                                   -0.5171
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_80_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_163_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3261     0.3261
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/CLK (DFFX1)   0.1673   0.0000    0.3261 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_80_/Q (DFFX1)   0.0325    0.1833     0.5094 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (net)     1   2.4295      0.0000     0.5094 r
  core/be/be_calculator/calc_stage_reg/data_o[80] (bsg_dff_width_p415_0)    0.0000     0.5094 r
  core/be/be_calculator/calc_stage_r_0__pc__36_ (net)   2.4295              0.0000     0.5094 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (bsg_dff_width_p415_0)   0.0000     0.5094 r
  core/be/be_calculator/calc_stage_reg/data_i[163] (net)   2.4295           0.0000     0.5094 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/D (DFFX1)   0.0325   0.0000 &   0.5094 r
  data arrival time                                                                    0.5094

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3332     0.3332
  clock reconvergence pessimism                                            -0.0065     0.3267
  core/be/be_calculator/calc_stage_reg/data_r_reg_163_/CLK (DFFX1)          0.0000     0.3267 r
  library hold time                                                        -0.0250     0.3017
  data required time                                                                   0.3017
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3017
  data arrival time                                                                   -0.5094
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0464   0.2006     0.4706 f
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     3   9.5876     0.0000     0.4706 f
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)   0.0000     0.4706 f
  core/be/be_calculator/wb_pkt_o[38] (net)              9.5876              0.0000     0.4706 f
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_03_0)            0.0000     0.4706 f
  core/be/wb_pkt[38] (net)                              9.5876              0.0000     0.4706 f
  core/be/icc_place124/INP (NBUFFX8)                              0.0464    0.0001 &   0.4707 f
  core/be/icc_place124/Z (NBUFFX8)                                0.0399    0.0741 @   0.5448 f
  core/be/n205 (net)                            3      27.0312              0.0000     0.5448 f
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_03_0)                  0.0000     0.5448 f
  core/be/be_checker/wb_pkt_i[38] (net)                27.0312              0.0000     0.5448 f
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_03_0)          0.0000     0.5448 f
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)      27.0312              0.0000     0.5448 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_03_0)   0.0000   0.5448 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)  27.0312     0.0000     0.5448 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5448 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (net)  27.0312   0.0000     0.5448 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[38] (saed90_64x32_2P)   0.0289   0.0014 @   0.5462 f d 
  data arrival time                                                                    0.5462

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5462
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_60_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_143_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3325     0.3325
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/CLK (DFFX1)   0.1766   0.0000    0.3325 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_60_/Q (DFFX1)   0.0333    0.1845     0.5170 r
  core/be/be_calculator/calc_stage_reg/data_o[60] (net)     1   2.7121      0.0000     0.5170 r
  core/be/be_calculator/calc_stage_reg/data_o[60] (bsg_dff_width_p415_0)    0.0000     0.5170 r
  core/be/be_calculator/calc_stage_r_0__pc__16_ (net)   2.7121              0.0000     0.5170 r
  core/be/be_calculator/calc_stage_reg/data_i[143] (bsg_dff_width_p415_0)   0.0000     0.5170 r
  core/be/be_calculator/calc_stage_reg/data_i[143] (net)   2.7121           0.0000     0.5170 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/D (DFFX1)   0.0333   0.0000 &   0.5170 r
  data arrival time                                                                    0.5170

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3413     0.3413
  clock reconvergence pessimism                                            -0.0065     0.3348
  core/be/be_calculator/calc_stage_reg/data_r_reg_143_/CLK (DFFX1)          0.0000     0.3348 r
  library hold time                                                        -0.0254     0.3094
  data required time                                                                   0.3094
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3094
  data arrival time                                                                   -0.5170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2076


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_98_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2832     0.2832
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)   0.1732   0.0000    0.2832 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/Q (DFFX1)   0.0334    0.1843     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_o[15] (net)     1   2.7605      0.0000     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_o[15] (bsg_dff_width_p415_0)    0.0000     0.4675 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__3_ (net)   2.7605    0.0000     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_i[98] (bsg_dff_width_p415_0)    0.0000     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_i[98] (net)   2.7605            0.0000     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/D (DFFX1)   0.0334    0.0000 &   0.4675 r
  data arrival time                                                                    0.4675

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2928     0.2928
  clock reconvergence pessimism                                            -0.0076     0.2852
  core/be/be_calculator/calc_stage_reg/data_r_reg_98_/CLK (DFFX1)           0.0000     0.2852 r
  library hold time                                                        -0.0254     0.2599
  data required time                                                                   0.2599
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2599
  data arrival time                                                                   -0.4675
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2077


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2716     0.2716
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.1524   0.0000   0.2716 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_16_/Q (DFFX1)   0.0343   0.1833   0.4549 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (net)     1   3.0835   0.0000   0.4549 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[16] (bsg_dff_width_p39_2)   0.0000   0.4549 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__16_ (net)   3.0835      0.0000     0.4549 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (bsg_dff_width_p39_3)   0.0000   0.4549 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[16] (net)   3.0835   0.0000   0.4549 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/D (DFFX1)   0.0343   0.0000 &   0.4549 r
  data arrival time                                                                    0.4549

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2784     0.2784
  clock reconvergence pessimism                                            -0.0058     0.2725
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_16_/CLK (DFFX1)   0.0000   0.2725 r
  library hold time                                                        -0.0253     0.2472
  data required time                                                                   0.2472
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2472
  data arrival time                                                                   -0.4549
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2077


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_9_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2817     0.2817
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/CLK (DFFX1)   0.1732   0.0000     0.2817 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_9_/Q (DFFX1)    0.0334    0.1844     0.4661 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (net)     1   2.7786       0.0000     0.4661 r
  core/be/be_calculator/calc_stage_reg/data_o[9] (bsg_dff_width_p415_0)     0.0000     0.4661 r
  core/be/be_calculator/calc_stage_r_0__instr_v_ (net)   2.7786             0.0000     0.4661 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (bsg_dff_width_p415_0)    0.0000     0.4661 r
  core/be/be_calculator/calc_stage_reg/data_i[92] (net)   2.7786            0.0000     0.4661 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/D (DFFX1)   0.0334    0.0000 &   0.4661 r
  data arrival time                                                                    0.4661

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2913     0.2913
  clock reconvergence pessimism                                            -0.0076     0.2837
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)           0.0000     0.2837 r
  library hold time                                                        -0.0254     0.2584
  data required time                                                                   0.2584
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2584
  data arrival time                                                                   -0.4661
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_mem/dcache/half_op_tl_r_reg
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/half_op_tv_r_reg
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2802     0.2802
  core/be/be_mem/dcache/half_op_tl_r_reg/CLK (DFFX1)              0.1686    0.0000     0.2802 r
  core/be/be_mem/dcache/half_op_tl_r_reg/Q (DFFX1)                0.0451    0.2122     0.4925 f
  core/be/be_mem/dcache/half_op_tl_r (net)      2       9.0742              0.0000     0.4925 f
  core/be/be_mem/dcache/U798/IN3 (AO22X1)                         0.0451   -0.0020 &   0.4904 f
  core/be/be_mem/dcache/U798/Q (AO22X1)                           0.0317    0.0661     0.5565 f
  core/be/be_mem/dcache/n821 (net)              1       2.3898              0.0000     0.5565 f
  core/be/be_mem/dcache/half_op_tv_r_reg/D (DFFX1)                0.0317    0.0000 &   0.5565 f
  data arrival time                                                                    0.5565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3324     0.3324
  clock reconvergence pessimism                                            -0.0020     0.3304
  core/be/be_mem/dcache/half_op_tv_r_reg/CLK (DFFX1)                        0.0000     0.3304 r
  library hold time                                                         0.0183     0.3487
  data required time                                                                   0.3487
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3487
  data arrival time                                                                   -0.5565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_178_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2832     0.2832
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)   0.1732   0.0000    0.2832 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/Q (DFFX1)   0.0333    0.1843     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_o[95] (net)     1   2.7283      0.0000     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_o[95] (bsg_dff_width_p415_0)    0.0000     0.4675 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__0_ (net)   2.7283    0.0000     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_i[178] (bsg_dff_width_p415_0)   0.0000     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_i[178] (net)   2.7283           0.0000     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/D (DFFX1)   0.0333   0.0000 &   0.4675 r
  data arrival time                                                                    0.4675

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2927     0.2927
  clock reconvergence pessimism                                            -0.0076     0.2851
  core/be/be_calculator/calc_stage_reg/data_r_reg_178_/CLK (DFFX1)          0.0000     0.2851 r
  library hold time                                                        -0.0253     0.2597
  data required time                                                                   0.2597
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2597
  data arrival time                                                                   -0.4675
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_56_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_139_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3329     0.3329
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/CLK (DFFX1)   0.1766   0.0000    0.3329 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_56_/Q (DFFX1)   0.0334    0.1846     0.5175 r
  core/be/be_calculator/calc_stage_reg/data_o[56] (net)     1   2.7526      0.0000     0.5175 r
  core/be/be_calculator/calc_stage_reg/data_o[56] (bsg_dff_width_p415_0)    0.0000     0.5175 r
  core/be/be_calculator/calc_stage_r_0__pc__12_ (net)   2.7526              0.0000     0.5175 r
  core/be/be_calculator/calc_stage_reg/data_i[139] (bsg_dff_width_p415_0)   0.0000     0.5175 r
  core/be/be_calculator/calc_stage_reg/data_i[139] (net)   2.7526           0.0000     0.5175 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/D (DFFX1)   0.0334   0.0000 &   0.5175 r
  data arrival time                                                                    0.5175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3416     0.3416
  clock reconvergence pessimism                                            -0.0065     0.3351
  core/be/be_calculator/calc_stage_reg/data_r_reg_139_/CLK (DFFX1)          0.0000     0.3351 r
  library hold time                                                        -0.0254     0.3097
  data required time                                                                   0.3097
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3097
  data arrival time                                                                   -0.5175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_154_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3335     0.3335
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/CLK (DFFX1)   0.1772   0.0000    0.3335 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_71_/Q (DFFX1)   0.0335    0.1847     0.5182 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (net)     1   2.7947      0.0000     0.5182 r
  core/be/be_calculator/calc_stage_reg/data_o[71] (bsg_dff_width_p415_0)    0.0000     0.5182 r
  core/be/be_calculator/calc_stage_r_0__pc__27_ (net)   2.7947              0.0000     0.5182 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (bsg_dff_width_p415_0)   0.0000     0.5182 r
  core/be/be_calculator/calc_stage_reg/data_i[154] (net)   2.7947           0.0000     0.5182 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/D (DFFX1)   0.0335   0.0000 &   0.5183 r
  data arrival time                                                                    0.5183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  clock reconvergence pessimism                                            -0.0065     0.3359
  core/be/be_calculator/calc_stage_reg/data_r_reg_154_/CLK (DFFX1)          0.0000     0.3359 r
  library hold time                                                        -0.0255     0.3104
  data required time                                                                   0.3104
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3104
  data arrival time                                                                   -0.5183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_57_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_140_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3240     0.3240
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/CLK (DFFX1)   0.1672   0.0000    0.3240 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_57_/Q (DFFX1)   0.0341    0.1844     0.5084 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (net)     1   3.0355      0.0000     0.5084 r
  core/be/be_calculator/calc_stage_reg/data_o[57] (bsg_dff_width_p415_0)    0.0000     0.5084 r
  core/be/be_calculator/calc_stage_r_0__pc__13_ (net)   3.0355              0.0000     0.5084 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (bsg_dff_width_p415_0)   0.0000     0.5084 r
  core/be/be_calculator/calc_stage_reg/data_i[140] (net)   3.0355           0.0000     0.5084 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/D (DFFX1)   0.0341   0.0000 &   0.5084 r
  data arrival time                                                                    0.5084

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3325     0.3325
  clock reconvergence pessimism                                            -0.0065     0.3260
  core/be/be_calculator/calc_stage_reg/data_r_reg_140_/CLK (DFFX1)          0.0000     0.3260 r
  library hold time                                                        -0.0255     0.3005
  data required time                                                                   0.3005
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3005
  data arrival time                                                                   -0.5084
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2078


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_59_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_142_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3323     0.3323
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/CLK (DFFX1)   0.1766   0.0000    0.3323 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_59_/Q (DFFX1)   0.0337    0.1848     0.5171 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (net)     1   2.8573      0.0000     0.5171 r
  core/be/be_calculator/calc_stage_reg/data_o[59] (bsg_dff_width_p415_0)    0.0000     0.5171 r
  core/be/be_calculator/calc_stage_r_0__pc__15_ (net)   2.8573              0.0000     0.5171 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (bsg_dff_width_p415_0)   0.0000     0.5171 r
  core/be/be_calculator/calc_stage_reg/data_i[142] (net)   2.8573           0.0000     0.5171 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/D (DFFX1)   0.0337   0.0000 &   0.5171 r
  data arrival time                                                                    0.5171

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3412     0.3412
  clock reconvergence pessimism                                            -0.0065     0.3347
  core/be/be_calculator/calc_stage_reg/data_r_reg_142_/CLK (DFFX1)          0.0000     0.3347 r
  library hold time                                                        -0.0255     0.3092
  data required time                                                                   0.3092
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3092
  data arrival time                                                                   -0.5171
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_243_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2691     0.2691
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/CLK (DFFX1)   0.0692   0.0000   0.2691 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_243_/Q (DFFX1)   0.0561   0.2073     0.4763 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (net)     3  13.9559     0.0000     0.4763 f
  core/be/be_calculator/comp_stage_reg/data_o[243] (bsg_dff_width_p320_0)   0.0000     0.4763 f
  core/be/be_calculator/wb_pkt_o[51] (net)             13.9559              0.0000     0.4763 f
  core/be/be_calculator/wb_pkt_o[51] (bp_be_calculator_top_03_0)            0.0000     0.4763 f
  core/be/wb_pkt[51] (net)                             13.9559              0.0000     0.4763 f
  core/be/be_checker/wb_pkt_i[51] (bp_be_checker_top_03_0)                  0.0000     0.4763 f
  core/be/be_checker/wb_pkt_i[51] (net)                13.9559              0.0000     0.4763 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (bp_be_scheduler_03_0)          0.0000     0.4763 f
  core/be/be_checker/scheduler/wb_pkt_i[51] (net)      13.9559              0.0000     0.4763 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (bp_be_regfile_03_0)   0.0000   0.4763 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[51] (net)  13.9559     0.0000     0.4763 f
  core/be/be_checker/scheduler/int_regfile/U203/INP (NBUFFX8)     0.0561   -0.0011 &   0.4752 f
  core/be/be_checker/scheduler/int_regfile/U203/Z (NBUFFX8)       0.0383    0.0758 @   0.5510 f
  core/be/be_checker/scheduler/int_regfile/n90 (net)     2  24.0117         0.0000     0.5510 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5510 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[51] (net)  24.0117   0.0000     0.5510 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[51] (saed90_64x32_2P)   0.0277  -0.0058 @   0.5452 f d 
  data arrival time                                                                    0.5452

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5452
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_81_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_164_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3260     0.3260
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/CLK (DFFX1)   0.1673   0.0000    0.3260 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_81_/Q (DFFX1)   0.0343    0.1845     0.5104 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (net)     1   3.0880      0.0000     0.5104 r
  core/be/be_calculator/calc_stage_reg/data_o[81] (bsg_dff_width_p415_0)    0.0000     0.5104 r
  core/be/be_calculator/calc_stage_r_0__pc__37_ (net)   3.0880              0.0000     0.5104 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (bsg_dff_width_p415_0)   0.0000     0.5104 r
  core/be/be_calculator/calc_stage_reg/data_i[164] (net)   3.0880           0.0000     0.5104 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/D (DFFX1)   0.0343   0.0000 &   0.5105 r
  data arrival time                                                                    0.5105

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3346     0.3346
  clock reconvergence pessimism                                            -0.0065     0.3281
  core/be/be_calculator/calc_stage_reg/data_r_reg_164_/CLK (DFFX1)          0.0000     0.3281 r
  library hold time                                                        -0.0255     0.3025
  data required time                                                                   0.3025
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3025
  data arrival time                                                                   -0.5105
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2079


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_111_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_194_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2721     0.2721
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/CLK (DFFX1)   0.1564   0.0000   0.2721 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_111_/Q (DFFX1)   0.0348   0.1839     0.4561 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (net)     1   3.2811     0.0000     0.4561 r
  core/be/be_calculator/calc_stage_reg/data_o[111] (bsg_dff_width_p415_0)   0.0000     0.4561 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__9_ (net)   3.2811    0.0000     0.4561 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (bsg_dff_width_p415_0)   0.0000     0.4561 r
  core/be/be_calculator/calc_stage_reg/data_i[194] (net)   3.2811           0.0000     0.4561 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/D (DFFX1)   0.0348   0.0000 &   0.4561 r
  data arrival time                                                                    0.4561

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2813     0.2813
  clock reconvergence pessimism                                            -0.0076     0.2737
  core/be/be_calculator/calc_stage_reg/data_r_reg_194_/CLK (DFFX1)          0.0000     0.2737 r
  library hold time                                                        -0.0255     0.2481
  data required time                                                                   0.2481
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2481
  data arrival time                                                                   -0.4561
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_120_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_203_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2828     0.2828
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/CLK (DFFX1)   0.1732   0.0000   0.2828 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_120_/Q (DFFX1)   0.0335   0.1844     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (net)     1   2.7934     0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_o[120] (bsg_dff_width_p415_0)   0.0000     0.4672 r
  core/be/be_calculator/calc_stage_r_1__instr__fields__18_ (net)   2.7934   0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (bsg_dff_width_p415_0)   0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_i[203] (net)   2.7934           0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/D (DFFX1)   0.0335   0.0000 &   0.4672 r
  data arrival time                                                                    0.4672

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  clock reconvergence pessimism                                            -0.0076     0.2846
  core/be/be_calculator/calc_stage_reg/data_r_reg_203_/CLK (DFFX1)          0.0000     0.2846 r
  library hold time                                                        -0.0254     0.2592
  data required time                                                                   0.2592
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2592
  data arrival time                                                                   -0.4672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3182     0.3182
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/CLK (DFFX1)   0.2518   0.0000   0.3182 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_79_/Q (DFFX1)   0.0583   0.2282   0.5464 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (net)     4  14.9497   0.0000   0.5464 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[79] (bsg_dff_reset_en_width_p173_0)   0.0000   0.5464 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (net)  14.9497           0.0000     0.5464 f
  core/be/be_checker/scheduler/dispatch_pkt_o[231] (bp_be_scheduler_03_0)   0.0000     0.5464 f
  core/be/be_checker/dispatch_pkt_o[231] (net)         14.9497              0.0000     0.5464 f
  core/be/be_checker/dispatch_pkt_o[231] (bp_be_checker_top_03_0)           0.0000     0.5464 f
  core/be/dispatch_pkt[227] (net)                      14.9497              0.0000     0.5464 f
  core/be/be_calculator/dispatch_pkt_i[231] (bp_be_calculator_top_03_0)     0.0000     0.5464 f
  core/be/be_calculator/dispatch_pkt_i[231] (net)      14.9497              0.0000     0.5464 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (bsg_dff_width_p415_0)    0.0000     0.5464 f
  core/be/be_calculator/calc_stage_reg/data_i[21] (net)  14.9497            0.0000     0.5464 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/D (DFFX1)   0.0583   -0.0009 &   0.5455 f
  data arrival time                                                                    0.5455

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3281     0.3281
  clock reconvergence pessimism                                            -0.0076     0.3205
  core/be/be_calculator/calc_stage_reg/data_r_reg_21_/CLK (DFFX1)           0.0000     0.3205 r
  library hold time                                                         0.0170     0.3374
  data required time                                                                   0.3374
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3374
  data arrival time                                                                   -0.5455
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_42_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_125_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2835     0.2835
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/CLK (DFFX1)   0.1732   0.0000    0.2835 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_42_/Q (DFFX1)   0.0338    0.1846     0.4682 r
  core/be/be_calculator/calc_stage_reg/data_o[42] (net)     1   2.9138      0.0000     0.4682 r
  core/be/be_calculator/calc_stage_reg/data_o[42] (bsg_dff_width_p415_0)    0.0000     0.4682 r
  core/be/be_calculator/calc_stage_r_0__instr__fields__23_ (net)   2.9138   0.0000     0.4682 r
  core/be/be_calculator/calc_stage_reg/data_i[125] (bsg_dff_width_p415_0)   0.0000     0.4682 r
  core/be/be_calculator/calc_stage_reg/data_i[125] (net)   2.9138           0.0000     0.4682 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/D (DFFX1)   0.0338   0.0000 &   0.4682 r
  data arrival time                                                                    0.4682

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2932     0.2932
  clock reconvergence pessimism                                            -0.0076     0.2856
  core/be/be_calculator/calc_stage_reg/data_r_reg_125_/CLK (DFFX1)          0.0000     0.2856 r
  library hold time                                                        -0.0255     0.2601
  data required time                                                                   0.2601
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2601
  data arrival time                                                                   -0.4682
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2080


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_95_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2833     0.2833
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/CLK (DFFX1)   0.1732   0.0000    0.2833 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_12_/Q (DFFX1)   0.0338    0.1846     0.4678 r
  core/be/be_calculator/calc_stage_reg/data_o[12] (net)     1   2.8911      0.0000     0.4678 r
  core/be/be_calculator/calc_stage_reg/data_o[12] (bsg_dff_width_p415_0)    0.0000     0.4678 r
  core/be/be_calculator/calc_stage_r_0__instr__opcode__0_ (net)   2.8911    0.0000     0.4678 r
  core/be/be_calculator/calc_stage_reg/data_i[95] (bsg_dff_width_p415_0)    0.0000     0.4678 r
  core/be/be_calculator/calc_stage_reg/data_i[95] (net)   2.8911            0.0000     0.4678 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/D (DFFX1)   0.0338    0.0000 &   0.4679 r
  data arrival time                                                                    0.4679

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2929     0.2929
  clock reconvergence pessimism                                            -0.0076     0.2853
  core/be/be_calculator/calc_stage_reg/data_r_reg_95_/CLK (DFFX1)           0.0000     0.2853 r
  library hold time                                                        -0.0255     0.2598
  data required time                                                                   0.2598
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2598
  data arrival time                                                                   -0.4679
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2715     0.2715
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.1524   0.0000   0.2715 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_14_/Q (DFFX1)   0.0356   0.1841   0.4556 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (net)     1   3.5463   0.0000   0.4556 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[14] (bsg_dff_width_p39_2)   0.0000   0.4556 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__14_ (net)   3.5463      0.0000     0.4556 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (bsg_dff_width_p39_3)   0.0000   0.4556 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[14] (net)   3.5463   0.0000   0.4556 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/D (DFFX1)   0.0356   0.0000 &   0.4556 r
  data arrival time                                                                    0.4556

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2791     0.2791
  clock reconvergence pessimism                                            -0.0058     0.2733
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_14_/CLK (DFFX1)   0.0000   0.2733 r
  library hold time                                                        -0.0257     0.2476
  data required time                                                                   0.2476
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2476
  data arrival time                                                                   -0.4556
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2081


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_70_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_153_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3334     0.3334
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/CLK (DFFX1)   0.1771   0.0000    0.3334 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_70_/Q (DFFX1)   0.0334    0.1847     0.5181 r
  core/be/be_calculator/calc_stage_reg/data_o[70] (net)     1   2.7603      0.0000     0.5181 r
  core/be/be_calculator/calc_stage_reg/data_o[70] (bsg_dff_width_p415_0)    0.0000     0.5181 r
  core/be/be_calculator/calc_stage_r_0__pc__26_ (net)   2.7603              0.0000     0.5181 r
  core/be/be_calculator/calc_stage_reg/data_i[153] (bsg_dff_width_p415_0)   0.0000     0.5181 r
  core/be/be_calculator/calc_stage_reg/data_i[153] (net)   2.7603           0.0000     0.5181 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/D (DFFX1)   0.0334   0.0000 &   0.5181 r
  data arrival time                                                                    0.5181

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3419     0.3419
  clock reconvergence pessimism                                            -0.0065     0.3354
  core/be/be_calculator/calc_stage_reg/data_r_reg_153_/CLK (DFFX1)          0.0000     0.3354 r
  library hold time                                                        -0.0254     0.3099
  data required time                                                                   0.3099
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3099
  data arrival time                                                                   -0.5181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_227_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2705     0.2705
  core/be/be_calculator/comp_stage_reg/data_r_reg_227_/CLK (DFFX1)   0.0693   0.0000   0.2705 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_227_/Q (DFFX1)   0.0495   0.2027     0.4732 f
  core/be/be_calculator/comp_stage_reg/data_o[227] (net)     3  10.9624     0.0000     0.4732 f
  core/be/be_calculator/comp_stage_reg/data_o[227] (bsg_dff_width_p320_0)   0.0000     0.4732 f
  core/be/be_calculator/wb_pkt_o[35] (net)             10.9624              0.0000     0.4732 f
  core/be/be_calculator/wb_pkt_o[35] (bp_be_calculator_top_03_0)            0.0000     0.4732 f
  core/be/wb_pkt[35] (net)                             10.9624              0.0000     0.4732 f
  core/be/icc_place78/INP (NBUFFX8)                               0.0495    0.0001 &   0.4733 f
  core/be/icc_place78/Z (NBUFFX8)                                 0.0437    0.0772 @   0.5505 f
  core/be/n126 (net)                            3      35.8309              0.0000     0.5505 f
  core/be/be_checker/wb_pkt_i[35] (bp_be_checker_top_03_0)                  0.0000     0.5505 f
  core/be/be_checker/wb_pkt_i[35] (net)                35.8309              0.0000     0.5505 f
  core/be/be_checker/scheduler/wb_pkt_i[35] (bp_be_scheduler_03_0)          0.0000     0.5505 f
  core/be/be_checker/scheduler/wb_pkt_i[35] (net)      35.8309              0.0000     0.5505 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[35] (bp_be_regfile_03_0)   0.0000   0.5505 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[35] (net)  35.8309     0.0000     0.5505 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[35] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5505 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[35] (net)  35.8309   0.0000     0.5505 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[35] (saed90_64x32_2P)   0.0437  -0.0038 @   0.5468 f d 
  data arrival time                                                                    0.5468

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5468
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_49_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_132_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3331     0.3331
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/CLK (DFFX1)   0.1774   0.0000    0.3331 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_49_/Q (DFFX1)   0.0343    0.1853     0.5184 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (net)     1   3.0855      0.0000     0.5184 r
  core/be/be_calculator/calc_stage_reg/data_o[49] (bsg_dff_width_p415_0)    0.0000     0.5184 r
  core/be/be_calculator/calc_stage_r_0__pc__5_ (net)    3.0855              0.0000     0.5184 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (bsg_dff_width_p415_0)   0.0000     0.5184 r
  core/be/be_calculator/calc_stage_reg/data_i[132] (net)   3.0855           0.0000     0.5184 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/D (DFFX1)   0.0343  -0.0004 &   0.5179 r
  data arrival time                                                                    0.5179

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3419     0.3419
  clock reconvergence pessimism                                            -0.0065     0.3354
  core/be/be_calculator/calc_stage_reg/data_r_reg_132_/CLK (DFFX1)          0.0000     0.3354 r
  library hold time                                                        -0.0257     0.3097
  data required time                                                                   0.3097
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3097
  data arrival time                                                                   -0.5179
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_253_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_253_/Q (DFFX1)   0.0681   0.1928     0.4627 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (net)     3  15.7035     0.0000     0.4627 r
  core/be/be_calculator/comp_stage_reg/data_o[253] (bsg_dff_width_p320_0)   0.0000     0.4627 r
  core/be/be_calculator/wb_pkt_o[61] (net)             15.7035              0.0000     0.4627 r
  core/be/be_calculator/wb_pkt_o[61] (bp_be_calculator_top_03_0)            0.0000     0.4627 r
  core/be/wb_pkt[61] (net)                             15.7035              0.0000     0.4627 r
  core/be/be_checker/wb_pkt_i[61] (bp_be_checker_top_03_0)                  0.0000     0.4627 r
  core/be/be_checker/wb_pkt_i[61] (net)                15.7035              0.0000     0.4627 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (bp_be_scheduler_03_0)          0.0000     0.4627 r
  core/be/be_checker/scheduler/wb_pkt_i[61] (net)      15.7035              0.0000     0.4627 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (bp_be_regfile_03_0)   0.0000   0.4627 r
  core/be/be_checker/scheduler/int_regfile/rd_data_i[61] (net)  15.7035     0.0000     0.4627 r
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[61] (bsg_dff_width_p68_0)   0.0000   0.4627 r
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_i[61] (net)  15.7035   0.0000   0.4627 r
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_61_/D (DFFX1)   0.0681  -0.0063 &   0.4564 r
  data arrival time                                                                    0.4564

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2922     0.2922
  clock reconvergence pessimism                                            -0.0084     0.2839
  core/be/be_checker/scheduler/int_regfile/rw_fwd_reg/data_r_reg_61_/CLK (DFFX1)   0.0000   0.2839 r
  library hold time                                                        -0.0356     0.2482
  data required time                                                                   0.2482
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2482
  data arrival time                                                                   -0.4564
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2082


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_169_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2821     0.2821
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)   0.1732   0.0000    0.2821 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/Q (DFFX1)   0.0341    0.1848     0.4669 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (net)     1   3.0001      0.0000     0.4669 r
  core/be/be_calculator/calc_stage_reg/data_o[86] (bsg_dff_width_p415_0)    0.0000     0.4669 r
  core/be/be_calculator/calc_stage_r_1__csr_v_ (net)    3.0001              0.0000     0.4669 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (bsg_dff_width_p415_0)   0.0000     0.4669 r
  core/be/be_calculator/calc_stage_reg/data_i[169] (net)   3.0001           0.0000     0.4669 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/D (DFFX1)   0.0341   0.0000 &   0.4669 r
  data arrival time                                                                    0.4669

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2918     0.2918
  clock reconvergence pessimism                                            -0.0076     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_169_/CLK (DFFX1)          0.0000     0.2842 r
  library hold time                                                        -0.0256     0.2586
  data required time                                                                   0.2586
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2586
  data arrival time                                                                   -0.4669
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_55_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_138_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3330     0.3330
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/CLK (DFFX1)   0.1767   0.0000    0.3330 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_55_/Q (DFFX1)   0.0339    0.1850     0.5180 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (net)     1   2.9500      0.0000     0.5180 r
  core/be/be_calculator/calc_stage_reg/data_o[55] (bsg_dff_width_p415_0)    0.0000     0.5180 r
  core/be/be_calculator/calc_stage_r_0__pc__11_ (net)   2.9500              0.0000     0.5180 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (bsg_dff_width_p415_0)   0.0000     0.5180 r
  core/be/be_calculator/calc_stage_reg/data_i[138] (net)   2.9500           0.0000     0.5180 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/D (DFFX1)   0.0339   0.0000 &   0.5180 r
  data arrival time                                                                    0.5180

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3417     0.3417
  clock reconvergence pessimism                                            -0.0065     0.3353
  core/be/be_calculator/calc_stage_reg/data_r_reg_138_/CLK (DFFX1)          0.0000     0.3353 r
  library hold time                                                        -0.0256     0.3097
  data required time                                                                   0.3097
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3097
  data arrival time                                                                   -0.5180
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3338     0.3338
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)   0.1770   0.0000    0.3338 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)   0.0338    0.1849     0.5187 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)     1   2.8963      0.0000     0.5187 r
  core/be/be_calculator/calc_stage_reg/data_o[64] (bsg_dff_width_p415_0)    0.0000     0.5187 r
  core/be/be_calculator/calc_stage_r_0__pc__20_ (net)   2.8963              0.0000     0.5187 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (bsg_dff_width_p415_0)   0.0000     0.5187 r
  core/be/be_calculator/calc_stage_reg/data_i[147] (net)   2.8963           0.0000     0.5187 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)   0.0338   0.0000 &   0.5187 r
  data arrival time                                                                    0.5187

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3424     0.3424
  clock reconvergence pessimism                                            -0.0065     0.3359
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)          0.0000     0.3359 r
  library hold time                                                        -0.0255     0.3103
  data required time                                                                   0.3103
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3103
  data arrival time                                                                   -0.5187
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2083


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_97_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_180_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2832     0.2832
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/CLK (DFFX1)   0.1732   0.0000    0.2832 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_97_/Q (DFFX1)   0.0333    0.1843     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_o[97] (net)     1   2.7237      0.0000     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_o[97] (bsg_dff_width_p415_0)    0.0000     0.4675 r
  core/be/be_calculator/calc_stage_r_1__instr__opcode__2_ (net)   2.7237    0.0000     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_i[180] (bsg_dff_width_p415_0)   0.0000     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_i[180] (net)   2.7237           0.0000     0.4675 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/D (DFFX1)   0.0333   0.0000 &   0.4675 r
  data arrival time                                                                    0.4675

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2921     0.2921
  clock reconvergence pessimism                                            -0.0076     0.2844
  core/be/be_calculator/calc_stage_reg/data_r_reg_180_/CLK (DFFX1)          0.0000     0.2844 r
  library hold time                                                        -0.0253     0.2591
  data required time                                                                   0.2591
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2591
  data arrival time                                                                   -0.4675
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_230_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem1
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2700     0.2700
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/CLK (DFFX1)   0.0693   0.0000   0.2700 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_230_/Q (DFFX1)   0.0464   0.2006     0.4706 f
  core/be/be_calculator/comp_stage_reg/data_o[230] (net)     3   9.5876     0.0000     0.4706 f
  core/be/be_calculator/comp_stage_reg/data_o[230] (bsg_dff_width_p320_0)   0.0000     0.4706 f
  core/be/be_calculator/wb_pkt_o[38] (net)              9.5876              0.0000     0.4706 f
  core/be/be_calculator/wb_pkt_o[38] (bp_be_calculator_top_03_0)            0.0000     0.4706 f
  core/be/wb_pkt[38] (net)                              9.5876              0.0000     0.4706 f
  core/be/icc_place124/INP (NBUFFX8)                              0.0464    0.0001 &   0.4707 f
  core/be/icc_place124/Z (NBUFFX8)                                0.0399    0.0741 @   0.5448 f
  core/be/n205 (net)                            3      27.0312              0.0000     0.5448 f
  core/be/be_checker/wb_pkt_i[38] (bp_be_checker_top_03_0)                  0.0000     0.5448 f
  core/be/be_checker/wb_pkt_i[38] (net)                27.0312              0.0000     0.5448 f
  core/be/be_checker/scheduler/wb_pkt_i[38] (bp_be_scheduler_03_0)          0.0000     0.5448 f
  core/be/be_checker/scheduler/wb_pkt_i[38] (net)      27.0312              0.0000     0.5448 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (bp_be_regfile_03_0)   0.0000   0.5448 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[38] (net)  27.0312     0.0000     0.5448 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5448 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[38] (net)  27.0312   0.0000     0.5448 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/I2[38] (saed90_64x32_2P)   0.0289   0.0009 @   0.5457 f d 
  data arrival time                                                                    0.5457

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2956     0.2956
  clock reconvergence pessimism                                            -0.0084     0.2873
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem1/CE2 (saed90_64x32_2P)   0.0000   0.2873 r
  library hold time                                                         0.0500     0.3373
  data required time                                                                   0.3373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3373
  data arrival time                                                                   -0.5457
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2084


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_240_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_323_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3345     0.3345
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/CLK (DFFX1)   0.1767   0.0000   0.3345 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_240_/Q (DFFX1)   0.0584   0.2219     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_o[240] (net)     4  14.9594     0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_o[240] (bsg_dff_width_p415_0)   0.0000     0.5564 f
  core/be/be_calculator/commit_pkt_o[101] (net)        14.9594              0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_i[323] (bsg_dff_width_p415_0)   0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_i[323] (net)  14.9594           0.0000     0.5564 f
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/D (DFFX1)   0.0584   0.0001 &   0.5565 f
  data arrival time                                                                    0.5565

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3432     0.3432
  clock reconvergence pessimism                                            -0.0065     0.3367
  core/be/be_calculator/calc_stage_reg/data_r_reg_323_/CLK (DFFX1)          0.0000     0.3367 r
  library hold time                                                         0.0112     0.3480
  data required time                                                                   0.3480
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3480
  data arrival time                                                                   -0.5565
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2085


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_54_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_137_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3337     0.3337
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/CLK (DFFX1)   0.1773   0.0000    0.3337 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_54_/Q (DFFX1)   0.0340    0.1851     0.5187 r
  core/be/be_calculator/calc_stage_reg/data_o[54] (net)     1   2.9872      0.0000     0.5187 r
  core/be/be_calculator/calc_stage_reg/data_o[54] (bsg_dff_width_p415_0)    0.0000     0.5187 r
  core/be/be_calculator/calc_stage_r_0__pc__10_ (net)   2.9872              0.0000     0.5187 r
  core/be/be_calculator/calc_stage_reg/data_i[137] (bsg_dff_width_p415_0)   0.0000     0.5187 r
  core/be/be_calculator/calc_stage_reg/data_i[137] (net)   2.9872           0.0000     0.5187 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/D (DFFX1)   0.0340   0.0000 &   0.5188 r
  data arrival time                                                                    0.5188

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3423     0.3423
  clock reconvergence pessimism                                            -0.0065     0.3358
  core/be/be_calculator/calc_stage_reg/data_r_reg_137_/CLK (DFFX1)          0.0000     0.3358 r
  library hold time                                                        -0.0256     0.3102
  data required time                                                                   0.3102
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3102
  data arrival time                                                                   -0.5188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_58_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_141_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3333     0.3333
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/CLK (DFFX1)   0.1767   0.0000    0.3333 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_58_/Q (DFFX1)   0.0343    0.1852     0.5185 r
  core/be/be_calculator/calc_stage_reg/data_o[58] (net)     1   3.0794      0.0000     0.5185 r
  core/be/be_calculator/calc_stage_reg/data_o[58] (bsg_dff_width_p415_0)    0.0000     0.5185 r
  core/be/be_calculator/calc_stage_r_0__pc__14_ (net)   3.0794              0.0000     0.5185 r
  core/be/be_calculator/calc_stage_reg/data_i[141] (bsg_dff_width_p415_0)   0.0000     0.5185 r
  core/be/be_calculator/calc_stage_reg/data_i[141] (net)   3.0794           0.0000     0.5185 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/D (DFFX1)   0.0343   0.0000 &   0.5185 r
  data arrival time                                                                    0.5185

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3421     0.3421
  clock reconvergence pessimism                                            -0.0065     0.3356
  core/be/be_calculator/calc_stage_reg/data_r_reg_141_/CLK (DFFX1)          0.0000     0.3356 r
  library hold time                                                        -0.0257     0.3099
  data required time                                                                   0.3099
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3099
  data arrival time                                                                   -0.5185
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_69_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_152_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3335     0.3335
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/CLK (DFFX1)   0.1767   0.0000    0.3335 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_69_/Q (DFFX1)   0.0335    0.1847     0.5182 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (net)     1   2.7912      0.0000     0.5182 r
  core/be/be_calculator/calc_stage_reg/data_o[69] (bsg_dff_width_p415_0)    0.0000     0.5182 r
  core/be/be_calculator/calc_stage_r_0__pc__25_ (net)   2.7912              0.0000     0.5182 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (bsg_dff_width_p415_0)   0.0000     0.5182 r
  core/be/be_calculator/calc_stage_reg/data_i[152] (net)   2.7912           0.0000     0.5182 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/D (DFFX1)   0.0335  -0.0006 &   0.5176 r
  data arrival time                                                                    0.5176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3409     0.3409
  clock reconvergence pessimism                                            -0.0065     0.3344
  core/be/be_calculator/calc_stage_reg/data_r_reg_152_/CLK (DFFX1)          0.0000     0.3344 r
  library hold time                                                        -0.0254     0.3090
  data required time                                                                   0.3090
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3090
  data arrival time                                                                   -0.5176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2086


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_3_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_86_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2822     0.2822
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/CLK (DFFX1)   0.1732   0.0000     0.2822 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_3_/Q (DFFX1)    0.0344    0.1850     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (net)     1   3.1221       0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_o[3] (bsg_dff_width_p415_0)     0.0000     0.4672 r
  core/be/be_calculator/calc_stage_r_0__csr_v_ (net)    3.1221              0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (bsg_dff_width_p415_0)    0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_i[86] (net)   3.1221            0.0000     0.4672 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/D (DFFX1)   0.0344    0.0000 &   0.4672 r
  data arrival time                                                                    0.4672

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2918     0.2918
  clock reconvergence pessimism                                            -0.0076     0.2842
  core/be/be_calculator/calc_stage_reg/data_r_reg_86_/CLK (DFFX1)           0.0000     0.2842 r
  library hold time                                                        -0.0257     0.2585
  data required time                                                                   0.2585
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2585
  data arrival time                                                                   -0.4672
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2713     0.2713
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.1524   0.0000   0.2713 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_12_/Q (DFFX1)   0.0361   0.1844   0.4557 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (net)     1   3.7295   0.0000   0.4557 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[12] (bsg_dff_width_p39_2)   0.0000   0.4557 r
  core/be/be_mem/vaddr_pipe/chained_data_delayed_1__12_ (net)   3.7295      0.0000     0.4557 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (bsg_dff_width_p39_3)   0.0000   0.4557 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_i[12] (net)   3.7295   0.0000   0.4557 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/D (DFFX1)   0.0361   0.0000 &   0.4557 r
  data arrival time                                                                    0.4557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2788     0.2788
  clock reconvergence pessimism                                            -0.0058     0.2729
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_12_/CLK (DFFX1)   0.0000   0.2729 r
  library hold time                                                        -0.0259     0.2471
  data required time                                                                   0.2471
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.2471
  data arrival time                                                                   -0.4557
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2087


  Startpoint: core/be/be_calculator/comp_stage_reg/data_r_reg_201_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rf/macro_mem0
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2815     0.2815
  core/be/be_calculator/comp_stage_reg/data_r_reg_201_/CLK (DFFX1)   0.0821   0.0000   0.2815 r
  core/be/be_calculator/comp_stage_reg/data_r_reg_201_/Q (DFFX1)   0.0395   0.1975     0.4791 f
  core/be/be_calculator/comp_stage_reg/data_o[201] (net)     1   6.5158     0.0000     0.4791 f
  core/be/be_calculator/comp_stage_reg/data_o[201] (bsg_dff_width_p320_0)   0.0000     0.4791 f
  core/be/be_calculator/wb_pkt_o[9] (net)               6.5158              0.0000     0.4791 f
  core/be/be_calculator/wb_pkt_o[9] (bp_be_calculator_top_03_0)             0.0000     0.4791 f
  core/be/wb_pkt[9] (net)                               6.5158              0.0000     0.4791 f
  core/be/icc_place60/INP (NBUFFX16)                              0.0395    0.0000 &   0.4791 f
  core/be/icc_place60/Z (NBUFFX16)                                0.0390    0.0715 @   0.5506 f
  core/be/n108 (net)                            5      41.7402              0.0000     0.5506 f
  core/be/be_checker/wb_pkt_i[9] (bp_be_checker_top_03_0)                   0.0000     0.5506 f
  core/be/be_checker/wb_pkt_i[9] (net)                 41.7402              0.0000     0.5506 f
  core/be/be_checker/scheduler/wb_pkt_i[9] (bp_be_scheduler_03_0)           0.0000     0.5506 f
  core/be/be_checker/scheduler/wb_pkt_i[9] (net)       41.7402              0.0000     0.5506 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[9] (bp_be_regfile_03_0)   0.0000   0.5506 f
  core/be/be_checker/scheduler/int_regfile/rd_data_i[9] (net)  41.7402      0.0000     0.5506 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[9] (bsg_mem_2r1w_sync_width_p64_els_p32_0)   0.0000   0.5506 f
  core/be/be_checker/scheduler/int_regfile/rf/w_data_i[9] (net)  41.7402    0.0000     0.5506 f
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/I2[9] (saed90_64x32_2P)   0.0390  -0.0033 @   0.5473 f d 
  data arrival time                                                                    0.5473

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.2969     0.2969
  clock reconvergence pessimism                                            -0.0084     0.2886
  core/be/be_checker/scheduler/int_regfile/rf/macro_mem0/CE2 (saed90_64x32_2P)   0.0000   0.2886 r
  library hold time                                                         0.0500     0.3386
  data required time                                                                   0.3386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3386
  data arrival time                                                                   -0.5473
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.2088


1
