--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf Sword.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10218 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.496ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_60 (SLICE_X46Y52.C5), 98 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.149ns (Levels of Logic = 7)
  Clock Path Skew:      -0.312ns (0.997 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO2   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y42.A2      net (fanout=1)        0.798   ram_data_out<2>
    SLICE_X50Y42.A       Tilo                  0.043   Data_in<2>
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X45Y33.C1      net (fanout=3)        1.015   Data_in<2>
    SLICE_X45Y33.CMUX    Tilo                  0.244   U1/U1_2/PC/Q<2>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X49Y49.D5      net (fanout=15)       0.826   Disp_num<2>
    SLICE_X49Y49.D       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_26
                                                       U6/SM1/HTS7/MSEG/XLXI_6
    SLICE_X48Y49.B2      net (fanout=2)        0.445   U6/SM1/HTS7/MSEG/XLXN_26
    SLICE_X48Y49.B       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X48Y49.A4      net (fanout=1)        0.239   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X48Y49.A       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X46Y52.D6      net (fanout=1)        0.426   U6/XLXN_390<60>
    SLICE_X46Y52.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X46Y52.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X46Y52.CLK     Tas                  -0.023   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      6.149ns (2.236ns logic, 3.913ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.037ns (Levels of Logic = 7)
  Clock Path Skew:      -0.312ns (0.997 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO2   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y42.A2      net (fanout=1)        0.798   ram_data_out<2>
    SLICE_X50Y42.A       Tilo                  0.043   Data_in<2>
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X45Y33.C1      net (fanout=3)        1.015   Data_in<2>
    SLICE_X45Y33.CMUX    Tilo                  0.244   U1/U1_2/PC/Q<2>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X48Y50.A5      net (fanout=15)       0.745   Disp_num<2>
    SLICE_X48Y50.A       Tilo                  0.043   U6/XLXN_390<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_5
    SLICE_X48Y49.B4      net (fanout=2)        0.414   U6/SM1/HTS7/MSEG/XLXN_119
    SLICE_X48Y49.B       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X48Y49.A4      net (fanout=1)        0.239   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X48Y49.A       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X46Y52.D6      net (fanout=1)        0.426   U6/XLXN_390<60>
    SLICE_X46Y52.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X46Y52.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X46Y52.CLK     Tas                  -0.023   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      6.037ns (2.236ns logic, 3.801ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_60 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.691ns (Levels of Logic = 6)
  Clock Path Skew:      -0.312ns (0.997 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO2   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y42.A2      net (fanout=1)        0.798   ram_data_out<2>
    SLICE_X50Y42.A       Tilo                  0.043   Data_in<2>
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X45Y33.C1      net (fanout=3)        1.015   Data_in<2>
    SLICE_X45Y33.CMUX    Tilo                  0.244   U1/U1_2/PC/Q<2>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X48Y49.B5      net (fanout=15)       0.856   Disp_num<2>
    SLICE_X48Y49.B       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_29
    SLICE_X48Y49.A4      net (fanout=1)        0.239   U6/SM1/HTS7/MSEG/XLXN_211
    SLICE_X48Y49.A       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_211
                                                       U6/SM1/HTS7/MSEG/XLXI_50
    SLICE_X46Y52.D6      net (fanout=1)        0.426   U6/XLXN_390<60>
    SLICE_X46Y52.D       Tilo                  0.043   U6/M2/buffer<60>
                                                       U6/M2/mux12011
    SLICE_X46Y52.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<60>
    SLICE_X46Y52.CLK     Tas                  -0.023   U6/M2/buffer<60>
                                                       U6/M2/buffer_60_rstpot
                                                       U6/M2/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      5.691ns (2.193ns logic, 3.498ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_63 (SLICE_X47Y50.A4), 126 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.053ns (Levels of Logic = 6)
  Clock Path Skew:      -0.312ns (0.997 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO2   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y42.A2      net (fanout=1)        0.798   ram_data_out<2>
    SLICE_X50Y42.A       Tilo                  0.043   Data_in<2>
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X45Y33.C1      net (fanout=3)        1.015   Data_in<2>
    SLICE_X45Y33.CMUX    Tilo                  0.244   U1/U1_2/PC/Q<2>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X49Y49.D5      net (fanout=15)       0.826   Disp_num<2>
    SLICE_X49Y49.D       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_26
                                                       U6/SM1/HTS7/MSEG/XLXI_6
    SLICE_X48Y50.B2      net (fanout=2)        0.471   U6/SM1/HTS7/MSEG/XLXN_26
    SLICE_X48Y50.B       Tilo                  0.043   U6/XLXN_390<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_47
    SLICE_X47Y50.B2      net (fanout=1)        0.486   U6/XLXN_390<63>
    SLICE_X47Y50.B       Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/M2/mux12311
    SLICE_X47Y50.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<63>
    SLICE_X47Y50.CLK     Tas                   0.009   U6/M2/buffer<63>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      6.053ns (2.225ns logic, 3.828ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.950ns (Levels of Logic = 6)
  Clock Path Skew:      -0.312ns (0.997 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO2   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y42.A2      net (fanout=1)        0.798   ram_data_out<2>
    SLICE_X50Y42.A       Tilo                  0.043   Data_in<2>
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X45Y33.C1      net (fanout=3)        1.015   Data_in<2>
    SLICE_X45Y33.CMUX    Tilo                  0.244   U1/U1_2/PC/Q<2>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X49Y50.C5      net (fanout=15)       0.828   Disp_num<2>
    SLICE_X49Y50.C       Tilo                  0.043   U6/XLXN_390<58>
                                                       U6/SM1/HTS7/MSEG/XLXI_7
    SLICE_X48Y50.B3      net (fanout=2)        0.366   U6/SM1/HTS7/MSEG/XLXN_27
    SLICE_X48Y50.B       Tilo                  0.043   U6/XLXN_390<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_47
    SLICE_X47Y50.B2      net (fanout=1)        0.486   U6/XLXN_390<63>
    SLICE_X47Y50.B       Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/M2/mux12311
    SLICE_X47Y50.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<63>
    SLICE_X47Y50.CLK     Tas                   0.009   U6/M2/buffer<63>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      5.950ns (2.225ns logic, 3.725ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_63 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.904ns (Levels of Logic = 6)
  Clock Path Skew:      -0.312ns (0.997 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO2   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y42.A2      net (fanout=1)        0.798   ram_data_out<2>
    SLICE_X50Y42.A       Tilo                  0.043   Data_in<2>
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X45Y33.C1      net (fanout=3)        1.015   Data_in<2>
    SLICE_X45Y33.CMUX    Tilo                  0.244   U1/U1_2/PC/Q<2>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X48Y51.A5      net (fanout=15)       0.830   Disp_num<2>
    SLICE_X48Y51.A       Tilo                  0.043   U6/XLXN_390<34>
                                                       U6/SM1/HTS7/MSEG/XLXI_8
    SLICE_X48Y50.B4      net (fanout=1)        0.318   U6/SM1/HTS7/MSEG/XLXN_28
    SLICE_X48Y50.B       Tilo                  0.043   U6/XLXN_390<63>
                                                       U6/SM1/HTS7/MSEG/XLXI_47
    SLICE_X47Y50.B2      net (fanout=1)        0.486   U6/XLXN_390<63>
    SLICE_X47Y50.B       Tilo                  0.043   U6/M2/buffer<63>
                                                       U6/M2/mux12311
    SLICE_X47Y50.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<63>
    SLICE_X47Y50.CLK     Tas                   0.009   U6/M2/buffer<63>
                                                       U6/M2/buffer_63_rstpot
                                                       U6/M2/buffer_63
    -------------------------------------------------  ---------------------------
    Total                                      5.904ns (2.225ns logic, 3.679ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_61 (SLICE_X46Y50.A4), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.636ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_61 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.017ns (Levels of Logic = 6)
  Clock Path Skew:      -0.312ns (0.997 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO2   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y42.A2      net (fanout=1)        0.798   ram_data_out<2>
    SLICE_X50Y42.A       Tilo                  0.043   Data_in<2>
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X45Y33.C1      net (fanout=3)        1.015   Data_in<2>
    SLICE_X45Y33.CMUX    Tilo                  0.244   U1/U1_2/PC/Q<2>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X48Y48.A1      net (fanout=15)       0.947   Disp_num<2>
    SLICE_X48Y48.A       Tilo                  0.043   U6/XLXN_390<62>
                                                       U6/SM1/HTS7/MSEG/XLXI_20
    SLICE_X49Y49.A5      net (fanout=2)        0.240   U6/SM1/HTS7/MSEG/XLXN_74
    SLICE_X49Y49.A       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_26
                                                       U6/SM1/HTS7/MSEG/XLXI_49
    SLICE_X46Y50.B2      net (fanout=1)        0.578   U6/XLXN_390<61>
    SLICE_X46Y50.B       Tilo                  0.043   U6/M2/buffer<62>
                                                       U6/M2/mux12111
    SLICE_X46Y50.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<61>
    SLICE_X46Y50.CLK     Tas                  -0.021   U6/M2/buffer<62>
                                                       U6/M2/buffer_61_rstpot
                                                       U6/M2/buffer_61
    -------------------------------------------------  ---------------------------
    Total                                      6.017ns (2.195ns logic, 3.822ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_61 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.820ns (Levels of Logic = 5)
  Clock Path Skew:      -0.312ns (0.997 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO2   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X50Y42.A2      net (fanout=1)        0.798   ram_data_out<2>
    SLICE_X50Y42.A       Tilo                  0.043   Data_in<2>
                                                       U4/Mmux_Cpu_data4bus231
    SLICE_X45Y33.C1      net (fanout=3)        1.015   Data_in<2>
    SLICE_X45Y33.CMUX    Tilo                  0.244   U1/U1_2/PC/Q<2>
                                                       U5/MUX1_DispData/Mmux_o_322
                                                       U5/MUX1_DispData/Mmux_o_2_f7_21
    SLICE_X49Y49.A1      net (fanout=15)       1.033   Disp_num<2>
    SLICE_X49Y49.A       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_26
                                                       U6/SM1/HTS7/MSEG/XLXI_49
    SLICE_X46Y50.B2      net (fanout=1)        0.578   U6/XLXN_390<61>
    SLICE_X46Y50.B       Tilo                  0.043   U6/M2/buffer<62>
                                                       U6/M2/mux12111
    SLICE_X46Y50.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<61>
    SLICE_X46Y50.CLK     Tas                  -0.021   U6/M2/buffer<62>
                                                       U6/M2/buffer_61_rstpot
                                                       U6/M2/buffer_61
    -------------------------------------------------  ---------------------------
    Total                                      5.820ns (2.152ns logic, 3.668ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.458ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_61 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.195ns (Levels of Logic = 6)
  Clock Path Skew:      -0.312ns (0.997 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO3   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y38.A2      net (fanout=1)        0.655   ram_data_out<3>
    SLICE_X53Y38.A       Tilo                  0.043   Data_in<12>
                                                       U4/Mmux_Cpu_data4bus261
    SLICE_X49Y36.C1      net (fanout=3)        0.552   Data_in<3>
    SLICE_X49Y36.CMUX    Tilo                  0.244   Disp_num<3>
                                                       U5/MUX1_DispData/Mmux_o_325
                                                       U5/MUX1_DispData/Mmux_o_2_f7_24
    SLICE_X48Y48.A3      net (fanout=15)       0.731   Disp_num<3>
    SLICE_X48Y48.A       Tilo                  0.043   U6/XLXN_390<62>
                                                       U6/SM1/HTS7/MSEG/XLXI_20
    SLICE_X49Y49.A5      net (fanout=2)        0.240   U6/SM1/HTS7/MSEG/XLXN_74
    SLICE_X49Y49.A       Tilo                  0.043   U6/SM1/HTS7/MSEG/XLXN_26
                                                       U6/SM1/HTS7/MSEG/XLXI_49
    SLICE_X46Y50.B2      net (fanout=1)        0.578   U6/XLXN_390<61>
    SLICE_X46Y50.B       Tilo                  0.043   U6/M2/buffer<62>
                                                       U6/M2/mux12111
    SLICE_X46Y50.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<61>
    SLICE_X46Y50.CLK     Tas                  -0.021   U6/M2/buffer<62>
                                                       U6/M2/buffer_61_rstpot
                                                       U6/M2/buffer_61
    -------------------------------------------------  ---------------------------
    Total                                      5.195ns (2.195ns logic, 3.000ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/EN (SLICE_X22Y62.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/start_1 (FF)
  Destination:          U6/M2/EN (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.163ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/start_1 to U6/M2/EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.BQ      Tcko                  0.100   U6/M2/start<1>
                                                       U6/M2/start_1
    SLICE_X22Y62.C5      net (fanout=3)        0.130   U6/M2/start<1>
    SLICE_X22Y62.CLK     Tah         (-Th)     0.067   U6/M2/state_FSM_FFd2
                                                       U6/M2/EN_rstpot
                                                       U6/M2/EN
    -------------------------------------------------  ---------------------------
    Total                                      0.163ns (0.033ns logic, 0.130ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd2 (SLICE_X22Y62.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/start_1 (FF)
  Destination:          U6/M2/state_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.171ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/start_1 to U6/M2/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y62.BQ      Tcko                  0.100   U6/M2/start<1>
                                                       U6/M2/start_1
    SLICE_X22Y62.C5      net (fanout=3)        0.130   U6/M2/start<1>
    SLICE_X22Y62.CLK     Tah         (-Th)     0.059   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2-In11
                                                       U6/M2/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.171ns (0.041ns logic, 0.130ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd1 (SLICE_X22Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.172ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_3 (FF)
  Destination:          U6/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.186ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.075 - 0.061)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_3 to U6/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y64.BQ      Tcko                  0.118   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_3
    SLICE_X22Y62.A6      net (fanout=5)        0.127   U6/M2/shift_count<3>
    SLICE_X22Y62.CLK     Tah         (-Th)     0.059   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1-In11
                                                       U6/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.186ns (0.059ns logic, 0.127ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y7.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y7.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y7.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    6.496|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10218 paths, 0 nets, and 2168 connections

Design statistics:
   Minimum period:   6.496ns{1}   (Maximum frequency: 153.941MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 24 17:14:51 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5122 MB



