Analysis & Synthesis report for HDMI_OUT
Wed Jun 05 03:51:26 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |HDMI_OUT|I2C_config:i2c_config|currentState
 10. State Machine - |HDMI_OUT|I2C_config:i2c_config|I2C_controller:I2C_cont|bytes
 11. State Machine - |HDMI_OUT|I2C_config:i2c_config|I2C_controller:I2C_cont|currentState
 12. State Machine - |HDMI_OUT|image_output:i_output|pll_controller:u_pll_controller|state
 13. State Machine - |HDMI_OUT|image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 14. State Machine - |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state
 15. State Machine - |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address
 16. State Machine - |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state
 17. State Machine - |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state
 18. State Machine - |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state
 19. State Machine - |HDMI_OUT|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 20. Registers Protected by Synthesis
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i
 27. Source assignments for pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
 28. Source assignments for pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
 29. Source assignments for pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
 30. Source assignments for pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
 31. Source assignments for pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
 32. Source assignments for image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 33. Source assignments for image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 34. Source assignments for image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 35. Source assignments for image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst
 36. Source assignments for image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i
 37. Source assignments for image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
 38. Source assignments for image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
 39. Source assignments for image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
 40. Source assignments for image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
 41. Source assignments for image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
 42. Parameter Settings for User Entity Instance: pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i
 43. Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig
 44. Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst
 45. Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 46. Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 47. Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 48. Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0
 49. Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1
 50. Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2
 51. Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3
 52. Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4
 53. Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1
 54. Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read
 55. Parameter Settings for User Entity Instance: image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i
 56. Parameter Settings for User Entity Instance: I2C_config:i2c_config
 57. Parameter Settings for User Entity Instance: I2C_config:i2c_config|counter:counter_100khz
 58. Parameter Settings for User Entity Instance: I2C_config:i2c_config|I2C_controller:I2C_cont
 59. Port Connectivity Checks: "I2C_config:i2c_config|I2C_controller:I2C_cont"
 60. Port Connectivity Checks: "I2C_config:i2c_config|counter:counter_100khz"
 61. Port Connectivity Checks: "image_output:i_output|pll_controller:u_pll_controller"
 62. Port Connectivity Checks: "image_output:i_output|pll:u_pll"
 63. Port Connectivity Checks: "image_output:i_output|pll_reconfig:u_pll_reconfig"
 64. Port Connectivity Checks: "image_output:i_output|vertical_draw:v_draw"
 65. Port Connectivity Checks: "pll:clock_25"
 66. Post-Synthesis Netlist Statistics for Top Partition
 67. Elapsed Time Per Partition
 68. Analysis & Synthesis Messages
 69. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jun 05 03:51:26 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; HDMI_OUT                                    ;
; Top-level Entity Name           ; HDMI_OUT                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 147                                         ;
; Total pins                      ; 33                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7DK     ;                    ;
; Top-level entity name                                                           ; HDMI_OUT           ; HDMI_OUT           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+---------------------------------------------+-----------------+-----------------------------+-------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                   ; File Name with Absolute Path                                                              ; Library      ;
+---------------------------------------------+-----------------+-----------------------------+-------------------------------------------------------------------------------------------+--------------+
; HDMI_OUT.v                                  ; yes             ; User Verilog HDL File       ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v                                  ;              ;
; vertical_draw.v                             ; yes             ; User Verilog HDL File       ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v                             ;              ;
; image_output.v                              ; yes             ; User Verilog HDL File       ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v                              ;              ;
; I2C_config.v                                ; yes             ; User Verilog HDL File       ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_config.v                                ;              ;
; I2C_controller.v                            ; yes             ; User Verilog HDL File       ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_controller.v                            ;              ;
; counter.v                                   ; yes             ; User Verilog HDL File       ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/counter.v                                   ;              ;
; pll/pll_reconfig.v                          ; yes             ; User Wizard-Generated File  ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig.v                          ; pll_reconfig ;
; pll/pll_reconfig/altera_pll_reconfig_top.v  ; yes             ; User Verilog HDL File       ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_top.v  ; pll_reconfig ;
; pll/pll_reconfig/altera_pll_reconfig_core.v ; yes             ; User Verilog HDL File       ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v ; pll_reconfig ;
; pll/pll_reconfig/altera_std_synchronizer.v  ; yes             ; User Verilog HDL File       ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_std_synchronizer.v  ; pll_reconfig ;
; pll_controller.v                            ; yes             ; User Verilog HDL File       ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll_controller.v                            ;              ;
; pll/pll.v                                   ; yes             ; User Wizard-Generated File  ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll.v                                   ; pll          ;
; pll/pll/pll_0002.v                          ; yes             ; User Verilog HDL File       ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll/pll_0002.v                          ; pll          ;
; altera_pll.v                                ; yes             ; Megafunction                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                       ;              ;
; altera_pll_dps_lcell_comb.v                 ; yes             ; Megafunction                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v        ;              ;
; altera_cyclonev_pll.v                       ; yes             ; Megafunction                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v              ;              ;
+---------------------------------------------+-----------------+-----------------------------+-------------------------------------------------------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                       ;
+---------------------------------------------+-----------------------------------------------------+
; Resource                                    ; Usage                                               ;
+---------------------------------------------+-----------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 115                                                 ;
;                                             ;                                                     ;
; Combinational ALUT usage for logic          ; 196                                                 ;
;     -- 7 input functions                    ; 0                                                   ;
;     -- 6 input functions                    ; 30                                                  ;
;     -- 5 input functions                    ; 19                                                  ;
;     -- 4 input functions                    ; 27                                                  ;
;     -- <=3 input functions                  ; 120                                                 ;
;                                             ;                                                     ;
; Dedicated logic registers                   ; 147                                                 ;
;                                             ;                                                     ;
; I/O pins                                    ; 33                                                  ;
;                                             ;                                                     ;
; Total DSP Blocks                            ; 0                                                   ;
;                                             ;                                                     ;
; Total PLLs                                  ; 2                                                   ;
;     -- Fractional PLLs                      ; 2                                                   ;
;                                             ;                                                     ;
; Maximum fan-out node                        ; I2C_config:i2c_config|counter:counter_100khz|TC_out ;
; Maximum fan-out                             ; 58                                                  ;
; Total fan-out                               ; 1103                                                ;
; Average fan-out                             ; 2.63                                                ;
+---------------------------------------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                                                                        ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                               ; Entity Name              ; Library Name ;
+---------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |HDMI_OUT                                                                                         ; 196 (0)             ; 147 (0)                   ; 0                 ; 0          ; 33   ; 0            ; |HDMI_OUT                                                                                                                                                                                                                                                         ; HDMI_OUT                 ; work         ;
;    |I2C_config:i2c_config|                                                                        ; 82 (29)             ; 85 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|I2C_config:i2c_config                                                                                                                                                                                                                                   ; I2C_config               ; work         ;
;       |I2C_controller:I2C_cont|                                                                   ; 39 (39)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|I2C_config:i2c_config|I2C_controller:I2C_cont                                                                                                                                                                                                           ; I2C_controller           ; work         ;
;       |counter:counter_100khz|                                                                    ; 14 (14)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|I2C_config:i2c_config|counter:counter_100khz                                                                                                                                                                                                            ; counter                  ; work         ;
;    |image_output:i_output|                                                                        ; 114 (0)             ; 62 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output                                                                                                                                                                                                                                   ; image_output             ; work         ;
;       |pll:u_pll|                                                                                 ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll:u_pll                                                                                                                                                                                                                         ; pll                      ; pll          ;
;          |pll_0002:pll_inst|                                                                      ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll:u_pll|pll_0002:pll_inst                                                                                                                                                                                                       ; pll_0002                 ; pll          ;
;             |altera_pll:altera_pll_i|                                                             ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                               ; altera_pll               ; work         ;
;                |altera_cyclonev_pll:cyclonev_pll|                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                              ; altera_cyclonev_pll      ; work         ;
;                   |altera_cyclonev_pll_base:fpll_0|                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                              ; altera_cyclonev_pll_base ; work         ;
;                |dps_extra_kick:dps_extra_inst|                                                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                                 ; dps_extra_kick           ; work         ;
;       |pll_reconfig:u_pll_reconfig|                                                               ; 72 (0)              ; 30 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig                                                                                                                                                                                                       ; pll_reconfig             ; pll_reconfig ;
;          |altera_pll_reconfig_top:pll_reconfig_inst|                                              ; 72 (0)              ; 30 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst                                                                                                                                                             ; altera_pll_reconfig_top  ; pll_reconfig ;
;             |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0| ; 72 (35)             ; 30 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                         ; altera_pll_reconfig_core ; pll_reconfig ;
;                |dyn_phase_shift:dyn_phase_shift_inst|                                             ; 6 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ; dyn_phase_shift          ; pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_0|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ; generic_lcell_comb       ; pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_1|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ; generic_lcell_comb       ; pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_2|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ; generic_lcell_comb       ; pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_3|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ; generic_lcell_comb       ; pll_reconfig ;
;                   |generic_lcell_comb:lcell_cnt_sel_4|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ; generic_lcell_comb       ; pll_reconfig ;
;                |fpll_dprio_init:fpll_dprio_init_inst|                                             ; 11 (11)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ; fpll_dprio_init          ; pll_reconfig ;
;                |generic_lcell_comb:lcell_dprio_read|                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ; generic_lcell_comb       ; pll_reconfig ;
;                |generic_lcell_comb:lcell_fpll_0_1|                                                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ; generic_lcell_comb       ; pll_reconfig ;
;                |self_reset:self_reset_inst|                                                       ; 17 (17)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ; self_reset               ; pll_reconfig ;
;       |vertical_draw:v_draw|                                                                      ; 35 (35)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|vertical_draw:v_draw                                                                                                                                                                                                              ; vertical_draw            ; work         ;
;    |pll:clock_25|                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|pll:clock_25                                                                                                                                                                                                                                            ; pll                      ; pll          ;
;       |pll_0002:pll_inst|                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|pll:clock_25|pll_0002:pll_inst                                                                                                                                                                                                                          ; pll_0002                 ; pll          ;
;          |altera_pll:altera_pll_i|                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                  ; altera_pll               ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                 ; altera_cyclonev_pll      ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                 ; altera_cyclonev_pll_base ; work         ;
+---------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                   ;
+--------+---------------------+---------+--------------+--------------+-------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                                             ; IP Include File    ;
+--------+---------------------+---------+--------------+--------------+-------------------------------------------------------------+--------------------+
; Altera ; altera_pll          ; 18.1    ; N/A          ; N/A          ; |HDMI_OUT|pll:clock_25                                      ; pll/pll.v          ;
; Altera ; altera_pll          ; 18.1    ; N/A          ; N/A          ; |HDMI_OUT|image_output:i_output|pll:u_pll                   ; pll/pll.v          ;
; Altera ; altera_pll_reconfig ; 18.1    ; N/A          ; N/A          ; |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig ; pll/pll_reconfig.v ;
+--------+---------------------+---------+--------------+--------------+-------------------------------------------------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |HDMI_OUT|I2C_config:i2c_config|currentState              ;
+------------------+------------------+------------------+------------------+
; Name             ; currentState.000 ; currentState.010 ; currentState.001 ;
+------------------+------------------+------------------+------------------+
; currentState.000 ; 0                ; 0                ; 0                ;
; currentState.001 ; 1                ; 0                ; 1                ;
; currentState.010 ; 1                ; 1                ; 0                ;
+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |HDMI_OUT|I2C_config:i2c_config|I2C_controller:I2C_cont|bytes ;
+----------------+----------------+----------------+----------------------------+
; Name           ; bytes.00000000 ; bytes.byte_num ; bytes.00000001             ;
+----------------+----------------+----------------+----------------------------+
; bytes.00000000 ; 0              ; 0              ; 0                          ;
; bytes.00000001 ; 1              ; 0              ; 1                          ;
; bytes.byte_num ; 1              ; 1              ; 0                          ;
+----------------+----------------+----------------+----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDMI_OUT|I2C_config:i2c_config|I2C_controller:I2C_cont|currentState                                                                                                                                                                              ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; currentState.1011 ; currentState.1010 ; currentState.1001 ; currentState.1000 ; currentState.0111 ; currentState.0110 ; currentState.0101 ; currentState.0100 ; currentState.0011 ; currentState.0010 ; currentState.0001 ; currentState.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; currentState.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; currentState.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; currentState.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; currentState.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; currentState.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDMI_OUT|image_output:i_output|pll_controller:u_pll_controller|state                                           ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ; state.1000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ; 0          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ; 0          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ; 0          ;
; state.0100 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.0101 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.0110 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.0111 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ;
; state.1000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDMI_OUT|image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state                                                                                                             ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; Name                               ; dps_current_state.PHASE_DONE_LOW_0 ; dps_current_state.PHASE_DONE_LOW_4 ; dps_current_state.PHASE_DONE_LOW_3 ; dps_current_state.PHASE_DONE_LOW_2 ; dps_current_state.PHASE_DONE_LOW_1 ; dps_current_state.PHASE_DONE_HIGH ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                 ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_4 ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+---------------------------------------------------------------------------------------------+
; Name                              ; current_read_state.READ_POST_WAIT ; current_read_state.READ ; current_read_state.READ_WAIT ; current_read_state.READ_IDLE                                                                ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+---------------------------------------------------------------------------------------------+
; current_read_state.READ_IDLE      ; 0                                 ; 0                       ; 0                            ; 0                                                                                           ;
; current_read_state.READ_WAIT      ; 0                                 ; 0                       ; 1                            ; 1                                                                                           ;
; current_read_state.READ           ; 0                                 ; 1                       ; 0                            ; 1                                                                                           ;
; current_read_state.READ_POST_WAIT ; 1                                 ; 0                       ; 0                            ; 1                                                                                           ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+---------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                                                                                            ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; Name                             ; operation_address.CP_CURRENT_REG ; operation_address.BWCTRL_REG ; operation_address.DSM_REG ; operation_address.DPS_REG ; operation_address.C_COUNTERS_REG ; operation_address.M_REG ; operation_address.N_REG ; operation_address.000000 ; operation_address.ANY_DPRIO ; operation_address.VCO_REG ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; operation_address.000000         ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 0                        ; 0                           ; 0                         ;
; operation_address.N_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 1                       ; 1                        ; 0                           ; 0                         ;
; operation_address.M_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 1                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.C_COUNTERS_REG ; 0                                ; 0                            ; 0                         ; 0                         ; 1                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DPS_REG        ; 0                                ; 0                            ; 0                         ; 1                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DSM_REG        ; 0                                ; 0                            ; 1                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.BWCTRL_REG     ; 0                                ; 1                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.CP_CURRENT_REG ; 1                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.VCO_REG        ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 1                         ;
; operation_address.ANY_DPRIO      ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 1                           ; 0                         ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state ;
+----------------------------+--------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; current_state.IDLE ; current_state.LOCKED ; current_state.WAIT_ON_LOCK                                                                                                                     ;
+----------------------------+--------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; current_state.IDLE         ; 0                  ; 0                    ; 0                                                                                                                                              ;
; current_state.WAIT_ON_LOCK ; 1                  ; 0                    ; 1                                                                                                                                              ;
; current_state.LOCKED       ; 1                  ; 1                    ; 0                                                                                                                                              ;
+----------------------------+--------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                                                                                 ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; Name                       ; dprio_cur_state.DPRIO_DONE ; dprio_cur_state.TEN ; dprio_cur_state.NINE ; dprio_cur_state.EIGHT ; dprio_cur_state.SEVEN ; dprio_cur_state.SIX ; dprio_cur_state.FIVE ; dprio_cur_state.FOUR ; dprio_cur_state.THREE ; dprio_cur_state.TWO ; dprio_cur_state.ONE ; dprio_cur_state.DPRIO_IDLE ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; dprio_cur_state.DPRIO_IDLE ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                          ;
; dprio_cur_state.ONE        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 1                   ; 1                          ;
; dprio_cur_state.TWO        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 1                   ; 0                   ; 1                          ;
; dprio_cur_state.THREE      ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 1                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FOUR       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 1                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FIVE       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 1                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SIX        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 1                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SEVEN      ; 0                          ; 0                   ; 0                    ; 0                     ; 1                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.EIGHT      ; 0                          ; 0                   ; 0                    ; 1                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.NINE       ; 0                          ; 0                   ; 1                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.TEN        ; 0                          ; 1                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.DPRIO_DONE ; 1                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+--------------------------------+
; Name                                     ; dps_current_state.DPS_CHANGED ; dps_current_state.DPS_WAIT_DPRIO_WRITING ; dps_current_state.DPS_WAIT_PHASE_EN ; dps_current_state.DPS_START ; dps_current_state.DPS_WAIT_PHASE_DONE ; dps_current_state.DPS_DONE     ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+--------------------------------+
; dps_current_state.DPS_DONE               ; 0                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 0                              ;
; dps_current_state.DPS_WAIT_PHASE_DONE    ; 0                             ; 0                                        ; 0                                   ; 0                           ; 1                                     ; 1                              ;
; dps_current_state.DPS_START              ; 0                             ; 0                                        ; 0                                   ; 1                           ; 0                                     ; 1                              ;
; dps_current_state.DPS_WAIT_PHASE_EN      ; 0                             ; 0                                        ; 1                                   ; 0                           ; 0                                     ; 1                              ;
; dps_current_state.DPS_WAIT_DPRIO_WRITING ; 0                             ; 1                                        ; 0                                   ; 0                           ; 0                                     ; 1                              ;
; dps_current_state.DPS_CHANGED            ; 1                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 1                              ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDMI_OUT|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state                                                                                                                                ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; Name                               ; dps_current_state.PHASE_DONE_LOW_0 ; dps_current_state.PHASE_DONE_LOW_4 ; dps_current_state.PHASE_DONE_LOW_3 ; dps_current_state.PHASE_DONE_LOW_2 ; dps_current_state.PHASE_DONE_LOW_1 ; dps_current_state.PHASE_DONE_HIGH ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                 ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_4 ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0] ; yes                                                              ; yes                                        ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1] ; yes                                                              ; yes                                        ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2] ; yes                                                              ; yes                                        ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3] ; yes                                                              ; yes                                        ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 5                                                                                                                                                       ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                 ; Reason for Removal                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I2C_config:i2c_config|lookup_table_data[3,16]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[0]                                                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                      ;
; image_output:i_output|pll_controller:u_pll_controller|write_count[0,1]                                                                                                                                                                                        ; Stuck at GND due to stuck port clear                                                                                                                                                                             ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_read                                                                                                                                                                                               ; Stuck at GND due to stuck port clear                                                                                                                                                                             ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_write                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                             ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_address[0..5]                                                                                                                                                                                      ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                      ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[1..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                      ;
; image_output:i_output|vertical_draw:v_draw|vga_b[0]                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|vertical_draw:v_draw|vga_r[0..7]                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|vertical_draw:v_draw|vga_g[0..7]                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|vertical_draw:v_draw|vga_b[1..7]                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[0..5]                                                     ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[0]                                                           ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted                                                              ; Lost fanout                                                                                                                                                                                                      ;
; I2C_config:i2c_config|i2c_data[3,16,17]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; I2C_config:i2c_config|i2c_data[18]                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; I2C_config:i2c_config|i2c_data[19,20]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; I2C_config:i2c_config|i2c_data[21..23]                                                                                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0..15]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[0..5]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[0..15]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_up_dn                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_odd_duty_div_en                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_bypass_en                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[0..7]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[0..7]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_odd_duty_div_en                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_bypass_en                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[0..7]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[0..7]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_odd_duty_div_en                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_bypass_en                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0..7]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[0..7]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[0..31]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[0..2]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0..3]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[9]                                                 ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][5]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][1]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][0]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][1]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][6]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][4]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][7]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][4]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][3]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][4]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[9]                                                       ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][4]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][3]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][4]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][2]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][4]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][4]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]                                                ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[10]                                                      ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][4]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][2]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][2]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][1]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][0]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][5]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][5] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][1]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][5] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][0]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][5] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][7]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][3] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][3]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][3] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[11]                                                ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][7]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][3]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][5]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][5]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][1]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][6]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[11]                                                      ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][4]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][2]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][0]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][3]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][2]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][1]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][0]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][5]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][1]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][3]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][1]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][2]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[12]                                                ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][0]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[12]                                                      ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][7]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][4]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][2]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][0]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[13]                                                      ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][5]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][7]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][4]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][3]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][3]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][2]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][4]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][0]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][2]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][0]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[13]                                                ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][1] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][5]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][1] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][1]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][1] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][7]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][5]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][5]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][6]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][1]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][1]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[14]                                                ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[14]                                                      ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][2]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][3] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][6]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][3] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][4]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][0] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][2]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][0] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][0]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][0] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][7]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][3]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[15]                                                ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][0]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][5]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][4]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][6]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][5]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][1]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[15]                                                      ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][6]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][2]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][2]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][0]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][4] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][4]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][0]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][5]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][1]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][4]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][3]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][1]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][7]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][0]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][2] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[16]                                                ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][2] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[16]                                                      ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][2] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][2]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][2] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][6]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][2] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][7]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][3]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][3]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[17]                                                      ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][5]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][1]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][4]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][2]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][0]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][6] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[17]                                                ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][1]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][4]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][2]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][0]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][6]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][2]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][1]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][3]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][5]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][7]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[0]                                                 ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[0]                                                       ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][3]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][2]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][1]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][0]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][0]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][4]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][6]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][2]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[1]                                                       ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][3]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][1]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][3]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][5]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][7]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][4]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][2]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][0]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][0]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][4]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[1]                                                 ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][6]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][2]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][1]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][0]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][4]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][3]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][2]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][0]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][6]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[3]                                                 ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][3]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][2]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][2]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][1]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][5]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][7]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][1]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][4]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][0]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][4]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[3]                                                       ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][0]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][6]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][3]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][2]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][2]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][0]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][1]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][3]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][5]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][7]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[4]                                                 ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[4]                                                       ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][1]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][4]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][0]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][4]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][4]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][4]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[5]                                                       ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][5]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][1]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][0]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][2]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[5]                                                 ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][4]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][2]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][1]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][0]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][3]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][4]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][1]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][3]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][5]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][7]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][4]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][2]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][0]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[6]                                                 ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[6]                                                       ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][2]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][6]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][3]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][4]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][1]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][6]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][2]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][3]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[7]                                                 ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][0]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][4]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][5]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][7]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][4]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][2]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][0]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][1]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[7]                                                       ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][3]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][6]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][2]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][3]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][0]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][4]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][4]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][2]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][0]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[8]                                                 ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[8]                                                       ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][1]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][3]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][7]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][1]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[8][5]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][4]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][2]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][0]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][7]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][3]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][1]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][5]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][1]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][7]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][1]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[2]                                                 ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][1]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[2]                                                       ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][1]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed                                                            ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_changed                                                                 ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_changed                                                                 ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed                                                                 ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed    ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_changed                                                                   ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed    ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed                                                                ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed    ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][4]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][5]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][6]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][4]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][6]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][4]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][5]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][1]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][0]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][4]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][3]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][1]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][4]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][6]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][2]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][6]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][5]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][6]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][6]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][5]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][1]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][6]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][5]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][6]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][5]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][4]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][6]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][6]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][5]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][6]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][5]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][5]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][6]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed                                                             ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][6]                                                           ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]  ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][3]                                                          ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][7] ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[1..8,10..15]         ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[9]                   ; Merged with image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dps_changed          ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[0]                   ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][7]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][7]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][7]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][7]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][7]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][7]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][7]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dps_changed                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_start                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q                                                                 ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q                                                             ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q                                                                    ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q                                                                  ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q                                                                  ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q                                                                  ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0..17]                                                           ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0..17]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[0..15]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[0..15]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q                                                              ; Lost fanout                                                                                                                                                                                                      ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|slave_address_write[0]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE                                                  ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT                                             ; Lost fanout                                                                                                                                                                                                      ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|currentState.1011                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE                                                           ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TWO                                                           ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.THREE                                                         ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FOUR                                                          ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FIVE                                                          ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SIX                                                           ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN                                                         ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.EIGHT                                                         ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.NINE                                                          ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TEN                                                           ; Lost fanout                                                                                                                                                                                                      ;
; I2C_config:i2c_config|currentState~7                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                      ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|bytes~6                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                      ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|bytes~7                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                      ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|bytes~8                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                      ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|bytes~9                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                      ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|bytes~10                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                      ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|bytes~11                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                      ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|currentState~14                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                      ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|currentState~15                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                      ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|currentState~16                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                      ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|currentState~17                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_controller:u_pll_controller|state~13                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_controller:u_pll_controller|state~14                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_controller:u_pll_controller|state~15                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_controller:u_pll_controller|state.1000                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                             ;
; image_output:i_output|pll_controller:u_pll_controller|state.0000                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                             ;
; image_output:i_output|pll_controller:u_pll_controller|state.0001                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                             ;
; image_output:i_output|pll_controller:u_pll_controller|state.0010                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                             ;
; image_output:i_output|pll_controller:u_pll_controller|state.0011                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                             ;
; image_output:i_output|pll_controller:u_pll_controller|state.0100                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                             ;
; image_output:i_output|pll_controller:u_pll_controller|state.0101                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                             ;
; image_output:i_output|pll_controller:u_pll_controller|state.0110                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                             ;
; image_output:i_output|pll_controller:u_pll_controller|state.0111                                                                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                             ;
; image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                                                                                                                                   ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                                                                                                                                   ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                                                                                                                                   ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                                                                                                                                   ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~2                                                          ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ                                                       ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~3                                                          ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_WAIT                                                  ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                                           ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                                           ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                                           ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                                           ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~2                                                             ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~3                                                             ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~4                                                             ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~5                                                             ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~2                      ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~3                      ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~4                      ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~5                      ; Lost fanout                                                                                                                                                                                                      ;
; pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                      ;
; pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                      ;
; pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                      ;
; pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                      ;
; pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_HIGH                                                                                                                                        ; Stuck at GND due to stuck port clock                                                                                                                                                                             ;
; pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_1                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                             ;
; pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_0                                                                                                                                       ; Lost fanout                                                                                                                                                                                                      ;
; pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_2                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                             ;
; pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_3                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                             ;
; pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_4                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                             ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG                                                     ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.ANY_DPRIO                                                   ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.000000                                                      ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG                                                       ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                                                       ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG                                              ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                                                     ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG                                                     ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                                                  ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                                              ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.LOCKED                                                          ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.IDLE                                                            ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_DONE                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_DPRIO_WRITING ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_CHANGED            ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_IDLE                                                    ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_START              ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_EN      ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_DONE    ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[0,1]                ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|din_s1                   ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[0..15]                  ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|first_phase_shift_q                      ; Lost fanout                                                                                                                                                                                                      ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_DONE               ; Lost fanout                                                                                                                                                                                                      ;
; I2C_config:i2c_config|lookup_table_index[4,5]                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                           ;
; Total Number of Removed Registers = 757                                                                                                                                                                                                                       ;                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed                                                          ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0],                                                          ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1],                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[0],                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[1],                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[2],                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[3],                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[4],                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[5],                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[6],                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[7],                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[8],                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[9],                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[10],                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[11],                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12],                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[13],                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[14],                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[15],                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[0],                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1],                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[2],                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[3],                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[4],                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[5],                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[6],                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[7],                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[8],                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[9],                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[10],                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[11],                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[12],                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[13],                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[14],                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[15]                                          ;
; image_output:i_output|pll_controller:u_pll_controller|write_count[1]                                                                                                                                                                                          ; Stuck at GND                   ; image_output:i_output|pll_controller:u_pll_controller|mgmt_write,                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                               ; due to stuck port clear        ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_readdata_q[0],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_reg_asserted,                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|mif_start_assert,                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2],                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3],                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4],                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5],                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6],                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7],                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8],                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10],                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11],                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12],                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13],                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14],                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15],                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[16],                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[17],                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[1],              ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[0],              ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|din_s1                ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[7]                                                                                                                                                                                       ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[1],                                                  ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[7],                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[7],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[7],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[7],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[7],                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[10][7],                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[11][7],                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][7],                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][7],                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[14][7],                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][7],                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][7],                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][7],                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16],                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[15],                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14],                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13],                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12],                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11],                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10],                                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]                                                            ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[21]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[15],                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_up_dn,                                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[21],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[15],              ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14],              ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[13],              ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[12],              ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[11],              ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[10],              ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[8],               ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[7],               ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[6],               ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[5],               ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[4],               ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[3],               ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[2],               ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[1],               ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[0],               ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[15],                 ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[0],                  ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|first_phase_shift_q                   ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[15]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[9],                                                  ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15],                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[7],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[7],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[7],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[15],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][7],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][7],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][7],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[3][7],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][7],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][7],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][7],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][7],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][7],                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4]                                                            ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[0]                                                                                                                                                                                       ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|slave_mode,                                                                ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[0],                                                      ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[0],                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[0],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[0],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[0],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[0],                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_vco_value,                                                             ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[0],                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0]                                                        ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[2]                                                                                                                                                                                       ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[2],                                                      ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[2],                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[2],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[2],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[2],                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[2],                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2]                                                        ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[1]                                                                                                                                                                                       ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[1],                                                      ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[1],                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[1],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[1],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[1],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[1],                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1],                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[1]                                                        ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[17]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[11],                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_odd_duty_div_en,                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_odd_duty_div_en,                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_odd_duty_div_en,                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[17],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q,                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|m_cnt_done_q                                                               ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[8]                                                                                                                                                                                       ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[2],                                                  ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[8],                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[0],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[0],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[0],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[8],                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[17]                                                           ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[3]                                                                                                                                                                                       ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[3],                                                      ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[3],                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[3],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[3],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[3],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[3],                                                            ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[3]                                                        ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[9]                                                                                                                                                                                       ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3],                                                  ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[9],                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[1],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[1],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[1],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[9]                                                             ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[5]                                                                                                                                                                                       ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[5],                                                      ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[5],                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[5],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[5],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[5],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[5]                                                             ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[6]                                                                                                                                                                                       ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0],                                                  ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[6],                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[6],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[6],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[6],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[6]                                                             ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[11]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[5],                                                  ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[11],                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[3],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[3],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[3],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[11]                                                            ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[10]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[4],                                                  ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[10],                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[2],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[2],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[2],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[10]                                                            ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[14]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[8],                                                  ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[14],                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[6],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[14]                                                            ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[13]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[7],                                                  ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[13],                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[5],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[5],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[5],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[13]                                                            ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[12]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[6],                                                  ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[12],                                                        ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[4],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]                                                            ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[4]                                                                                                                                                                                       ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_address[4],                                                      ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[4],                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[4],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[4],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_lo[4],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[4]                                                             ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_DPRIO_WRITING ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_START,          ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[9],                  ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[8],                  ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[7],                  ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[6]                   ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_read                                                                                                                                                                                               ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][5],                                                       ;
;                                                                                                                                                                                                                                                               ; due to stuck port clear        ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_done_q,                                                              ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9]                                                           ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[16]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[10],                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_bypass_en,                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_bypass_en,                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_bypass_en,                                                       ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[16]                                                            ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                                           ; Lost Fanouts                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG,                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.C_COUNTERS_REG,                                          ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG,                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                                           ;
; pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_1                                                                                                                                       ; Stuck at GND                   ; pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_0,                                                                                                                                   ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock        ; pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_2,                                                                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_3,                                                                                                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_4                                                                                                                                    ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q                                                           ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_q,                                                             ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q,                                                         ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_q                                                                 ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[22]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_r_w,                                                                   ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[22],                                                           ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|all_c_cnt_done_q                                                           ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[18]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[12],                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[18]                                                            ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[19]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[13],                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[19]                                                            ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[20]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[14],                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[20]                                                            ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE                                                  ; Lost Fanouts                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ,                                                   ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_WAIT                                               ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                                           ; Lost Fanouts                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG,                                                 ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                                                    ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~3                      ; Lost Fanouts                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[5],                  ;
;                                                                                                                                                                                                                                                               ;                                ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_DONE            ;
; I2C_config:i2c_config|lookup_table_data[16]                                                                                                                                                                                                                   ; Stuck at GND                   ; I2C_config:i2c_config|i2c_data[16],                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ; I2C_config:i2c_config|I2C_controller:I2C_cont|slave_address_write[0]                                                                                                                                                                                       ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[23]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[23]                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                            ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[30]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[30]                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                            ;
; I2C_config:i2c_config|lookup_table_data[3]                                                                                                                                                                                                                    ; Stuck at GND                   ; I2C_config:i2c_config|i2c_data[3]                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                            ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[31]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[31]                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                            ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[29]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[29]                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                            ;
; image_output:i_output|pll_controller:u_pll_controller|state.0000                                                                                                                                                                                              ; Stuck at GND                   ; image_output:i_output|pll_controller:u_pll_controller|state.0001                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                               ; due to stuck port clear        ;                                                                                                                                                                                                                                                            ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[28]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[28]                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                            ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                                           ; Lost Fanouts                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                                                  ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[27]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[27]                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                            ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                                           ; Lost Fanouts                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                                               ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[26]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[26]                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                            ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[25]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[25]                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                            ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_DONE                                                    ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.DPRIO_IDLE                                                 ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                            ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK                                                    ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_DONE ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                            ;
; image_output:i_output|pll_controller:u_pll_controller|mgmt_writedata[24]                                                                                                                                                                                      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[24]                                                            ;
;                                                                                                                                                                                                                                                               ; due to stuck port clock_enable ;                                                                                                                                                                                                                                                            ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_WAIT_PHASE_EN      ; Stuck at GND                   ; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[10]                  ;
;                                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 147   ;
; Number of registers using Synchronous Clear  ; 49    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 35    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 62    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; image_output:i_output|vertical_draw:v_draw|h_sync                                                                                                                                                                                   ; 1       ;
; image_output:i_output|vertical_draw:v_draw|v_sync                                                                                                                                                                                   ; 1       ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|local_reset              ; 5       ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|mdio_dis       ; 1       ;
; image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|ser_shift_load ; 1       ;
; I2C_config:i2c_config|setup                                                                                                                                                                                                         ; 13      ;
; Total number of inverted registers = 6                                                                                                                                                                                              ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |HDMI_OUT|I2C_config:i2c_config|lookup_table_index[1]                                                                                                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[9]                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[5] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |HDMI_OUT|I2C_config:i2c_config|I2C_controller:I2C_cont|count[1]                                                                                                                                                                                   ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |HDMI_OUT|I2C_config:i2c_config|I2C_controller:I2C_cont|slave_address_write[1]                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |HDMI_OUT|I2C_config:i2c_config|currentState                                                                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |HDMI_OUT|image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_address[5]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[4]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[4]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[3]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[3]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[2]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[2]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[1]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[1]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[0]                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[0]                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                             ;
+------------------------------+-------+------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ;
+--------------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                   ;
+--------------------------------------+-------+------+----------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                    ;
+--------------------------------------+-------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ;
+--------------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                   ;
+--------------------------------------+-------+------+----------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                    ;
+--------------------------------------+-------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ;
+--------------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                   ;
+--------------------------------------+-------+------+----------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                    ;
+--------------------------------------+-------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ;
+--------------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                   ;
+--------------------------------------+-------+------+----------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                    ;
+--------------------------------------+-------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ;
+--------------------------------------+-------+------+----------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                   ;
+--------------------------------------+-------+------+----------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                    ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                    ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                    ;
+--------------------------------------+-------+------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                       ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[0]                                                                                                                                           ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[1]                                                                                                                                           ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[2]                                                                                                                                           ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[3]                                                                                                                                           ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[4]                                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_done                                                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_done                                                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[5]                                                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[5]                                                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[4]                                                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[4]                                                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[3]                                                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[3]                                                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[2]                                                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[2]                                                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[1]                                                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[1]                                                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[0]                                                                                                                                         ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[0]                                                                                                                                         ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_read                                                                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_read                                                                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[1]                                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[1]                                                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[0]                                                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[0]                                                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_write                                                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_write                                                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[15]                                                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[15]                                                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[14]                                                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[14]                                                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[13]                                                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[13]                                                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[12]                                                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[12]                                                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[11]                                                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[11]                                                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[10]                                                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[10]                                                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[9]                                                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[9]                                                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[8]                                                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[8]                                                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[7]                                                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[7]                                                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[6]                                                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[6]                                                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[5]                                                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[5]                                                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[4]                                                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[4]                                                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[3]                                                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[3]                                                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[2]                                                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[2]                                                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[1]                                                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[1]                                                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[0]                                                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[0]                                                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_mdio_dis                                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_mdio_dis                                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_ser_shift_load                                                                                                                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_ser_shift_load                                                                                                                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_atpgmode                                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_atpgmode                                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_scanen                                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_scanen                                                                                                                                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_en                                                                                                                                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_en                                                                                                                                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; up_dn                                                                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; up_dn                                                                                                                                                    ;
+------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                                                            ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                                                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                                                                                                                                                           ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                                                            ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_atpgmode                                                                                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_atpgmode                                                                                                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_scanen                                                                                                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_scanen                                                                                                                                                                                    ;
+------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+------------------------------+-------+------+----------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                 ;
+------------------------------+-------+------+----------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[4]                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[4]                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[3]                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[3]                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[2]                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[2]                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[1]                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[1]                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[0]                                     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[0]                                     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                ;
+------------------------------+-------+------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                      ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                       ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                       ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                      ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                       ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                       ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                      ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                       ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                       ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                      ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                       ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                       ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                      ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                       ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                       ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                       ;
+--------------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------+
; Parameter Name                       ; Value                  ; Type                                ;
+--------------------------------------+------------------------+-------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                              ;
; fractional_vco_multiplier            ; false                  ; String                              ;
; pll_type                             ; Cyclone V              ; String                              ;
; pll_subtype                          ; Reconfigurable         ; String                              ;
; number_of_clocks                     ; 1                      ; Signed Integer                      ;
; operation_mode                       ; direct                 ; String                              ;
; deserialization_factor               ; 4                      ; Signed Integer                      ;
; data_rate                            ; 0                      ; Signed Integer                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                      ;
; output_clock_frequency0              ; 25.175644 MHz          ; String                              ;
; phase_shift0                         ; 0 ps                   ; String                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency1              ; 0 MHz                  ; String                              ;
; phase_shift1                         ; 0 ps                   ; String                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency2              ; 0 MHz                  ; String                              ;
; phase_shift2                         ; 0 ps                   ; String                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                              ;
; phase_shift3                         ; 0 ps                   ; String                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                              ;
; phase_shift4                         ; 0 ps                   ; String                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                              ;
; phase_shift5                         ; 0 ps                   ; String                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                              ;
; phase_shift6                         ; 0 ps                   ; String                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                              ;
; phase_shift7                         ; 0 ps                   ; String                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                              ;
; phase_shift8                         ; 0 ps                   ; String                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                              ;
; phase_shift9                         ; 0 ps                   ; String                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                              ;
; phase_shift10                        ; 0 ps                   ; String                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                              ;
; phase_shift11                        ; 0 ps                   ; String                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                              ;
; phase_shift12                        ; 0 ps                   ; String                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                              ;
; phase_shift13                        ; 0 ps                   ; String                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                              ;
; phase_shift14                        ; 0 ps                   ; String                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                              ;
; phase_shift15                        ; 0 ps                   ; String                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                              ;
; phase_shift16                        ; 0 ps                   ; String                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                              ;
; phase_shift17                        ; 0 ps                   ; String                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                      ;
; clock_name_0                         ;                        ; String                              ;
; clock_name_1                         ;                        ; String                              ;
; clock_name_2                         ;                        ; String                              ;
; clock_name_3                         ;                        ; String                              ;
; clock_name_4                         ;                        ; String                              ;
; clock_name_5                         ;                        ; String                              ;
; clock_name_6                         ;                        ; String                              ;
; clock_name_7                         ;                        ; String                              ;
; clock_name_8                         ;                        ; String                              ;
; clock_name_global_0                  ; false                  ; String                              ;
; clock_name_global_1                  ; false                  ; String                              ;
; clock_name_global_2                  ; false                  ; String                              ;
; clock_name_global_3                  ; false                  ; String                              ;
; clock_name_global_4                  ; false                  ; String                              ;
; clock_name_global_5                  ; false                  ; String                              ;
; clock_name_global_6                  ; false                  ; String                              ;
; clock_name_global_7                  ; false                  ; String                              ;
; clock_name_global_8                  ; false                  ; String                              ;
; m_cnt_hi_div                         ; 108                    ; Signed Integer                      ;
; m_cnt_lo_div                         ; 107                    ; Signed Integer                      ;
; m_cnt_bypass_en                      ; false                  ; String                              ;
; m_cnt_odd_div_duty_en                ; true                   ; String                              ;
; n_cnt_hi_div                         ; 4                      ; Signed Integer                      ;
; n_cnt_lo_div                         ; 3                      ; Signed Integer                      ;
; n_cnt_bypass_en                      ; false                  ; String                              ;
; n_cnt_odd_div_duty_en                ; true                   ; String                              ;
; c_cnt_hi_div0                        ; 31                     ; Signed Integer                      ;
; c_cnt_lo_div0                        ; 30                     ; Signed Integer                      ;
; c_cnt_bypass_en0                     ; false                  ; String                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en0               ; true                   ; String                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en1                     ; true                   ; String                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en2                     ; true                   ; String                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en3                     ; true                   ; String                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en4                     ; true                   ; String                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en5                     ; true                   ; String                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en6                     ; true                   ; String                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en7                     ; true                   ; String                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en8                     ; true                   ; String                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en9                     ; true                   ; String                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en10                    ; true                   ; String                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en11                    ; true                   ; String                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en12                    ; true                   ; String                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en13                    ; true                   ; String                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en14                    ; true                   ; String                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en15                    ; true                   ; String                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en16                    ; true                   ; String                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en17                    ; true                   ; String                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                      ;
; pll_slf_rst                          ; false                  ; String                              ;
; pll_bw_sel                           ; low                    ; String                              ;
; pll_output_clk_frequency             ; 1535.714285 MHz        ; String                              ;
; pll_cp_current                       ; 20                     ; Signed Integer                      ;
; pll_bwctrl                           ; 14000                  ; Signed Integer                      ;
; pll_fractional_division              ; 1                      ; String                              ;
; pll_fractional_cout                  ; 32                     ; Signed Integer                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                              ;
; mimic_fbclk_type                     ; none                   ; String                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                              ;
; pll_fbclk_mux_2                      ; m_cnt                  ; String                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                              ;
+--------------------------------------+------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig ;
+---------------------+-------+------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                             ;
+---------------------+-------+------------------------------------------------------------------+
; ENABLE_BYTEENABLE   ; 0     ; Signed Integer                                                   ;
; BYTEENABLE_WIDTH    ; 4     ; Signed Integer                                                   ;
; RECONFIG_ADDR_WIDTH ; 6     ; Signed Integer                                                   ;
; RECONFIG_DATA_WIDTH ; 32    ; Signed Integer                                                   ;
; reconf_width        ; 64    ; Signed Integer                                                   ;
; WAIT_FOR_LOCK       ; 1     ; Signed Integer                                                   ;
+---------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                   ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                                         ;
; device_family       ; Cyclone V ; String                                                                                                 ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                                         ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                                         ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                                         ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                                         ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                                         ;
; ENABLE_MIF          ; 0         ; Signed Integer                                                                                         ;
; MIF_FILE_NAME       ;           ; String                                                                                                 ;
; ENABLE_BYTEENABLE   ; 0         ; Signed Integer                                                                                         ;
; BYTEENABLE_WIDTH    ; 4         ; Signed Integer                                                                                         ;
; WAIT_FOR_LOCK       ; 1         ; Signed Integer                                                                                         ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                                                                                                       ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                                                                                                                             ;
; device_family       ; Cyclone V ; String                                                                                                                                                                                     ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                                                                                                                             ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                                                                                                                             ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                                                                                                                             ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                                                                                                                             ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                                                                                                                             ;
+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                                                                 ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                                                                                                               ;
+----------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                             ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                                           ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                                                                  ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                                           ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                             ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                                           ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                                                                  ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                                           ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                             ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                                           ;
; lut_mask       ; 1111000011110000111100001111000011110000111100001111000011110000 ; Unsigned Binary                                                                                                                                                                                                  ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                                           ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                             ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                                           ;
; lut_mask       ; 1111111100000000111111110000000011111111000000001111111100000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                                           ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                                                             ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                                                           ;
; lut_mask       ; 1111111111111111000000000000000011111111111111110000000000000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                                                           ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1 ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                       ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                     ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                            ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                     ;
+----------------+------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                         ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                       ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                              ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                       ;
+----------------+------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                   ;
+--------------------------------------+------------------------+--------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                 ;
; fractional_vco_multiplier            ; false                  ; String                                                 ;
; pll_type                             ; Cyclone V              ; String                                                 ;
; pll_subtype                          ; Reconfigurable         ; String                                                 ;
; number_of_clocks                     ; 1                      ; Signed Integer                                         ;
; operation_mode                       ; direct                 ; String                                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                                         ;
; data_rate                            ; 0                      ; Signed Integer                                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                         ;
; output_clock_frequency0              ; 25.175644 MHz          ; String                                                 ;
; phase_shift0                         ; 0 ps                   ; String                                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                 ;
; phase_shift1                         ; 0 ps                   ; String                                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                 ;
; phase_shift2                         ; 0 ps                   ; String                                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                 ;
; phase_shift3                         ; 0 ps                   ; String                                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                 ;
; phase_shift4                         ; 0 ps                   ; String                                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                 ;
; phase_shift5                         ; 0 ps                   ; String                                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                 ;
; phase_shift6                         ; 0 ps                   ; String                                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                 ;
; phase_shift7                         ; 0 ps                   ; String                                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                 ;
; phase_shift8                         ; 0 ps                   ; String                                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                 ;
; phase_shift9                         ; 0 ps                   ; String                                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                 ;
; phase_shift10                        ; 0 ps                   ; String                                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                 ;
; phase_shift11                        ; 0 ps                   ; String                                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                 ;
; phase_shift12                        ; 0 ps                   ; String                                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                 ;
; phase_shift13                        ; 0 ps                   ; String                                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                 ;
; phase_shift14                        ; 0 ps                   ; String                                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                 ;
; phase_shift15                        ; 0 ps                   ; String                                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                 ;
; phase_shift16                        ; 0 ps                   ; String                                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                 ;
; phase_shift17                        ; 0 ps                   ; String                                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                                         ;
; clock_name_0                         ;                        ; String                                                 ;
; clock_name_1                         ;                        ; String                                                 ;
; clock_name_2                         ;                        ; String                                                 ;
; clock_name_3                         ;                        ; String                                                 ;
; clock_name_4                         ;                        ; String                                                 ;
; clock_name_5                         ;                        ; String                                                 ;
; clock_name_6                         ;                        ; String                                                 ;
; clock_name_7                         ;                        ; String                                                 ;
; clock_name_8                         ;                        ; String                                                 ;
; clock_name_global_0                  ; false                  ; String                                                 ;
; clock_name_global_1                  ; false                  ; String                                                 ;
; clock_name_global_2                  ; false                  ; String                                                 ;
; clock_name_global_3                  ; false                  ; String                                                 ;
; clock_name_global_4                  ; false                  ; String                                                 ;
; clock_name_global_5                  ; false                  ; String                                                 ;
; clock_name_global_6                  ; false                  ; String                                                 ;
; clock_name_global_7                  ; false                  ; String                                                 ;
; clock_name_global_8                  ; false                  ; String                                                 ;
; m_cnt_hi_div                         ; 108                    ; Signed Integer                                         ;
; m_cnt_lo_div                         ; 107                    ; Signed Integer                                         ;
; m_cnt_bypass_en                      ; false                  ; String                                                 ;
; m_cnt_odd_div_duty_en                ; true                   ; String                                                 ;
; n_cnt_hi_div                         ; 4                      ; Signed Integer                                         ;
; n_cnt_lo_div                         ; 3                      ; Signed Integer                                         ;
; n_cnt_bypass_en                      ; false                  ; String                                                 ;
; n_cnt_odd_div_duty_en                ; true                   ; String                                                 ;
; c_cnt_hi_div0                        ; 31                     ; Signed Integer                                         ;
; c_cnt_lo_div0                        ; 30                     ; Signed Integer                                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en0               ; true                   ; String                                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en1                     ; true                   ; String                                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en2                     ; true                   ; String                                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en3                     ; true                   ; String                                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en4                     ; true                   ; String                                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en5                     ; true                   ; String                                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en6                     ; true                   ; String                                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en7                     ; true                   ; String                                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en8                     ; true                   ; String                                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en9                     ; true                   ; String                                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en10                    ; true                   ; String                                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en11                    ; true                   ; String                                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en12                    ; true                   ; String                                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en13                    ; true                   ; String                                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en14                    ; true                   ; String                                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en15                    ; true                   ; String                                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en16                    ; true                   ; String                                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en17                    ; true                   ; String                                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                                         ;
; pll_slf_rst                          ; false                  ; String                                                 ;
; pll_bw_sel                           ; low                    ; String                                                 ;
; pll_output_clk_frequency             ; 1535.714285 MHz        ; String                                                 ;
; pll_cp_current                       ; 20                     ; Signed Integer                                         ;
; pll_bwctrl                           ; 14000                  ; Signed Integer                                         ;
; pll_fractional_division              ; 1                      ; String                                                 ;
; pll_fractional_cout                  ; 32                     ; Signed Integer                                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                 ;
; mimic_fbclk_type                     ; none                   ; String                                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                 ;
; pll_fbclk_mux_2                      ; m_cnt                  ; String                                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                 ;
+--------------------------------------+------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_config:i2c_config ;
+-------------------+-------+----------------------------------------+
; Parameter Name    ; Value ; Type                                   ;
+-------------------+-------+----------------------------------------+
; lookup_table_size ; 12    ; Signed Integer                         ;
+-------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_config:i2c_config|counter:counter_100khz ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_config:i2c_config|I2C_controller:I2C_cont ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; byte_num       ; 00000010 ; Unsigned Binary                                                ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_config:i2c_config|I2C_controller:I2C_cont"                                                                                               ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_config:i2c_config|counter:counter_100khz" ;
+--------+--------+----------+---------------------------------------------+
; Port   ; Type   ; Severity ; Details                                     ;
+--------+--------+----------+---------------------------------------------+
; MR_n   ; Input  ; Info     ; Stuck at VCC                                ;
; CEP    ; Input  ; Info     ; Stuck at VCC                                ;
; PE_n   ; Input  ; Info     ; Stuck at VCC                                ;
; Dn     ; Input  ; Info     ; Explicitly unconnected                      ;
; Qn_out ; Output ; Info     ; Explicitly unconnected                      ;
+--------+--------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "image_output:i_output|pll_controller:u_pll_controller" ;
+---------+-------+----------+------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                              ;
+---------+-------+----------+------------------------------------------------------+
; reset_n ; Input ; Info     ; Explicitly unconnected                               ;
+---------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "image_output:i_output|pll:u_pll" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; rst  ; Input ; Info     ; Explicitly unconnected            ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "image_output:i_output|pll_reconfig:u_pll_reconfig" ;
+------------------+--------+----------+----------------------------------------+
; Port             ; Type   ; Severity ; Details                                ;
+------------------+--------+----------+----------------------------------------+
; mgmt_reset       ; Input  ; Info     ; Explicitly unconnected                 ;
; mgmt_waitrequest ; Output ; Info     ; Explicitly unconnected                 ;
+------------------+--------+----------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "image_output:i_output|vertical_draw:v_draw"                                                                                                                                                          ;
+------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; v_back_porch[11..6]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_back_porch[4..1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_back_porch[5]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_back_porch[0]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_sync_length[11..1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_sync_length[0]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_total_pixels[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_total_pixels[11..10] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_total_pixels[8..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_total_pixels[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_total_pixels[9]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_end                  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; h_sync_length[4..0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_sync_length[11..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_sync_length[6]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_sync_length[5]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_total_pixels[9..8]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_total_pixels[4..0]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_total_pixels[11..10] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_total_pixels[7..5]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_start                ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:clock_25"                                                                                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst               ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; locked            ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------------+-----------------------+
; Type                        ; Count                 ;
+-----------------------------+-----------------------+
; arriav_ff                   ; 147                   ;
;     CLR                     ; 7                     ;
;     CLR SCLR                ; 10                    ;
;     ENA                     ; 26                    ;
;     ENA CLR                 ; 8                     ;
;     ENA CLR SCLR            ; 10                    ;
;     ENA SCLR                ; 18                    ;
;     SCLR                    ; 11                    ;
;     plain                   ; 57                    ;
; arriav_io_obuf              ; 2                     ;
; arriav_lcell_comb           ; 199                   ;
;     arith                   ; 55                    ;
;         1 data inputs       ; 54                    ;
;         2 data inputs       ; 1                     ;
;     normal                  ; 144                   ;
;         0 data inputs       ; 27                    ;
;         1 data inputs       ; 7                     ;
;         2 data inputs       ; 16                    ;
;         3 data inputs       ; 18                    ;
;         4 data inputs       ; 27                    ;
;         5 data inputs       ; 19                    ;
;         6 data inputs       ; 30                    ;
; boundary_port               ; 33                    ;
; cyclonev_fractional_pll     ; 2                     ;
; cyclonev_pll_output_counter ; 2                     ;
; cyclonev_pll_reconfig       ; 2                     ;
; cyclonev_pll_refclk_select  ; 2                     ;
;                             ;                       ;
; Max LUT depth               ; 3.00                  ;
; Average LUT depth           ; 1.23                  ;
+-----------------------------+-----------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jun 05 03:51:14 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HDMI_OUT -c HDMI_OUT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_out.v
    Info (12023): Found entity 1: HDMI_OUT File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vertical_draw.v
    Info (12023): Found entity 1: vertical_draw File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file image_output.v
    Info (12023): Found entity 1: image_output File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_config.v
    Info (12023): Found entity 1: I2C_config File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_controller File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/counter.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_reconfig.v
    Info (12023): Found entity 1: pll_reconfig File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_reconfig/altera_pll_reconfig_top.v
    Info (12023): Found entity 1: altera_pll_reconfig_top File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_top.v Line: 16
Info (12021): Found 6 design units, including 6 entities, in source file pll/pll_reconfig/altera_pll_reconfig_core.v
    Info (12023): Found entity 1: altera_pll_reconfig_core File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 16
    Info (12023): Found entity 2: self_reset File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1691
    Info (12023): Found entity 3: dprio_mux File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1739
    Info (12023): Found entity 4: fpll_dprio_init File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1789
    Info (12023): Found entity 5: dyn_phase_shift File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1884
    Info (12023): Found entity 6: generic_lcell_comb File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2112
Warning (12090): Entity "altera_std_synchronizer" obtained from "pll/pll_reconfig/altera_std_synchronizer.v" instead of from Quartus Prime megafunction library File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_reconfig/altera_std_synchronizer.v
    Info (12023): Found entity 1: altera_std_synchronizer File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_std_synchronizer.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file pll_controller.v
    Info (12023): Found entity 1: pll_controller File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll/pll_0002.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at HDMI_OUT.v(63): created implicit net for "reset" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 63
Info (12127): Elaborating entity "HDMI_OUT" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:clock_25" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 45
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:clock_25|pll_0002:pll_inst" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll.v Line: 24
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll/pll_0002.v Line: 239
Warning (10034): Output port "lvds_clk" at altera_pll.v(319) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 319
Warning (10034): Output port "loaden" at altera_pll.v(320) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "extclk_out" at altera_pll.v(321) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 321
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll/pll_0002.v Line: 239
Info (12133): Instantiated megafunction "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll/pll_0002.v Line: 239
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "108"
    Info (12134): Parameter "m_cnt_lo_div" = "107"
    Info (12134): Parameter "n_cnt_hi_div" = "4"
    Info (12134): Parameter "n_cnt_lo_div" = "3"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "false"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "true"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "true"
    Info (12134): Parameter "c_cnt_hi_div0" = "31"
    Info (12134): Parameter "c_cnt_lo_div0" = "30"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "true"
    Info (12134): Parameter "c_cnt_hi_div1" = "1"
    Info (12134): Parameter "c_cnt_lo_div1" = "1"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "1"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "14000"
    Info (12134): Parameter "pll_output_clk_frequency" = "1535.714285 MHz"
    Info (12134): Parameter "pll_fractional_division" = "1"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "false"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 768
Info (12131): Elaborated megafunction instantiation "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 768
Info (12128): Elaborating entity "dprio_init" for hierarchy "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 783
Info (12131): Elaborated megafunction instantiation "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 783
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1960
Info (12131): Elaborated megafunction instantiation "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1960
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1971
Info (12131): Elaborated megafunction instantiation "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1971
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1982
Info (12131): Elaborated megafunction instantiation "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1982
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1993
Info (12131): Elaborated megafunction instantiation "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1993
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2004
Info (12131): Elaborated megafunction instantiation "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2004
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(631) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 631
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(636) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 636
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(640) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 640
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(641) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Info (12131): Elaborated megafunction instantiation "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1152
Info (12131): Elaborated megafunction instantiation "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1152
Info (12128): Elaborating entity "image_output" for hierarchy "image_output:i_output" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 59
Warning (10036): Verilog HDL or VHDL warning at image_output.v(15): object "_v_front_porch" assigned a value but never read File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v Line: 15
Warning (10036): Verilog HDL or VHDL warning at image_output.v(21): object "_h_front_porch" assigned a value but never read File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v Line: 21
Info (12128): Elaborating entity "vertical_draw" for hierarchy "image_output:i_output|vertical_draw:v_draw" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v Line: 52
Warning (10036): Verilog HDL or VHDL warning at vertical_draw.v(32): object "h_act_d" assigned a value but never read File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v Line: 32
Warning (10036): Verilog HDL or VHDL warning at vertical_draw.v(34): object "v_act_d" assigned a value but never read File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v Line: 34
Warning (10230): Verilog HDL assignment warning at vertical_draw.v(42): truncated value with size 12 to match size of target (10) File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v Line: 42
Warning (10230): Verilog HDL assignment warning at vertical_draw.v(50): truncated value with size 12 to match size of target (10) File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v Line: 50
Warning (10230): Verilog HDL assignment warning at vertical_draw.v(52): truncated value with size 32 to match size of target (10) File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v Line: 52
Warning (10230): Verilog HDL assignment warning at vertical_draw.v(75): truncated value with size 12 to match size of target (10) File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v Line: 75
Warning (10230): Verilog HDL assignment warning at vertical_draw.v(84): truncated value with size 32 to match size of target (10) File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v Line: 84
Info (12128): Elaborating entity "pll_reconfig" for hierarchy "image_output:i_output|pll_reconfig:u_pll_reconfig" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v Line: 65
Info (12128): Elaborating entity "altera_pll_reconfig_top" for hierarchy "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig.v Line: 50
Info (12128): Elaborating entity "altera_pll_reconfig_core" for hierarchy "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_top.v Line: 420
Warning (10036): Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object "dps_start_assert" assigned a value but never read File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 208
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1510
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1526
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 306
Info (12128): Elaborating entity "dyn_phase_shift" for hierarchy "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1577
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2060
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2071
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2082
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2093
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2104
Info (12128): Elaborating entity "self_reset" for hierarchy "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1581
Info (12128): Elaborating entity "dprio_mux" for hierarchy "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1619
Info (12128): Elaborating entity "fpll_dprio_init" for hierarchy "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1638
Info (12128): Elaborating entity "pll_controller" for hierarchy "image_output:i_output|pll_controller:u_pll_controller" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v Line: 84
Info (12128): Elaborating entity "I2C_config" for hierarchy "I2C_config:i2c_config" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 72
Warning (10230): Verilog HDL assignment warning at I2C_config.v(71): truncated value with size 25 to match size of target (24) File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_config.v Line: 71
Warning (10230): Verilog HDL assignment warning at I2C_config.v(121): truncated value with size 32 to match size of target (1) File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_config.v Line: 121
Info (12128): Elaborating entity "counter" for hierarchy "I2C_config:i2c_config|counter:counter_100khz" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_config.v Line: 29
Info (12128): Elaborating entity "I2C_controller" for hierarchy "I2C_config:i2c_config|I2C_controller:I2C_cont" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_config.v Line: 44
Warning (10230): Verilog HDL assignment warning at I2C_controller.v(75): truncated value with size 32 to match size of target (8) File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_controller.v Line: 75
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[4]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[3]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[2]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[0]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "image_output:i_output|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|gnd" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 426
        Warning (14320): Synthesized away node "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[4]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[3]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[2]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[0]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|gnd" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 426
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 194
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "I2C_SCL" and its non-tri-state driver. File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 9
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "I2C_SCL~synth" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 9
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HDMI_TX_D[0]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[1]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[2]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[3]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[4]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[5]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[6]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[7]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[8]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[9]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[10]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[11]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[12]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[13]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[14]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[15]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[16]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[17]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[18]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[19]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[20]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[21]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[22]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[23]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 134 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read|combout" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1|combout" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 196
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_en" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 195
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 188
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_byteen[0]" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 184
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_byteen[1]" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 184
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[0]" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 186
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[1]" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 186
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[2]" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 186
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[3]" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 186
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[4]" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 186
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[5]" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 186
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[6]" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 186
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[7]" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 186
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[8]" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 186
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[9]" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 186
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[10]" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 186
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[11]" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 186
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[12]" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 186
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[13]" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 186
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[14]" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 186
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_writedata[15]" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 186
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_read" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 183
    Info (17048): Logic cell "image_output:i_output|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|gnd" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1919
Info (144001): Generated suppressed messages file C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/output_files/HDMI_OUT.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key1" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 2
    Warning (15610): No output dependent on input pin "HDMI_TX_INT" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 5
Info (21057): Implemented 264 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 28 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 223 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings
    Info: Peak virtual memory: 4869 megabytes
    Info: Processing ended: Wed Jun 05 03:51:26 2019
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/output_files/HDMI_OUT.map.smsg.


