[13:45:53.607] <TB3>     INFO: *** Welcome to pxar ***
[13:45:53.607] <TB3>     INFO: *** Today: 2016/09/08
[13:45:53.614] <TB3>     INFO: *** Version: 47bc-dirty
[13:45:53.615] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C15.dat
[13:45:53.615] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:45:53.615] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//defaultMaskFile.dat
[13:45:53.615] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters_C15.dat
[13:45:53.692] <TB3>     INFO:         clk: 4
[13:45:53.692] <TB3>     INFO:         ctr: 4
[13:45:53.692] <TB3>     INFO:         sda: 19
[13:45:53.692] <TB3>     INFO:         tin: 9
[13:45:53.692] <TB3>     INFO:         level: 15
[13:45:53.692] <TB3>     INFO:         triggerdelay: 0
[13:45:53.692] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:45:53.692] <TB3>     INFO: Log level: DEBUG
[13:45:53.703] <TB3>     INFO: Found DTB DTB_WRE7QJ
[13:45:53.720] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[13:45:53.723] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[13:45:53.725] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[13:45:55.279] <TB3>     INFO: DUT info: 
[13:45:55.279] <TB3>     INFO: The DUT currently contains the following objects:
[13:45:55.279] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:45:55.279] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[13:45:55.279] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[13:45:55.279] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:45:55.279] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:55.279] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:55.280] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:55.280] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:55.280] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:55.280] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:55.280] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:55.280] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:55.280] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:55.280] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:55.280] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:55.280] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:55.280] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:55.280] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:55.280] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:55.280] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:45:55.280] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:45:55.281] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:45:55.282] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:45:55.284] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31768576
[13:45:55.285] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xb02310
[13:45:55.285] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xa74770
[13:45:55.285] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fdfc9d94010
[13:45:55.285] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fdfcffff510
[13:45:55.285] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31834112 fPxarMemory = 0x7fdfc9d94010
[13:45:55.286] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 365mA
[13:45:55.287] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.9mA
[13:45:55.287] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.2 C
[13:45:55.287] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:45:55.688] <TB3>     INFO: enter 'restricted' command line mode
[13:45:55.688] <TB3>     INFO: enter test to run
[13:45:55.688] <TB3>     INFO:   test: FPIXTest no parameter change
[13:45:55.688] <TB3>     INFO:   running: fpixtest
[13:45:55.688] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:45:55.691] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:45:55.691] <TB3>     INFO: ######################################################################
[13:45:55.691] <TB3>     INFO: PixTestFPIXTest::doTest()
[13:45:55.691] <TB3>     INFO: ######################################################################
[13:45:55.694] <TB3>     INFO: ######################################################################
[13:45:55.694] <TB3>     INFO: PixTestPretest::doTest()
[13:45:55.694] <TB3>     INFO: ######################################################################
[13:45:55.697] <TB3>     INFO:    ----------------------------------------------------------------------
[13:45:55.697] <TB3>     INFO:    PixTestPretest::programROC() 
[13:45:55.697] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:13.714] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:46:13.714] <TB3>     INFO: IA differences per ROC:  18.5 16.1 20.1 19.3 16.9 16.1 20.1 17.7 17.7 17.7 19.3 17.7 16.9 19.3 20.1 17.7
[13:46:13.785] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:13.785] <TB3>     INFO:    PixTestPretest::checkIdig() 
[13:46:13.785] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:15.038] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:46:15.540] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:46:16.041] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:46:16.543] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:46:17.045] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:46:17.546] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:46:18.048] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:46:18.549] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:46:19.051] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:46:19.553] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:46:20.054] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:46:20.556] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:46:21.058] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:46:21.560] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:46:22.061] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:46:22.563] <TB3>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:46:22.816] <TB3>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[13:46:22.816] <TB3>     INFO: Test took 9034 ms.
[13:46:22.816] <TB3>     INFO: PixTestPretest::checkIdig() done.
[13:46:22.849] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:22.849] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:46:22.849] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:22.952] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.0312 mA
[13:46:23.054] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.7688 mA
[13:46:23.154] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  79 Ia 23.7688 mA
[13:46:23.255] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  80 Ia 24.5687 mA
[13:46:23.356] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  78 Ia 23.7688 mA
[13:46:23.457] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  79 Ia 23.7688 mA
[13:46:23.557] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  80 Ia 24.5687 mA
[13:46:23.659] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  78 Ia 23.7688 mA
[13:46:23.759] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  79 Ia 23.7688 mA
[13:46:23.860] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  80 Ia 24.5687 mA
[13:46:23.961] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  78 Ia 23.7688 mA
[13:46:24.062] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  79 Ia 23.7688 mA
[13:46:24.163] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  80 Ia 24.5687 mA
[13:46:24.264] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 21.3688 mA
[13:46:24.365] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  94 Ia 24.5687 mA
[13:46:24.465] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  92 Ia 24.5687 mA
[13:46:24.566] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  90 Ia 23.7688 mA
[13:46:24.667] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  91 Ia 24.5687 mA
[13:46:24.767] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  89 Ia 22.9688 mA
[13:46:24.868] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  95 Ia 24.5687 mA
[13:46:24.968] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  93 Ia 23.7688 mA
[13:46:25.069] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  94 Ia 24.5687 mA
[13:46:25.170] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  92 Ia 23.7688 mA
[13:46:25.271] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  93 Ia 24.5687 mA
[13:46:25.371] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  91 Ia 23.7688 mA
[13:46:25.472] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.5687 mA
[13:46:25.573] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  76 Ia 23.7688 mA
[13:46:25.674] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  77 Ia 24.5687 mA
[13:46:25.775] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  75 Ia 23.7688 mA
[13:46:25.875] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  76 Ia 23.7688 mA
[13:46:25.976] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  77 Ia 23.7688 mA
[13:46:26.076] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  78 Ia 24.5687 mA
[13:46:26.177] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  76 Ia 23.7688 mA
[13:46:26.278] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  77 Ia 24.5687 mA
[13:46:26.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  75 Ia 23.7688 mA
[13:46:26.479] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  76 Ia 23.7688 mA
[13:46:26.580] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  77 Ia 24.5687 mA
[13:46:26.681] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.7688 mA
[13:46:26.782] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  79 Ia 24.5687 mA
[13:46:26.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  77 Ia 23.7688 mA
[13:46:26.984] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  78 Ia 24.5687 mA
[13:46:27.084] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  76 Ia 23.7688 mA
[13:46:27.185] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  77 Ia 23.7688 mA
[13:46:27.286] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  78 Ia 24.5687 mA
[13:46:27.386] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  76 Ia 23.7688 mA
[13:46:27.487] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  77 Ia 23.7688 mA
[13:46:27.588] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  78 Ia 24.5687 mA
[13:46:27.688] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  76 Ia 23.7688 mA
[13:46:27.789] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  77 Ia 23.7688 mA
[13:46:27.891] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 21.3688 mA
[13:46:27.992] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  94 Ia 24.5687 mA
[13:46:28.092] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  92 Ia 24.5687 mA
[13:46:28.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  90 Ia 23.7688 mA
[13:46:28.293] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  91 Ia 23.7688 mA
[13:46:28.394] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  92 Ia 24.5687 mA
[13:46:28.494] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  90 Ia 23.7688 mA
[13:46:28.595] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  91 Ia 24.5687 mA
[13:46:28.696] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  89 Ia 23.7688 mA
[13:46:28.797] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  90 Ia 23.7688 mA
[13:46:28.898] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  91 Ia 23.7688 mA
[13:46:28.999] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  92 Ia 23.7688 mA
[13:46:29.101] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 20.5687 mA
[13:46:29.202] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  99 Ia 24.5687 mA
[13:46:29.303] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  97 Ia 24.5687 mA
[13:46:29.404] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  95 Ia 23.7688 mA
[13:46:29.506] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  96 Ia 23.7688 mA
[13:46:29.606] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  97 Ia 24.5687 mA
[13:46:29.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  95 Ia 23.7688 mA
[13:46:29.808] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  96 Ia 24.5687 mA
[13:46:29.909] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  94 Ia 23.7688 mA
[13:46:30.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  95 Ia 23.7688 mA
[13:46:30.110] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  96 Ia 23.7688 mA
[13:46:30.211] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  97 Ia 23.7688 mA
[13:46:30.312] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.5687 mA
[13:46:30.413] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  76 Ia 23.7688 mA
[13:46:30.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  77 Ia 24.5687 mA
[13:46:30.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  75 Ia 23.7688 mA
[13:46:30.715] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  76 Ia 23.7688 mA
[13:46:30.816] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  77 Ia 24.5687 mA
[13:46:30.917] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  75 Ia 23.7688 mA
[13:46:31.018] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  76 Ia 23.7688 mA
[13:46:31.119] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  77 Ia 24.5687 mA
[13:46:31.220] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  75 Ia 23.7688 mA
[13:46:31.321] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  76 Ia 23.7688 mA
[13:46:31.423] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  77 Ia 24.5687 mA
[13:46:31.524] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.1688 mA
[13:46:31.624] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  89 Ia 24.5687 mA
[13:46:31.726] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  87 Ia 24.5687 mA
[13:46:31.827] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  85 Ia 23.7688 mA
[13:46:31.927] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  86 Ia 24.5687 mA
[13:46:32.028] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  84 Ia 23.7688 mA
[13:46:32.129] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  85 Ia 24.5687 mA
[13:46:32.229] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  83 Ia 23.7688 mA
[13:46:32.330] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  84 Ia 24.5687 mA
[13:46:32.431] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  82 Ia 23.7688 mA
[13:46:32.532] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  83 Ia 23.7688 mA
[13:46:32.632] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  84 Ia 23.7688 mA
[13:46:32.734] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.1688 mA
[13:46:32.834] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  89 Ia 24.5687 mA
[13:46:32.935] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  87 Ia 24.5687 mA
[13:46:33.036] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  85 Ia 24.5687 mA
[13:46:33.136] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  83 Ia 23.7688 mA
[13:46:33.237] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  84 Ia 23.7688 mA
[13:46:33.337] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  85 Ia 24.5687 mA
[13:46:33.438] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  83 Ia 23.7688 mA
[13:46:33.538] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  84 Ia 24.5687 mA
[13:46:33.640] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  82 Ia 23.7688 mA
[13:46:33.741] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  83 Ia 23.7688 mA
[13:46:33.841] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  84 Ia 24.5687 mA
[13:46:33.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.1688 mA
[13:46:34.044] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  89 Ia 24.5687 mA
[13:46:34.144] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  87 Ia 24.5687 mA
[13:46:34.245] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  85 Ia 23.7688 mA
[13:46:34.346] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  86 Ia 24.5687 mA
[13:46:34.447] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  84 Ia 23.7688 mA
[13:46:34.548] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  85 Ia 23.7688 mA
[13:46:34.649] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  86 Ia 23.7688 mA
[13:46:34.750] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  87 Ia 24.5687 mA
[13:46:34.851] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  85 Ia 23.7688 mA
[13:46:34.952] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  86 Ia 24.5687 mA
[13:46:35.053] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  84 Ia 23.7688 mA
[13:46:35.154] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.5687 mA
[13:46:35.255] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  76 Ia 23.7688 mA
[13:46:35.356] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  77 Ia 23.7688 mA
[13:46:35.456] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  78 Ia 24.5687 mA
[13:46:35.557] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  76 Ia 22.9688 mA
[13:46:35.658] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  82 Ia 25.3687 mA
[13:46:35.758] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  75 Ia 22.9688 mA
[13:46:35.859] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  81 Ia 24.5687 mA
[13:46:35.959] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  79 Ia 23.7688 mA
[13:46:36.060] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  80 Ia 24.5687 mA
[13:46:36.161] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  78 Ia 24.5687 mA
[13:46:36.262] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  76 Ia 23.7688 mA
[13:46:36.363] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.9688 mA
[13:46:36.463] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  84 Ia 24.5687 mA
[13:46:36.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  82 Ia 23.7688 mA
[13:46:36.665] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  83 Ia 24.5687 mA
[13:46:36.766] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  81 Ia 23.7688 mA
[13:46:36.867] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  82 Ia 23.7688 mA
[13:46:36.968] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  83 Ia 24.5687 mA
[13:46:37.069] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  81 Ia 23.7688 mA
[13:46:37.170] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  82 Ia 23.7688 mA
[13:46:37.271] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  83 Ia 24.5687 mA
[13:46:37.371] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  81 Ia 23.7688 mA
[13:46:37.472] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  82 Ia 23.7688 mA
[13:46:37.574] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 21.3688 mA
[13:46:37.675] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  94 Ia 24.5687 mA
[13:46:37.776] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  92 Ia 24.5687 mA
[13:46:37.876] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  90 Ia 23.7688 mA
[13:46:37.976] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  91 Ia 23.7688 mA
[13:46:38.077] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  92 Ia 24.5687 mA
[13:46:38.177] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  90 Ia 23.7688 mA
[13:46:38.278] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  91 Ia 23.7688 mA
[13:46:38.378] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  92 Ia 24.5687 mA
[13:46:38.479] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  90 Ia 23.7688 mA
[13:46:38.580] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  91 Ia 23.7688 mA
[13:46:38.681] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  92 Ia 24.5687 mA
[13:46:38.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 23.7688 mA
[13:46:38.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  79 Ia 23.7688 mA
[13:46:38.984] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  80 Ia 24.5687 mA
[13:46:39.085] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  78 Ia 23.7688 mA
[13:46:39.186] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  79 Ia 24.5687 mA
[13:46:39.286] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  77 Ia 23.7688 mA
[13:46:39.387] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  78 Ia 23.7688 mA
[13:46:39.488] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  79 Ia 24.5687 mA
[13:46:39.589] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  77 Ia 23.7688 mA
[13:46:39.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  78 Ia 24.5687 mA
[13:46:39.790] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  76 Ia 23.7688 mA
[13:46:39.891] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  77 Ia 23.7688 mA
[13:46:39.992] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.5687 mA
[13:46:40.093] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  76 Ia 24.5687 mA
[13:46:40.194] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  74 Ia 23.7688 mA
[13:46:40.295] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  75 Ia 24.5687 mA
[13:46:40.396] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  73 Ia 23.7688 mA
[13:46:40.496] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  74 Ia 23.7688 mA
[13:46:40.597] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  75 Ia 23.7688 mA
[13:46:40.698] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  76 Ia 24.5687 mA
[13:46:40.799] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  74 Ia 23.7688 mA
[13:46:40.900] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  75 Ia 23.7688 mA
[13:46:40.001] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  76 Ia 24.5687 mA
[13:46:41.101] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  74 Ia 23.7688 mA
[13:46:41.203] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.1688 mA
[13:46:41.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  89 Ia 24.5687 mA
[13:46:41.405] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  87 Ia 24.5687 mA
[13:46:41.506] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  85 Ia 23.7688 mA
[13:46:41.607] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  86 Ia 23.7688 mA
[13:46:41.708] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  87 Ia 24.5687 mA
[13:46:41.809] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  85 Ia 23.7688 mA
[13:46:41.909] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  86 Ia 24.5687 mA
[13:46:42.010] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  84 Ia 23.7688 mA
[13:46:42.110] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  85 Ia 23.7688 mA
[13:46:42.211] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  86 Ia 24.5687 mA
[13:46:42.312] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  84 Ia 23.7688 mA
[13:46:42.338] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  80
[13:46:42.338] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  91
[13:46:42.338] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  77
[13:46:42.338] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  77
[13:46:42.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  92
[13:46:42.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  97
[13:46:42.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  77
[13:46:42.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  84
[13:46:42.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  84
[13:46:42.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  84
[13:46:42.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  76
[13:46:42.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  82
[13:46:42.339] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  92
[13:46:42.340] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  77
[13:46:42.340] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  74
[13:46:42.340] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  84
[13:46:44.166] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 385.9 mA = 24.1188 mA/ROC
[13:46:44.166] <TB3>     INFO: i(loss) [mA/ROC]:     20.1  19.3  20.1  19.3  20.1  20.1  19.3  19.3  20.1  19.3  19.3  19.3  20.1  19.3  19.3  19.3
[13:46:44.200] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:44.200] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[13:46:44.201] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:44.337] <TB3>     INFO: Expecting 231680 events.
[13:46:52.586] <TB3>     INFO: 231680 events read in total (7532ms).
[13:46:52.736] <TB3>     INFO: Test took 8532ms.
[13:46:52.937] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 95 and Delta(CalDel) = 58
[13:46:52.940] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 98 and Delta(CalDel) = 63
[13:46:52.944] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 98 and Delta(CalDel) = 60
[13:46:52.947] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 86 and Delta(CalDel) = 60
[13:46:52.951] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 111 and Delta(CalDel) = 55
[13:46:52.955] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 100 and Delta(CalDel) = 62
[13:46:52.959] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 104 and Delta(CalDel) = 63
[13:46:52.963] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 67 and Delta(CalDel) = 62
[13:46:52.967] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:46:52.970] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 100 and Delta(CalDel) = 59
[13:46:52.974] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 80 and Delta(CalDel) = 63
[13:46:52.977] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 88 and Delta(CalDel) = 61
[13:46:52.981] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 89 and Delta(CalDel) = 63
[13:46:52.984] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 108 and Delta(CalDel) = 63
[13:46:52.988] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 97 and Delta(CalDel) = 63
[13:46:52.991] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 97 and Delta(CalDel) = 62
[13:46:53.032] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:46:53.069] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:53.069] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:46:53.070] <TB3>     INFO:    ----------------------------------------------------------------------
[13:46:53.206] <TB3>     INFO: Expecting 231680 events.
[13:47:01.460] <TB3>     INFO: 231680 events read in total (7539ms).
[13:47:01.465] <TB3>     INFO: Test took 8391ms.
[13:47:01.488] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[13:47:01.797] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 31.5
[13:47:01.801] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29.5
[13:47:01.804] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30
[13:47:01.808] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 99 +/- 27.5
[13:47:01.811] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 31
[13:47:01.814] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 31
[13:47:01.818] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30.5
[13:47:01.821] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[13:47:01.825] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[13:47:01.828] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 31.5
[13:47:01.832] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31
[13:47:01.835] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 163 +/- 32
[13:47:01.839] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30.5
[13:47:01.842] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 32
[13:47:01.846] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 30.5
[13:47:01.885] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:47:01.885] <TB3>     INFO: CalDel:      144   142   125   142    99   147   131   142   139   128   146   140   163   133   147   141
[13:47:01.885] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    53    51    51    52    51    51    51    52    51    51
[13:47:01.890] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C0.dat
[13:47:01.890] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C1.dat
[13:47:01.890] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C2.dat
[13:47:01.890] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C3.dat
[13:47:01.890] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C4.dat
[13:47:01.891] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C5.dat
[13:47:01.891] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C6.dat
[13:47:01.891] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C7.dat
[13:47:01.891] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C8.dat
[13:47:01.891] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C9.dat
[13:47:01.891] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C10.dat
[13:47:01.891] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C11.dat
[13:47:01.891] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C12.dat
[13:47:01.891] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C13.dat
[13:47:01.891] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C14.dat
[13:47:01.892] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters_C15.dat
[13:47:01.892] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:47:01.892] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:47:01.892] <TB3>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[13:47:01.892] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:47:01.976] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:47:01.976] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:47:01.976] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:47:01.976] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:47:01.978] <TB3>     INFO: ######################################################################
[13:47:01.979] <TB3>     INFO: PixTestTiming::doTest()
[13:47:01.979] <TB3>     INFO: ######################################################################
[13:47:01.979] <TB3>     INFO:    ----------------------------------------------------------------------
[13:47:01.979] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[13:47:01.979] <TB3>     INFO:    ----------------------------------------------------------------------
[13:47:01.979] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:47:03.875] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:47:06.148] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:47:08.421] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:47:10.697] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:47:12.970] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:47:15.243] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:47:17.516] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:47:19.789] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:47:21.309] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:47:23.582] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:47:25.855] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:47:28.128] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:47:30.402] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:47:32.675] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:47:34.947] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:47:37.221] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:47:38.741] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:47:40.261] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:47:41.781] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:47:43.301] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:47:44.820] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:47:46.341] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:47:47.861] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:47:49.381] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:47:50.901] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:47:54.302] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:47:57.701] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:48:01.102] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:48:04.501] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:48:07.901] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:48:11.301] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:48:14.700] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:48:16.220] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:48:17.740] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:48:19.261] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:48:20.782] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:48:22.302] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:48:23.823] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:48:25.342] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:48:26.862] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:48:29.135] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:48:42.308] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:48:43.828] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:48:45.348] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:48:46.868] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:48:49.141] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:48:51.414] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:48:52.934] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:48:55.207] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:48:57.480] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:48:59.753] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:49:02.026] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:49:04.299] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:49:06.572] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:49:08.845] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:49:11.118] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:49:13.391] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:49:15.664] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:49:17.937] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:49:20.211] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:49:22.484] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:49:24.757] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:49:27.030] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:49:29.303] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:49:31.576] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:49:33.849] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:49:36.123] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:49:38.396] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:49:40.669] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:49:42.942] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:49:45.215] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:49:47.488] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:49:49.762] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:49:52.035] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:49:54.309] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:49:56.583] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:49:58.856] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:50:01.129] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:50:03.402] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:50:05.676] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:50:12.083] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:50:13.602] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:50:15.122] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:50:16.642] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:50:18.161] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:50:19.680] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:50:21.200] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:50:22.720] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:50:24.240] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:50:25.760] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:50:27.280] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:50:28.800] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:50:30.320] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:50:31.841] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:50:33.361] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:50:34.881] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:50:36.401] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:50:37.921] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:50:39.442] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:50:40.962] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:50:42.482] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:50:44.002] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:50:45.522] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:50:47.043] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:50:49.316] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:50:50.836] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:50:52.355] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:50:54.629] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:50:56.149] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:50:57.668] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:50:59.941] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:51:02.214] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:51:04.488] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:51:06.760] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:51:09.033] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:51:11.306] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:51:13.580] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:51:15.853] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:51:18.126] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:51:20.399] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:51:22.673] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:51:24.947] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:51:27.219] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:51:29.493] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:51:31.765] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:51:34.038] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:51:36.311] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:51:38.969] <TB3>     INFO: TBM Phase Settings: 240
[13:51:38.970] <TB3>     INFO: 400MHz Phase: 4
[13:51:38.970] <TB3>     INFO: 160MHz Phase: 7
[13:51:38.970] <TB3>     INFO: Functional Phase Area: 4
[13:51:38.973] <TB3>     INFO: Test took 276994 ms.
[13:51:38.973] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:51:38.973] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:38.973] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[13:51:38.973] <TB3>     INFO:    ----------------------------------------------------------------------
[13:51:38.973] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:51:41.994] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:51:43.889] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:51:45.784] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:51:47.680] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:51:49.575] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:51:51.471] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:51:53.366] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:51:57.141] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:51:58.849] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:52:00.369] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:52:02.265] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:52:04.161] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:52:06.056] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:52:07.576] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:52:09.096] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:52:10.616] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:52:12.136] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:52:13.656] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:52:15.364] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:52:17.637] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:52:19.913] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:52:22.187] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:52:24.459] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:52:25.980] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:52:27.500] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:52:29.020] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:52:31.295] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:52:33.568] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:52:35.841] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:52:38.115] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:52:40.388] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:52:41.908] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:52:43.428] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:52:44.948] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:52:47.222] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:52:49.495] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:52:51.769] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:52:54.042] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:52:56.315] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:52:57.835] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:52:59.355] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:53:00.875] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:53:03.149] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:53:05.422] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:53:07.696] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:53:09.970] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:53:12.244] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:53:13.764] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:53:15.284] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:53:16.804] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:53:19.078] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:53:21.351] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:53:23.624] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:53:25.897] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:53:28.170] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:53:29.690] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:53:31.210] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:53:32.730] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:53:35.003] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:53:37.276] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:53:39.549] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:53:41.823] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:53:44.096] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:53:45.998] <TB3>     INFO: ROC Delay Settings: 236
[13:53:45.998] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[13:53:45.998] <TB3>     INFO: ROC Port 0 Delay: 4
[13:53:45.998] <TB3>     INFO: ROC Port 1 Delay: 5
[13:53:45.998] <TB3>     INFO: Functional ROC Area: 5
[13:53:45.001] <TB3>     INFO: Test took 127028 ms.
[13:53:45.001] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[13:53:45.001] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:45.001] <TB3>     INFO:    PixTestTiming::TimingTest()
[13:53:45.001] <TB3>     INFO:    ----------------------------------------------------------------------
[13:53:47.140] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4208 4208 4208 4208 4209 4209 4209 4209 e062 c000 a101 8000 4209 4208 4209 4209 4209 4208 4209 4209 e062 c000 
[13:53:47.140] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4208 4208 4209 4209 4208 4208 4209 4209 e022 c000 a102 8040 420b 420a 420b 420b 420b 420a 420b 420b e022 c000 
[13:53:47.140] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4208 4209 4208 4209 4208 4209 4208 4209 e022 c000 a103 80b1 4209 4209 4209 4209 4209 4209 4209 4209 e022 c000 
[13:53:47.140] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:54:01.224] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:01.225] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:54:15.237] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:15.237] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:54:29.216] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:29.217] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:54:43.246] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:43.246] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:54:57.256] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:57.256] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:55:11.279] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:11.279] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:55:25.235] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:25.235] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:55:39.244] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:39.244] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:55:53.250] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:55:53.250] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:56:07.333] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:07.714] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:07.728] <TB3>     INFO: Decoding statistics:
[13:56:07.728] <TB3>     INFO:   General information:
[13:56:07.728] <TB3>     INFO: 	 16bit words read:         240000000
[13:56:07.728] <TB3>     INFO: 	 valid events total:       20000000
[13:56:07.728] <TB3>     INFO: 	 empty events:             20000000
[13:56:07.728] <TB3>     INFO: 	 valid events with pixels: 0
[13:56:07.728] <TB3>     INFO: 	 valid pixel hits:         0
[13:56:07.728] <TB3>     INFO:   Event errors: 	           0
[13:56:07.728] <TB3>     INFO: 	 start marker:             0
[13:56:07.728] <TB3>     INFO: 	 stop marker:              0
[13:56:07.728] <TB3>     INFO: 	 overflow:                 0
[13:56:07.728] <TB3>     INFO: 	 invalid 5bit words:       0
[13:56:07.728] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[13:56:07.728] <TB3>     INFO:   TBM errors: 		           0
[13:56:07.728] <TB3>     INFO: 	 flawed TBM headers:       0
[13:56:07.728] <TB3>     INFO: 	 flawed TBM trailers:      0
[13:56:07.728] <TB3>     INFO: 	 event ID mismatches:      0
[13:56:07.728] <TB3>     INFO:   ROC errors: 		           0
[13:56:07.728] <TB3>     INFO: 	 missing ROC header(s):    0
[13:56:07.728] <TB3>     INFO: 	 misplaced readback start: 0
[13:56:07.728] <TB3>     INFO:   Pixel decoding errors:	   0
[13:56:07.728] <TB3>     INFO: 	 pixel data incomplete:    0
[13:56:07.728] <TB3>     INFO: 	 pixel address:            0
[13:56:07.728] <TB3>     INFO: 	 pulse height fill bit:    0
[13:56:07.728] <TB3>     INFO: 	 buffer corruption:        0
[13:56:07.728] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:07.728] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:56:07.728] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:07.728] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:07.728] <TB3>     INFO:    Read back bit status: 1
[13:56:07.728] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:07.728] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:07.729] <TB3>     INFO:    Timings are good!
[13:56:07.729] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:07.729] <TB3>     INFO: Test took 141728 ms.
[13:56:07.729] <TB3>     INFO: PixTestTiming::TimingTest() done.
[13:56:07.729] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:56:07.729] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:56:07.729] <TB3>     INFO: PixTestTiming::doTest took 545753 ms.
[13:56:07.729] <TB3>     INFO: PixTestTiming::doTest() done
[13:56:07.729] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:56:07.729] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[13:56:07.729] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[13:56:07.729] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[13:56:07.729] <TB3>     INFO: Write out ROCDelayScan3_V0
[13:56:07.730] <TB3>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:56:07.730] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:56:08.080] <TB3>     INFO: ######################################################################
[13:56:08.080] <TB3>     INFO: PixTestAlive::doTest()
[13:56:08.080] <TB3>     INFO: ######################################################################
[13:56:08.083] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:08.083] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:56:08.083] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:08.085] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:56:08.429] <TB3>     INFO: Expecting 41600 events.
[13:56:12.490] <TB3>     INFO: 41600 events read in total (3346ms).
[13:56:12.491] <TB3>     INFO: Test took 4406ms.
[13:56:12.499] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:12.499] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:56:12.499] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:56:12.875] <TB3>     INFO: PixTestAlive::aliveTest() done
[13:56:12.875] <TB3>     INFO: number of dead pixels (per ROC):     0    0    1    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:56:12.875] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    1    0    0    0    0    0    0    0    0    0    3    0    0    0
[13:56:12.878] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:12.878] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:56:12.878] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:12.880] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:56:13.232] <TB3>     INFO: Expecting 41600 events.
[13:56:16.207] <TB3>     INFO: 41600 events read in total (2260ms).
[13:56:16.210] <TB3>     INFO: Test took 3330ms.
[13:56:16.210] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:16.210] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:56:16.210] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:56:16.211] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:56:16.613] <TB3>     INFO: PixTestAlive::maskTest() done
[13:56:16.613] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:56:16.616] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:16.616] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:56:16.616] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:16.617] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:56:16.962] <TB3>     INFO: Expecting 41600 events.
[13:56:21.035] <TB3>     INFO: 41600 events read in total (3357ms).
[13:56:21.037] <TB3>     INFO: Test took 4420ms.
[13:56:21.044] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:21.045] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:56:21.045] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:56:21.423] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[13:56:21.423] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:56:21.423] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:56:21.423] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:56:21.430] <TB3>     INFO: ######################################################################
[13:56:21.430] <TB3>     INFO: PixTestTrim::doTest()
[13:56:21.430] <TB3>     INFO: ######################################################################
[13:56:21.433] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:21.433] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:56:21.433] <TB3>     INFO:    ----------------------------------------------------------------------
[13:56:21.510] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:56:21.510] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:56:21.523] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:56:21.523] <TB3>     INFO:     run 1 of 1
[13:56:21.523] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:21.867] <TB3>     INFO: Expecting 5025280 events.
[13:57:06.912] <TB3>     INFO: 1426328 events read in total (44330ms).
[13:57:50.921] <TB3>     INFO: 2835384 events read in total (88339ms).
[13:58:35.113] <TB3>     INFO: 4251912 events read in total (132532ms).
[13:58:58.914] <TB3>     INFO: 5025280 events read in total (156332ms).
[13:58:58.962] <TB3>     INFO: Test took 157439ms.
[13:58:59.018] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:59.127] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:59:00.542] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:59:01.908] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:59:03.299] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:59:04.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:59:06.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:59:07.472] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:59:08.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:59:10.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:11.478] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:12.845] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:14.177] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:15.535] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:16.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:18.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:19.486] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:20.852] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236818432
[13:59:20.855] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.4975 minThrLimit = 90.4732 minThrNLimit = 116.098 -> result = 90.4975 -> 90
[13:59:20.855] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6085 minThrLimit = 96.599 minThrNLimit = 116.985 -> result = 96.6085 -> 96
[13:59:20.856] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.837 minThrLimit = 102.819 minThrNLimit = 124.243 -> result = 102.837 -> 102
[13:59:20.856] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.6466 minThrLimit = 98.6252 minThrNLimit = 118.056 -> result = 98.6466 -> 98
[13:59:20.856] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.085 minThrLimit = 102.794 minThrNLimit = 129.43 -> result = 103.085 -> 103
[13:59:20.857] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.2251 minThrLimit = 94.1974 minThrNLimit = 120.647 -> result = 94.2251 -> 94
[13:59:20.857] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 110.124 minThrLimit = 110.045 minThrNLimit = 133.427 -> result = 110.124 -> 110
[13:59:20.858] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.95 minThrLimit = 84.9477 minThrNLimit = 102.362 -> result = 84.95 -> 84
[13:59:20.858] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0369 minThrLimit = 98.0086 minThrNLimit = 119.736 -> result = 98.0369 -> 98
[13:59:20.858] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.137 minThrLimit = 101.134 minThrNLimit = 123.41 -> result = 101.137 -> 101
[13:59:20.859] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.196 minThrLimit = 90.1542 minThrNLimit = 114.453 -> result = 90.196 -> 90
[13:59:20.859] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.275 minThrLimit = 102.266 minThrNLimit = 122.645 -> result = 102.275 -> 102
[13:59:20.860] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1778 minThrLimit = 90.0072 minThrNLimit = 107.174 -> result = 90.1778 -> 90
[13:59:20.860] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.6055 minThrLimit = 99.5754 minThrNLimit = 118.205 -> result = 99.6055 -> 99
[13:59:20.860] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3934 minThrLimit = 96.3884 minThrNLimit = 115.88 -> result = 96.3934 -> 96
[13:59:20.861] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.0811 minThrLimit = 99.0736 minThrNLimit = 120.084 -> result = 99.0811 -> 99
[13:59:20.861] <TB3>     INFO: ROC 0 VthrComp = 90
[13:59:20.861] <TB3>     INFO: ROC 1 VthrComp = 96
[13:59:20.861] <TB3>     INFO: ROC 2 VthrComp = 102
[13:59:20.861] <TB3>     INFO: ROC 3 VthrComp = 98
[13:59:20.861] <TB3>     INFO: ROC 4 VthrComp = 103
[13:59:20.861] <TB3>     INFO: ROC 5 VthrComp = 94
[13:59:20.861] <TB3>     INFO: ROC 6 VthrComp = 110
[13:59:20.862] <TB3>     INFO: ROC 7 VthrComp = 84
[13:59:20.862] <TB3>     INFO: ROC 8 VthrComp = 98
[13:59:20.866] <TB3>     INFO: ROC 9 VthrComp = 101
[13:59:20.866] <TB3>     INFO: ROC 10 VthrComp = 90
[13:59:20.866] <TB3>     INFO: ROC 11 VthrComp = 102
[13:59:20.866] <TB3>     INFO: ROC 12 VthrComp = 90
[13:59:20.867] <TB3>     INFO: ROC 13 VthrComp = 99
[13:59:20.867] <TB3>     INFO: ROC 14 VthrComp = 96
[13:59:20.867] <TB3>     INFO: ROC 15 VthrComp = 99
[13:59:20.868] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:59:20.868] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:59:20.879] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:59:20.879] <TB3>     INFO:     run 1 of 1
[13:59:20.879] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:21.221] <TB3>     INFO: Expecting 5025280 events.
[13:59:55.804] <TB3>     INFO: 891200 events read in total (33868ms).
[14:00:30.819] <TB3>     INFO: 1781112 events read in total (68883ms).
[14:01:05.864] <TB3>     INFO: 2669768 events read in total (103929ms).
[14:01:40.658] <TB3>     INFO: 3548240 events read in total (138722ms).
[14:02:15.691] <TB3>     INFO: 4421904 events read in total (173755ms).
[14:02:39.340] <TB3>     INFO: 5025280 events read in total (197404ms).
[14:02:39.408] <TB3>     INFO: Test took 198529ms.
[14:02:39.579] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:39.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:41.620] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:43.267] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:44.915] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:46.570] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:48.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:49.818] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:51.546] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:53.315] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:54.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:56.599] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:58.248] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:59.882] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:01.479] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:03.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:04.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:06.237] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287383552
[14:03:06.248] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 59.9464 for pixel 7/0 mean/min/max = 46.2242/32.3631/60.0853
[14:03:06.248] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.5068 for pixel 33/0 mean/min/max = 45.4535/32.0495/58.8575
[14:03:06.249] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.6868 for pixel 11/1 mean/min/max = 46.1333/32.5755/59.6911
[14:03:06.249] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 63.2464 for pixel 5/2 mean/min/max = 47.5611/31.6856/63.4366
[14:03:06.250] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 61.2689 for pixel 0/21 mean/min/max = 46.5031/31.6942/61.312
[14:03:06.250] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.862 for pixel 13/3 mean/min/max = 43.8652/32.8582/54.8722
[14:03:06.250] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 63.5334 for pixel 23/77 mean/min/max = 48.6878/33.6939/63.6817
[14:03:06.251] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.4344 for pixel 25/1 mean/min/max = 45.2579/33.0612/57.4546
[14:03:06.251] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.2566 for pixel 11/3 mean/min/max = 45.0061/31.677/58.3353
[14:03:06.251] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 62.5626 for pixel 4/1 mean/min/max = 46.9522/31.3376/62.5667
[14:03:06.252] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 58.3345 for pixel 2/8 mean/min/max = 45.699/32.8343/58.5636
[14:03:06.252] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.0417 for pixel 26/0 mean/min/max = 45.7204/32.2791/59.1617
[14:03:06.252] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 67.084 for pixel 0/1 mean/min/max = 49.3127/31.4056/67.2197
[14:03:06.253] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 63.4332 for pixel 3/20 mean/min/max = 47.5863/31.3636/63.8089
[14:03:06.253] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 61.8809 for pixel 1/7 mean/min/max = 46.9738/31.9211/62.0264
[14:03:06.253] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.1452 for pixel 17/0 mean/min/max = 43.9906/31.7552/56.2261
[14:03:06.253] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:03:06.385] <TB3>     INFO: Expecting 411648 events.
[14:03:13.908] <TB3>     INFO: 411648 events read in total (6808ms).
[14:03:13.916] <TB3>     INFO: Expecting 411648 events.
[14:03:21.552] <TB3>     INFO: 411648 events read in total (6985ms).
[14:03:21.561] <TB3>     INFO: Expecting 411648 events.
[14:03:29.208] <TB3>     INFO: 411648 events read in total (6987ms).
[14:03:29.219] <TB3>     INFO: Expecting 411648 events.
[14:03:36.799] <TB3>     INFO: 411648 events read in total (6920ms).
[14:03:36.813] <TB3>     INFO: Expecting 411648 events.
[14:03:44.412] <TB3>     INFO: 411648 events read in total (6949ms).
[14:03:44.429] <TB3>     INFO: Expecting 411648 events.
[14:03:52.045] <TB3>     INFO: 411648 events read in total (6970ms).
[14:03:52.065] <TB3>     INFO: Expecting 411648 events.
[14:03:59.718] <TB3>     INFO: 411648 events read in total (7010ms).
[14:03:59.741] <TB3>     INFO: Expecting 411648 events.
[14:04:07.285] <TB3>     INFO: 411648 events read in total (6902ms).
[14:04:07.308] <TB3>     INFO: Expecting 411648 events.
[14:04:14.893] <TB3>     INFO: 411648 events read in total (6938ms).
[14:04:14.918] <TB3>     INFO: Expecting 411648 events.
[14:04:22.508] <TB3>     INFO: 411648 events read in total (6947ms).
[14:04:22.537] <TB3>     INFO: Expecting 411648 events.
[14:04:30.192] <TB3>     INFO: 411648 events read in total (7018ms).
[14:04:30.223] <TB3>     INFO: Expecting 411648 events.
[14:04:37.828] <TB3>     INFO: 411648 events read in total (6966ms).
[14:04:37.860] <TB3>     INFO: Expecting 411648 events.
[14:04:45.435] <TB3>     INFO: 411648 events read in total (6931ms).
[14:04:45.472] <TB3>     INFO: Expecting 411648 events.
[14:04:53.047] <TB3>     INFO: 411648 events read in total (6936ms).
[14:04:53.085] <TB3>     INFO: Expecting 411648 events.
[14:05:00.744] <TB3>     INFO: 411648 events read in total (7026ms).
[14:05:00.786] <TB3>     INFO: Expecting 411648 events.
[14:05:08.429] <TB3>     INFO: 411648 events read in total (7017ms).
[14:05:08.475] <TB3>     INFO: Test took 122222ms.
[14:05:08.990] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.3613 < 35 for itrim+1 = 117; old thr = 34.8247 ... break
[14:05:09.029] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4439 < 35 for itrim+1 = 107; old thr = 34.967 ... break
[14:05:09.060] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4795 < 35 for itrim+1 = 101; old thr = 34.836 ... break
[14:05:09.093] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0773 < 35 for itrim = 132; old thr = 33.7783 ... break
[14:05:09.129] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0036 < 35 for itrim = 127; old thr = 34.4933 ... break
[14:05:09.177] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0207 < 35 for itrim = 101; old thr = 34.9225 ... break
[14:05:09.211] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0542 < 35 for itrim+1 = 129; old thr = 34.9803 ... break
[14:05:09.240] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3185 < 35 for itrim+1 = 96; old thr = 34.7485 ... break
[14:05:09.271] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1639 < 35 for itrim = 100; old thr = 33.9753 ... break
[14:05:09.300] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2825 < 35 for itrim = 111; old thr = 34.451 ... break
[14:05:09.335] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0148 < 35 for itrim = 117; old thr = 34.2111 ... break
[14:05:09.365] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0796 < 35 for itrim = 94; old thr = 34.7507 ... break
[14:05:09.392] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4256 < 35 for itrim+1 = 123; old thr = 34.9288 ... break
[14:05:09.424] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5071 < 35 for itrim+1 = 124; old thr = 34.7774 ... break
[14:05:09.459] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0078 < 35 for itrim = 126; old thr = 34.0439 ... break
[14:05:09.494] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5271 < 35 for itrim = 98; old thr = 33.932 ... break
[14:05:09.571] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:05:09.581] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:09.581] <TB3>     INFO:     run 1 of 1
[14:05:09.581] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:09.925] <TB3>     INFO: Expecting 5025280 events.
[14:05:45.346] <TB3>     INFO: 870640 events read in total (34706ms).
[14:06:19.212] <TB3>     INFO: 1740024 events read in total (68572ms).
[14:06:53.963] <TB3>     INFO: 2608192 events read in total (103323ms).
[14:07:28.457] <TB3>     INFO: 3464520 events read in total (137817ms).
[14:08:03.080] <TB3>     INFO: 4317624 events read in total (172440ms).
[14:08:31.091] <TB3>     INFO: 5025280 events read in total (200451ms).
[14:08:31.166] <TB3>     INFO: Test took 201585ms.
[14:08:31.346] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:31.716] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:33.233] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:34.774] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:36.322] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:37.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:39.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:40.908] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:42.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:08:44.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:08:45.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:08:47.306] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:08:48.831] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:08:50.377] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:08:51.927] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:08:53.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:08:55.034] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:08:56.568] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 269901824
[14:08:56.569] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 2.500000 .. 255.000000
[14:08:56.643] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:08:56.653] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:08:56.653] <TB3>     INFO:     run 1 of 1
[14:08:56.653] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:08:56.998] <TB3>     INFO: Expecting 8453120 events.
[14:09:31.467] <TB3>     INFO: 823864 events read in total (33754ms).
[14:10:04.238] <TB3>     INFO: 1647904 events read in total (66525ms).
[14:10:36.899] <TB3>     INFO: 2472056 events read in total (99186ms).
[14:11:11.207] <TB3>     INFO: 3296424 events read in total (133494ms).
[14:11:44.364] <TB3>     INFO: 4120848 events read in total (166651ms).
[14:12:18.565] <TB3>     INFO: 4944680 events read in total (200852ms).
[14:12:51.429] <TB3>     INFO: 5766808 events read in total (233716ms).
[14:13:25.476] <TB3>     INFO: 6588112 events read in total (267763ms).
[14:13:58.644] <TB3>     INFO: 7408528 events read in total (300931ms).
[14:14:33.031] <TB3>     INFO: 8229160 events read in total (335318ms).
[14:14:42.366] <TB3>     INFO: 8453120 events read in total (344654ms).
[14:14:42.468] <TB3>     INFO: Test took 345815ms.
[14:14:42.787] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:43.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:45.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:47.123] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:48.981] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:50.828] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:52.672] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:54.502] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:56.387] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:58.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:00.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:02.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:04.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:05.955] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:07.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:09.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:11.740] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:13.662] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 320458752
[14:15:13.745] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.057512 .. 53.584406
[14:15:13.819] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 63 (-1/-1) hits flags = 528 (plus default)
[14:15:13.828] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:15:13.828] <TB3>     INFO:     run 1 of 1
[14:15:13.829] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:14.171] <TB3>     INFO: Expecting 1996800 events.
[14:15:53.917] <TB3>     INFO: 1094592 events read in total (39026ms).
[14:16:26.066] <TB3>     INFO: 1996800 events read in total (71175ms).
[14:16:26.088] <TB3>     INFO: Test took 72259ms.
[14:16:26.139] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:26.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:27.271] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:28.300] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:29.326] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:30.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:31.383] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:32.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:33.449] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:34.484] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:35.518] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:36.551] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:37.584] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:38.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:39.642] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:40.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:41.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:42.737] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 229359616
[14:16:42.817] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.706779 .. 53.584406
[14:16:42.893] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 63 (-1/-1) hits flags = 528 (plus default)
[14:16:42.903] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:42.903] <TB3>     INFO:     run 1 of 1
[14:16:42.903] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:43.246] <TB3>     INFO: Expecting 1830400 events.
[14:17:23.200] <TB3>     INFO: 1056432 events read in total (39239ms).
[14:17:51.375] <TB3>     INFO: 1830400 events read in total (67414ms).
[14:17:51.408] <TB3>     INFO: Test took 68509ms.
[14:17:51.476] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:51.575] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:52.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:53.912] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:55.027] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:56.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:57.115] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:58.151] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:59.180] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:00.209] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:01.245] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:02.276] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:03.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:04.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:05.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:06.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:07.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:08.911] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248750080
[14:18:08.992] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.960565 .. 53.584406
[14:18:09.067] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 63 (-1/-1) hits flags = 528 (plus default)
[14:18:09.077] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:09.077] <TB3>     INFO:     run 1 of 1
[14:18:09.077] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:09.419] <TB3>     INFO: Expecting 1730560 events.
[14:18:48.225] <TB3>     INFO: 1034192 events read in total (38091ms).
[14:19:14.070] <TB3>     INFO: 1730560 events read in total (63936ms).
[14:19:14.094] <TB3>     INFO: Test took 65018ms.
[14:19:14.141] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:14.242] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:15.274] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:16.299] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:17.324] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:18.345] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:19.371] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:20.401] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:21.424] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:22.454] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:23.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:24.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:25.618] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:26.641] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:27.667] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:28.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:29.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:30.742] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 229621760
[14:19:30.825] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:19:30.825] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:19:30.836] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:30.836] <TB3>     INFO:     run 1 of 1
[14:19:30.836] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:31.184] <TB3>     INFO: Expecting 1364480 events.
[14:20:11.165] <TB3>     INFO: 1075128 events read in total (39266ms).
[14:20:21.994] <TB3>     INFO: 1364480 events read in total (50095ms).
[14:20:22.007] <TB3>     INFO: Test took 51171ms.
[14:20:22.040] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:22.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:23.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:24.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:25.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:26.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:27.016] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:27.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:28.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:29.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:30.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:31.901] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:32.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:33.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:34.888] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:35.843] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:36.801] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:37.769] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248475648
[14:20:37.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C0.dat
[14:20:37.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C1.dat
[14:20:37.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C2.dat
[14:20:37.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C3.dat
[14:20:37.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C4.dat
[14:20:37.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C5.dat
[14:20:37.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C6.dat
[14:20:37.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C7.dat
[14:20:37.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C8.dat
[14:20:37.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C9.dat
[14:20:37.805] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C10.dat
[14:20:37.805] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C11.dat
[14:20:37.805] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C12.dat
[14:20:37.805] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C13.dat
[14:20:37.805] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C14.dat
[14:20:37.805] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C15.dat
[14:20:37.805] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C0.dat
[14:20:37.812] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C1.dat
[14:20:37.820] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C2.dat
[14:20:37.827] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C3.dat
[14:20:37.834] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C4.dat
[14:20:37.841] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C5.dat
[14:20:37.848] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C6.dat
[14:20:37.854] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C7.dat
[14:20:37.861] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C8.dat
[14:20:37.868] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C9.dat
[14:20:37.875] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C10.dat
[14:20:37.882] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C11.dat
[14:20:37.888] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C12.dat
[14:20:37.895] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C13.dat
[14:20:37.902] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C14.dat
[14:20:37.909] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//trimParameters35_C15.dat
[14:20:37.916] <TB3>     INFO: PixTestTrim::trimTest() done
[14:20:37.916] <TB3>     INFO: vtrim:     117 107 101 132 127 101 129  96 100 111 117  94 123 124 126  98 
[14:20:37.916] <TB3>     INFO: vthrcomp:   90  96 102  98 103  94 110  84  98 101  90 102  90  99  96  99 
[14:20:37.916] <TB3>     INFO: vcal mean:  35.04  35.01  34.97  34.94  34.96  35.02  35.00  34.93  34.95  34.90  34.81  34.99  35.02  35.01  34.99  34.97 
[14:20:37.916] <TB3>     INFO: vcal RMS:    0.83   0.85   1.02   1.04   0.85   0.75   0.89   0.84   0.87   0.90   0.84   1.03   0.95   0.98   0.94   0.87 
[14:20:37.916] <TB3>     INFO: bits mean:   9.46   9.77   9.21   9.29   9.32  10.04   8.70   9.60  10.03   9.50   9.43   9.22   9.03   9.62   9.52   9.87 
[14:20:37.916] <TB3>     INFO: bits RMS:    2.61   2.58   2.74   2.73   2.76   2.42   2.62   2.57   2.58   2.67   2.60   2.85   2.67   2.62   2.60   2.67 
[14:20:37.925] <TB3>     INFO:    ----------------------------------------------------------------------
[14:20:37.925] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:20:37.926] <TB3>     INFO:    ----------------------------------------------------------------------
[14:20:37.931] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:20:37.931] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:20:37.941] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:20:37.941] <TB3>     INFO:     run 1 of 1
[14:20:37.941] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:38.305] <TB3>     INFO: Expecting 4160000 events.
[14:21:25.817] <TB3>     INFO: 1194680 events read in total (46797ms).
[14:22:12.690] <TB3>     INFO: 2374785 events read in total (93670ms).
[14:22:59.008] <TB3>     INFO: 3540830 events read in total (139988ms).
[14:23:24.817] <TB3>     INFO: 4160000 events read in total (165797ms).
[14:23:24.869] <TB3>     INFO: Test took 166928ms.
[14:23:24.982] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:25.209] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:27.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:29.214] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:31.190] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:33.140] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:35.012] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:36.923] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:38.759] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:40.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:42.482] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:44.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:46.202] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:48.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:49.939] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:51.775] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:53.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:55.543] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382504960
[14:23:55.544] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:23:55.617] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:23:55.617] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 184 (-1/-1) hits flags = 528 (plus default)
[14:23:55.627] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:23:55.627] <TB3>     INFO:     run 1 of 1
[14:23:55.627] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:55.972] <TB3>     INFO: Expecting 3848000 events.
[14:24:43.998] <TB3>     INFO: 1194415 events read in total (47311ms).
[14:25:31.011] <TB3>     INFO: 2371270 events read in total (94324ms).
[14:26:18.593] <TB3>     INFO: 3533930 events read in total (141906ms).
[14:26:31.518] <TB3>     INFO: 3848000 events read in total (154831ms).
[14:26:31.574] <TB3>     INFO: Test took 155947ms.
[14:26:31.683] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:31.892] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:33.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:35.610] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:37.446] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:39.272] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:41.096] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:42.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:44.657] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:46.481] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:48.249] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:50.016] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:51.823] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:53.618] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:55.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:57.180] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:58.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:00.744] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311705600
[14:27:00.745] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:27:00.818] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:27:00.818] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[14:27:00.828] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:27:00.828] <TB3>     INFO:     run 1 of 1
[14:27:00.828] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:01.172] <TB3>     INFO: Expecting 3577600 events.
[14:27:50.320] <TB3>     INFO: 1248445 events read in total (48434ms).
[14:28:37.338] <TB3>     INFO: 2470775 events read in total (95452ms).
[14:29:20.937] <TB3>     INFO: 3577600 events read in total (139051ms).
[14:29:20.994] <TB3>     INFO: Test took 140167ms.
[14:29:21.089] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:21.256] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:29:22.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:29:24.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:29:26.386] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:29:28.067] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:29:29.753] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:29:31.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:29:33.109] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:29:34.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:29:36.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:29:38.254] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:39.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:41.704] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:43.411] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:45.087] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:46.781] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:48.474] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287469568
[14:29:48.475] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:29:48.549] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:29:48.549] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[14:29:48.559] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:48.559] <TB3>     INFO:     run 1 of 1
[14:29:48.559] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:48.907] <TB3>     INFO: Expecting 3577600 events.
[14:30:37.915] <TB3>     INFO: 1247730 events read in total (48294ms).
[14:31:25.684] <TB3>     INFO: 2469515 events read in total (96062ms).
[14:32:09.332] <TB3>     INFO: 3577600 events read in total (139710ms).
[14:32:09.384] <TB3>     INFO: Test took 140826ms.
[14:32:09.473] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:32:09.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:32:11.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:32:13.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:32:14.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:32:16.703] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:32:18.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:32:20.225] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:32:21.897] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:32:23.702] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:32:25.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:32:27.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:32:28.945] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:32:30.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:32:32.440] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:32:34.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:32:35.926] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:32:37.682] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 338964480
[14:32:37.683] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:32:37.756] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:32:37.756] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[14:32:37.767] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:32:37.767] <TB3>     INFO:     run 1 of 1
[14:32:37.767] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:32:38.115] <TB3>     INFO: Expecting 3577600 events.
[14:33:27.109] <TB3>     INFO: 1246155 events read in total (48279ms).
[14:34:14.776] <TB3>     INFO: 2467895 events read in total (95946ms).
[14:34:58.430] <TB3>     INFO: 3577600 events read in total (139600ms).
[14:34:58.476] <TB3>     INFO: Test took 140710ms.
[14:34:58.564] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:58.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:00.463] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:02.161] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:03.856] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:05.558] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:07.248] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:08.000] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:10.635] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:35:12.387] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:35:14.078] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:35:15.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:35:17.513] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:35:19.218] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:35:20.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:35:22.608] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:24.318] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:26.020] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 284807168
[14:35:26.021] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.72057, thr difference RMS: 1.43719
[14:35:26.021] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.95466, thr difference RMS: 1.42621
[14:35:26.021] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 10.9542, thr difference RMS: 1.23326
[14:35:26.021] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.0418, thr difference RMS: 1.24312
[14:35:26.022] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.33849, thr difference RMS: 1.30721
[14:35:26.022] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.04387, thr difference RMS: 1.41187
[14:35:26.022] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.4629, thr difference RMS: 1.60542
[14:35:26.022] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.13665, thr difference RMS: 1.46637
[14:35:26.023] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.7687, thr difference RMS: 1.47589
[14:35:26.023] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.614, thr difference RMS: 1.28937
[14:35:26.023] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.99153, thr difference RMS: 1.49528
[14:35:26.023] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 11.9253, thr difference RMS: 1.24123
[14:35:26.024] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.4355, thr difference RMS: 1.38283
[14:35:26.024] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 11.0082, thr difference RMS: 1.28891
[14:35:26.024] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.69139, thr difference RMS: 1.34957
[14:35:26.024] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.43508, thr difference RMS: 1.68173
[14:35:26.024] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.77339, thr difference RMS: 1.44081
[14:35:26.025] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.99228, thr difference RMS: 1.4338
[14:35:26.025] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 11.0995, thr difference RMS: 1.22389
[14:35:26.025] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.99247, thr difference RMS: 1.24353
[14:35:26.025] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.37533, thr difference RMS: 1.29414
[14:35:26.025] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.00313, thr difference RMS: 1.4237
[14:35:26.025] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.12183, thr difference RMS: 1.63018
[14:35:26.026] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.11713, thr difference RMS: 1.49102
[14:35:26.026] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.7616, thr difference RMS: 1.45745
[14:35:26.026] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.7354, thr difference RMS: 1.27529
[14:35:26.026] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.92619, thr difference RMS: 1.49572
[14:35:26.026] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 11.8355, thr difference RMS: 1.20532
[14:35:26.027] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.4203, thr difference RMS: 1.38504
[14:35:26.027] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.9833, thr difference RMS: 1.27324
[14:35:26.027] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.52174, thr difference RMS: 1.35277
[14:35:26.027] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.33695, thr difference RMS: 1.67602
[14:35:26.027] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.74181, thr difference RMS: 1.40179
[14:35:26.028] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.1442, thr difference RMS: 1.42459
[14:35:26.028] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 11.2858, thr difference RMS: 1.21429
[14:35:26.028] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.95919, thr difference RMS: 1.27165
[14:35:26.028] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.33953, thr difference RMS: 1.3013
[14:35:26.028] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.02662, thr difference RMS: 1.41202
[14:35:26.029] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.38275, thr difference RMS: 1.65069
[14:35:26.029] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.22449, thr difference RMS: 1.46009
[14:35:26.029] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.8328, thr difference RMS: 1.45702
[14:35:26.029] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.9263, thr difference RMS: 1.28947
[14:35:26.029] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.95036, thr difference RMS: 1.46294
[14:35:26.030] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 11.8847, thr difference RMS: 1.2361
[14:35:26.030] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.3884, thr difference RMS: 1.3523
[14:35:26.030] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.9769, thr difference RMS: 1.2794
[14:35:26.030] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.48174, thr difference RMS: 1.34849
[14:35:26.030] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.35393, thr difference RMS: 1.65508
[14:35:26.030] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.74526, thr difference RMS: 1.39001
[14:35:26.031] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.4018, thr difference RMS: 1.45488
[14:35:26.031] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 11.4364, thr difference RMS: 1.20004
[14:35:26.031] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.95683, thr difference RMS: 1.22598
[14:35:26.031] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.38804, thr difference RMS: 1.29666
[14:35:26.031] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.10368, thr difference RMS: 1.39002
[14:35:26.032] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.62953, thr difference RMS: 1.58775
[14:35:26.032] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.34526, thr difference RMS: 1.44801
[14:35:26.032] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.9358, thr difference RMS: 1.48152
[14:35:26.032] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.1186, thr difference RMS: 1.27731
[14:35:26.032] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.79659, thr difference RMS: 1.45767
[14:35:26.033] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 11.9462, thr difference RMS: 1.19253
[14:35:26.033] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.362, thr difference RMS: 1.36752
[14:35:26.033] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 11.0661, thr difference RMS: 1.25976
[14:35:26.033] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.50445, thr difference RMS: 1.35609
[14:35:26.033] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.39511, thr difference RMS: 1.66826
[14:35:26.135] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[14:35:26.138] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2344 seconds
[14:35:26.138] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:35:26.845] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:35:26.845] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:35:26.849] <TB3>     INFO: ######################################################################
[14:35:26.849] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[14:35:26.849] <TB3>     INFO: ######################################################################
[14:35:26.849] <TB3>     INFO:    ----------------------------------------------------------------------
[14:35:26.849] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:35:26.849] <TB3>     INFO:    ----------------------------------------------------------------------
[14:35:26.849] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:35:26.859] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:35:26.859] <TB3>     INFO:     run 1 of 1
[14:35:26.860] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:27.203] <TB3>     INFO: Expecting 59072000 events.
[14:35:55.991] <TB3>     INFO: 1072200 events read in total (28074ms).
[14:36:24.051] <TB3>     INFO: 2140800 events read in total (56134ms).
[14:36:52.062] <TB3>     INFO: 3209400 events read in total (84145ms).
[14:37:20.076] <TB3>     INFO: 4281600 events read in total (112159ms).
[14:37:48.111] <TB3>     INFO: 5349600 events read in total (140194ms).
[14:38:16.067] <TB3>     INFO: 6417800 events read in total (168150ms).
[14:38:44.047] <TB3>     INFO: 7489400 events read in total (196130ms).
[14:39:12.160] <TB3>     INFO: 8558600 events read in total (224243ms).
[14:39:40.190] <TB3>     INFO: 9626600 events read in total (252273ms).
[14:40:08.220] <TB3>     INFO: 10697600 events read in total (280303ms).
[14:40:36.237] <TB3>     INFO: 11767200 events read in total (308320ms).
[14:41:04.287] <TB3>     INFO: 12835600 events read in total (336370ms).
[14:41:32.343] <TB3>     INFO: 13907200 events read in total (364426ms).
[14:42:00.419] <TB3>     INFO: 14977000 events read in total (392502ms).
[14:42:28.477] <TB3>     INFO: 16045400 events read in total (420560ms).
[14:42:56.558] <TB3>     INFO: 17116200 events read in total (448641ms).
[14:43:24.510] <TB3>     INFO: 18185600 events read in total (476593ms).
[14:43:52.674] <TB3>     INFO: 19254400 events read in total (504757ms).
[14:44:20.817] <TB3>     INFO: 20327000 events read in total (532900ms).
[14:44:48.942] <TB3>     INFO: 21396000 events read in total (561025ms).
[14:45:17.053] <TB3>     INFO: 22464000 events read in total (589137ms).
[14:45:45.188] <TB3>     INFO: 23536400 events read in total (617271ms).
[14:46:13.292] <TB3>     INFO: 24605200 events read in total (645375ms).
[14:46:41.038] <TB3>     INFO: 25673600 events read in total (673121ms).
[14:47:08.993] <TB3>     INFO: 26746400 events read in total (701076ms).
[14:47:36.679] <TB3>     INFO: 27814800 events read in total (728762ms).
[14:48:04.702] <TB3>     INFO: 28882800 events read in total (756785ms).
[14:48:32.825] <TB3>     INFO: 29955800 events read in total (784908ms).
[14:49:00.771] <TB3>     INFO: 31024400 events read in total (812854ms).
[14:49:28.685] <TB3>     INFO: 32095200 events read in total (840768ms).
[14:49:56.678] <TB3>     INFO: 33165400 events read in total (868761ms).
[14:50:24.640] <TB3>     INFO: 34233400 events read in total (896723ms).
[14:50:52.631] <TB3>     INFO: 35302600 events read in total (924714ms).
[14:51:20.598] <TB3>     INFO: 36374200 events read in total (952681ms).
[14:51:48.677] <TB3>     INFO: 37442200 events read in total (980760ms).
[14:52:16.772] <TB3>     INFO: 38510200 events read in total (1008855ms).
[14:52:44.805] <TB3>     INFO: 39580200 events read in total (1036888ms).
[14:53:12.817] <TB3>     INFO: 40649600 events read in total (1064900ms).
[14:53:40.885] <TB3>     INFO: 41718000 events read in total (1092968ms).
[14:54:09.008] <TB3>     INFO: 42789000 events read in total (1121091ms).
[14:54:36.875] <TB3>     INFO: 43858800 events read in total (1148958ms).
[14:55:03.685] <TB3>     INFO: 44927400 events read in total (1175768ms).
[14:55:32.054] <TB3>     INFO: 45996800 events read in total (1204137ms).
[14:56:00.344] <TB3>     INFO: 47067400 events read in total (1232427ms).
[14:56:28.519] <TB3>     INFO: 48135400 events read in total (1260602ms).
[14:56:56.763] <TB3>     INFO: 49203800 events read in total (1288846ms).
[14:57:24.972] <TB3>     INFO: 50275400 events read in total (1317055ms).
[14:57:53.114] <TB3>     INFO: 51343600 events read in total (1345197ms).
[14:58:21.346] <TB3>     INFO: 52411400 events read in total (1373429ms).
[14:58:49.537] <TB3>     INFO: 53482200 events read in total (1401620ms).
[14:59:17.745] <TB3>     INFO: 54551400 events read in total (1429828ms).
[14:59:46.015] <TB3>     INFO: 55619400 events read in total (1458098ms).
[15:00:14.171] <TB3>     INFO: 56686600 events read in total (1486255ms).
[15:00:42.282] <TB3>     INFO: 57757400 events read in total (1514365ms).
[15:01:10.393] <TB3>     INFO: 58827000 events read in total (1542476ms).
[15:01:17.141] <TB3>     INFO: 59072000 events read in total (1549224ms).
[15:01:17.161] <TB3>     INFO: Test took 1550301ms.
[15:01:17.218] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:17.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:01:17.343] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:18.537] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:18.537] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:19.719] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:19.719] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:20.881] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:20.881] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:22.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:22.068] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:23.233] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:01:23.233] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:24.380] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:01:24.380] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:25.545] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:01:25.545] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:26.708] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:01:26.708] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:27.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:01:27.874] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:29.043] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:01:29.043] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:30.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:01:30.222] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:31.406] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:01:31.406] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:32.585] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:01:32.586] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:33.782] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:01:33.782] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:34.983] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:01:34.983] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:36.167] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498900992
[15:01:36.198] <TB3>     INFO: PixTestScurves::scurves() done 
[15:01:36.198] <TB3>     INFO: Vcal mean:  35.10  35.10  35.11  35.07  34.98  35.07  35.32  35.12  35.05  35.10  35.05  35.08  35.08  35.04  35.03  35.03 
[15:01:36.198] <TB3>     INFO: Vcal RMS:    0.71   0.72   0.92   0.96   0.73   0.62   0.79   0.71   0.75   0.79   0.70   0.93   0.88   0.88   0.81   0.75 
[15:01:36.198] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:01:36.274] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:01:36.274] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:01:36.274] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:01:36.274] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:01:36.274] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:01:36.274] <TB3>     INFO: ######################################################################
[15:01:36.274] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:01:36.274] <TB3>     INFO: ######################################################################
[15:01:36.277] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:01:36.620] <TB3>     INFO: Expecting 41600 events.
[15:01:40.679] <TB3>     INFO: 41600 events read in total (3333ms).
[15:01:40.679] <TB3>     INFO: Test took 4402ms.
[15:01:40.687] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:40.687] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66556
[15:01:40.687] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:01:40.691] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [2, 9, 64] has eff 0/10
[15:01:40.691] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [2, 9, 64]
[15:01:40.691] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 45, 51] has eff 0/10
[15:01:40.691] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 45, 51]
[15:01:40.692] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 44, 51] has eff 0/10
[15:01:40.692] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 44, 51]
[15:01:40.692] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 37, 11] has eff 5/10
[15:01:40.692] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 37, 11]
[15:01:40.692] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 39, 15] has eff 9/10
[15:01:40.692] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 39, 15]
[15:01:40.692] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [12, 39, 16] has eff 9/10
[15:01:40.692] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [12, 39, 16]
[15:01:40.693] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 48, 62] has eff 0/10
[15:01:40.693] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 48, 62]
[15:01:40.696] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 7
[15:01:40.697] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:01:40.697] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:01:40.697] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:01:41.038] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:01:41.381] <TB3>     INFO: Expecting 41600 events.
[15:01:45.523] <TB3>     INFO: 41600 events read in total (3427ms).
[15:01:45.524] <TB3>     INFO: Test took 4486ms.
[15:01:45.532] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:45.532] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[15:01:45.532] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:01:45.537] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.099
[15:01:45.537] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 197
[15:01:45.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.068
[15:01:45.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 191
[15:01:45.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.247
[15:01:45.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 192
[15:01:45.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.798
[15:01:45.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 184
[15:01:45.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.974
[15:01:45.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 175
[15:01:45.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.23
[15:01:45.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:01:45.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.314
[15:01:45.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 172
[15:01:45.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.042
[15:01:45.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 185
[15:01:45.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.91
[15:01:45.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 187
[15:01:45.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.154
[15:01:45.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 178
[15:01:45.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.256
[15:01:45.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:01:45.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.665
[15:01:45.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 195
[15:01:45.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.042
[15:01:45.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 182
[15:01:45.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.216
[15:01:45.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 184
[15:01:45.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.777
[15:01:45.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[15:01:45.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.054
[15:01:45.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,6] phvalue 188
[15:01:45.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:01:45.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:01:45.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:01:45.624] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:01:45.974] <TB3>     INFO: Expecting 41600 events.
[15:01:50.109] <TB3>     INFO: 41600 events read in total (3421ms).
[15:01:50.110] <TB3>     INFO: Test took 4486ms.
[15:01:50.117] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:50.117] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66556
[15:01:50.117] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:01:50.121] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:01:50.122] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 51minph_roc = 6
[15:01:50.122] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 92.2056
[15:01:50.122] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 93
[15:01:50.122] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.3143
[15:01:50.122] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 87
[15:01:50.122] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.7846
[15:01:50.122] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,67] phvalue 89
[15:01:50.122] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.8037
[15:01:50.122] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,6] phvalue 73
[15:01:50.122] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.799
[15:01:50.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,44] phvalue 65
[15:01:50.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.121
[15:01:50.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,32] phvalue 83
[15:01:50.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.289
[15:01:50.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,48] phvalue 55
[15:01:50.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.8559
[15:01:50.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,44] phvalue 91
[15:01:50.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.3088
[15:01:50.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 84
[15:01:50.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7879
[15:01:50.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,44] phvalue 74
[15:01:50.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.8149
[15:01:50.123] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 76
[15:01:50.124] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 96.9093
[15:01:50.124] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 97
[15:01:50.124] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.6389
[15:01:50.124] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 87
[15:01:50.124] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.5152
[15:01:50.124] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 78
[15:01:50.124] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.8544
[15:01:50.124] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 76
[15:01:50.124] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.8397
[15:01:50.124] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 86
[15:01:50.126] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 0 0
[15:01:50.530] <TB3>     INFO: Expecting 2560 events.
[15:01:51.487] <TB3>     INFO: 2560 events read in total (243ms).
[15:01:51.488] <TB3>     INFO: Test took 1362ms.
[15:01:51.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:51.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 1 1
[15:01:51.996] <TB3>     INFO: Expecting 2560 events.
[15:01:52.954] <TB3>     INFO: 2560 events read in total (244ms).
[15:01:52.955] <TB3>     INFO: Test took 1467ms.
[15:01:52.955] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:52.955] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 67, 2 2
[15:01:53.462] <TB3>     INFO: Expecting 2560 events.
[15:01:54.420] <TB3>     INFO: 2560 events read in total (243ms).
[15:01:54.421] <TB3>     INFO: Test took 1466ms.
[15:01:54.421] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:54.421] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 6, 3 3
[15:01:54.928] <TB3>     INFO: Expecting 2560 events.
[15:01:55.887] <TB3>     INFO: 2560 events read in total (244ms).
[15:01:55.888] <TB3>     INFO: Test took 1467ms.
[15:01:55.888] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:55.888] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 44, 4 4
[15:01:56.395] <TB3>     INFO: Expecting 2560 events.
[15:01:57.352] <TB3>     INFO: 2560 events read in total (242ms).
[15:01:57.352] <TB3>     INFO: Test took 1464ms.
[15:01:57.352] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:57.353] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 32, 5 5
[15:01:57.860] <TB3>     INFO: Expecting 2560 events.
[15:01:58.820] <TB3>     INFO: 2560 events read in total (246ms).
[15:01:58.820] <TB3>     INFO: Test took 1467ms.
[15:01:58.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:58.821] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 48, 6 6
[15:01:59.327] <TB3>     INFO: Expecting 2560 events.
[15:02:00.286] <TB3>     INFO: 2560 events read in total (244ms).
[15:02:00.286] <TB3>     INFO: Test took 1465ms.
[15:02:00.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:00.286] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 44, 7 7
[15:02:00.794] <TB3>     INFO: Expecting 2560 events.
[15:02:01.754] <TB3>     INFO: 2560 events read in total (245ms).
[15:02:01.754] <TB3>     INFO: Test took 1468ms.
[15:02:01.754] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:01.755] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 8 8
[15:02:02.261] <TB3>     INFO: Expecting 2560 events.
[15:02:03.220] <TB3>     INFO: 2560 events read in total (244ms).
[15:02:03.220] <TB3>     INFO: Test took 1465ms.
[15:02:03.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:03.221] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 44, 9 9
[15:02:03.728] <TB3>     INFO: Expecting 2560 events.
[15:02:04.687] <TB3>     INFO: 2560 events read in total (244ms).
[15:02:04.688] <TB3>     INFO: Test took 1467ms.
[15:02:04.688] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:04.688] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 10 10
[15:02:05.196] <TB3>     INFO: Expecting 2560 events.
[15:02:06.155] <TB3>     INFO: 2560 events read in total (244ms).
[15:02:06.156] <TB3>     INFO: Test took 1468ms.
[15:02:06.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:06.156] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 11 11
[15:02:06.663] <TB3>     INFO: Expecting 2560 events.
[15:02:07.622] <TB3>     INFO: 2560 events read in total (245ms).
[15:02:07.622] <TB3>     INFO: Test took 1466ms.
[15:02:07.622] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:07.623] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 12 12
[15:02:08.129] <TB3>     INFO: Expecting 2560 events.
[15:02:09.088] <TB3>     INFO: 2560 events read in total (244ms).
[15:02:09.088] <TB3>     INFO: Test took 1465ms.
[15:02:09.088] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:09.089] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 13 13
[15:02:09.595] <TB3>     INFO: Expecting 2560 events.
[15:02:10.554] <TB3>     INFO: 2560 events read in total (244ms).
[15:02:10.555] <TB3>     INFO: Test took 1466ms.
[15:02:10.555] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:10.556] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 14 14
[15:02:11.062] <TB3>     INFO: Expecting 2560 events.
[15:02:12.022] <TB3>     INFO: 2560 events read in total (245ms).
[15:02:12.022] <TB3>     INFO: Test took 1466ms.
[15:02:12.022] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:12.023] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 15 15
[15:02:12.530] <TB3>     INFO: Expecting 2560 events.
[15:02:13.487] <TB3>     INFO: 2560 events read in total (242ms).
[15:02:13.488] <TB3>     INFO: Test took 1465ms.
[15:02:13.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:13.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:02:13.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:02:13.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:02:13.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:02:13.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:02:13.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:02:13.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[15:02:13.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC7
[15:02:13.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[15:02:13.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:02:13.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:02:13.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC11
[15:02:13.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:02:13.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:02:13.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:02:13.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[15:02:13.491] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:02:13.997] <TB3>     INFO: Expecting 655360 events.
[15:02:25.813] <TB3>     INFO: 655360 events read in total (11101ms).
[15:02:25.824] <TB3>     INFO: Expecting 655360 events.
[15:02:37.554] <TB3>     INFO: 655360 events read in total (11169ms).
[15:02:37.570] <TB3>     INFO: Expecting 655360 events.
[15:02:49.280] <TB3>     INFO: 655360 events read in total (11156ms).
[15:02:49.299] <TB3>     INFO: Expecting 655360 events.
[15:03:00.884] <TB3>     INFO: 655360 events read in total (11036ms).
[15:03:00.907] <TB3>     INFO: Expecting 655360 events.
[15:03:12.564] <TB3>     INFO: 655360 events read in total (11110ms).
[15:03:12.591] <TB3>     INFO: Expecting 655360 events.
[15:03:24.173] <TB3>     INFO: 655360 events read in total (11042ms).
[15:03:24.205] <TB3>     INFO: Expecting 655360 events.
[15:03:35.876] <TB3>     INFO: 655360 events read in total (11132ms).
[15:03:35.913] <TB3>     INFO: Expecting 655360 events.
[15:03:47.526] <TB3>     INFO: 655360 events read in total (11076ms).
[15:03:47.567] <TB3>     INFO: Expecting 655360 events.
[15:03:59.302] <TB3>     INFO: 655360 events read in total (11206ms).
[15:03:59.347] <TB3>     INFO: Expecting 655360 events.
[15:04:11.025] <TB3>     INFO: 655360 events read in total (11151ms).
[15:04:11.074] <TB3>     INFO: Expecting 655360 events.
[15:04:22.714] <TB3>     INFO: 655360 events read in total (11113ms).
[15:04:22.767] <TB3>     INFO: Expecting 655360 events.
[15:04:34.451] <TB3>     INFO: 655360 events read in total (11157ms).
[15:04:34.515] <TB3>     INFO: Expecting 655360 events.
[15:04:46.243] <TB3>     INFO: 655360 events read in total (11202ms).
[15:04:46.313] <TB3>     INFO: Expecting 655360 events.
[15:04:58.003] <TB3>     INFO: 655360 events read in total (11163ms).
[15:04:58.071] <TB3>     INFO: Expecting 655360 events.
[15:05:09.357] <TB3>     INFO: 655360 events read in total (10760ms).
[15:05:09.425] <TB3>     INFO: Expecting 655360 events.
[15:05:21.116] <TB3>     INFO: 655360 events read in total (11164ms).
[15:05:21.289] <TB3>     INFO: Test took 187798ms.
[15:05:21.416] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:21.705] <TB3>     INFO: Expecting 655360 events.
[15:05:33.556] <TB3>     INFO: 655360 events read in total (11136ms).
[15:05:33.567] <TB3>     INFO: Expecting 655360 events.
[15:05:44.953] <TB3>     INFO: 655360 events read in total (10828ms).
[15:05:44.968] <TB3>     INFO: Expecting 655360 events.
[15:05:56.213] <TB3>     INFO: 655360 events read in total (10685ms).
[15:05:56.232] <TB3>     INFO: Expecting 655360 events.
[15:06:07.992] <TB3>     INFO: 655360 events read in total (11206ms).
[15:06:08.015] <TB3>     INFO: Expecting 655360 events.
[15:06:19.548] <TB3>     INFO: 655360 events read in total (10984ms).
[15:06:19.578] <TB3>     INFO: Expecting 655360 events.
[15:06:31.129] <TB3>     INFO: 655360 events read in total (11006ms).
[15:06:31.162] <TB3>     INFO: Expecting 655360 events.
[15:06:42.721] <TB3>     INFO: 655360 events read in total (11021ms).
[15:06:42.757] <TB3>     INFO: Expecting 655360 events.
[15:06:54.517] <TB3>     INFO: 655360 events read in total (11223ms).
[15:06:54.558] <TB3>     INFO: Expecting 655360 events.
[15:07:06.157] <TB3>     INFO: 655360 events read in total (11068ms).
[15:07:06.201] <TB3>     INFO: Expecting 655360 events.
[15:07:17.818] <TB3>     INFO: 655360 events read in total (11089ms).
[15:07:17.869] <TB3>     INFO: Expecting 655360 events.
[15:07:29.407] <TB3>     INFO: 655360 events read in total (11011ms).
[15:07:29.463] <TB3>     INFO: Expecting 655360 events.
[15:07:41.077] <TB3>     INFO: 655360 events read in total (11088ms).
[15:07:41.141] <TB3>     INFO: Expecting 655360 events.
[15:07:52.451] <TB3>     INFO: 655360 events read in total (10784ms).
[15:07:52.520] <TB3>     INFO: Expecting 655360 events.
[15:08:04.445] <TB3>     INFO: 655360 events read in total (11399ms).
[15:08:04.543] <TB3>     INFO: Expecting 655360 events.
[15:08:15.850] <TB3>     INFO: 655360 events read in total (10781ms).
[15:08:15.928] <TB3>     INFO: Expecting 655360 events.
[15:08:27.292] <TB3>     INFO: 655360 events read in total (10837ms).
[15:08:27.367] <TB3>     INFO: Test took 185951ms.
[15:08:27.535] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:27.535] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:08:27.535] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:27.535] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:08:27.535] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:27.536] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:08:27.536] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:27.536] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:08:27.536] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:27.537] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:08:27.537] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:27.537] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:08:27.537] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:27.537] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:08:27.537] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:27.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:08:27.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:27.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:08:27.538] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:27.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:08:27.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:27.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:08:27.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:27.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:08:27.539] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:27.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:08:27.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:27.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:08:27.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:27.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:08:27.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:27.541] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:08:27.541] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:27.548] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:27.554] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:27.561] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:27.568] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:27.574] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:27.581] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:27.587] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:27.594] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:27.601] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:27.607] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:27.614] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:27.621] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:27.627] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:08:27.634] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:08:27.640] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:27.647] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:27.654] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:27.660] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:08:27.667] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:08:27.674] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:08:27.680] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:08:27.687] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:08:27.716] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C0.dat
[15:08:27.717] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C1.dat
[15:08:27.717] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C2.dat
[15:08:27.717] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C3.dat
[15:08:27.717] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C4.dat
[15:08:27.717] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C5.dat
[15:08:27.717] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C6.dat
[15:08:27.717] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C7.dat
[15:08:27.717] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C8.dat
[15:08:27.718] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C9.dat
[15:08:27.718] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C10.dat
[15:08:27.718] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C11.dat
[15:08:27.718] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C12.dat
[15:08:27.718] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C13.dat
[15:08:27.718] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C14.dat
[15:08:27.718] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//dacParameters35_C15.dat
[15:08:28.063] <TB3>     INFO: Expecting 41600 events.
[15:08:31.867] <TB3>     INFO: 41600 events read in total (3089ms).
[15:08:31.867] <TB3>     INFO: Test took 4146ms.
[15:08:32.516] <TB3>     INFO: Expecting 41600 events.
[15:08:36.319] <TB3>     INFO: 41600 events read in total (3088ms).
[15:08:36.319] <TB3>     INFO: Test took 4144ms.
[15:08:36.964] <TB3>     INFO: Expecting 41600 events.
[15:08:40.770] <TB3>     INFO: 41600 events read in total (3091ms).
[15:08:40.771] <TB3>     INFO: Test took 4144ms.
[15:08:41.076] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:41.207] <TB3>     INFO: Expecting 2560 events.
[15:08:42.165] <TB3>     INFO: 2560 events read in total (243ms).
[15:08:42.165] <TB3>     INFO: Test took 1089ms.
[15:08:42.166] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:42.674] <TB3>     INFO: Expecting 2560 events.
[15:08:43.631] <TB3>     INFO: 2560 events read in total (242ms).
[15:08:43.631] <TB3>     INFO: Test took 1465ms.
[15:08:43.633] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:44.140] <TB3>     INFO: Expecting 2560 events.
[15:08:45.097] <TB3>     INFO: 2560 events read in total (242ms).
[15:08:45.098] <TB3>     INFO: Test took 1465ms.
[15:08:45.099] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:45.607] <TB3>     INFO: Expecting 2560 events.
[15:08:46.564] <TB3>     INFO: 2560 events read in total (242ms).
[15:08:46.564] <TB3>     INFO: Test took 1465ms.
[15:08:46.566] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:47.073] <TB3>     INFO: Expecting 2560 events.
[15:08:48.030] <TB3>     INFO: 2560 events read in total (242ms).
[15:08:48.030] <TB3>     INFO: Test took 1464ms.
[15:08:48.032] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:48.540] <TB3>     INFO: Expecting 2560 events.
[15:08:49.497] <TB3>     INFO: 2560 events read in total (242ms).
[15:08:49.497] <TB3>     INFO: Test took 1465ms.
[15:08:49.499] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:50.006] <TB3>     INFO: Expecting 2560 events.
[15:08:50.964] <TB3>     INFO: 2560 events read in total (243ms).
[15:08:50.964] <TB3>     INFO: Test took 1465ms.
[15:08:50.966] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:51.473] <TB3>     INFO: Expecting 2560 events.
[15:08:52.431] <TB3>     INFO: 2560 events read in total (244ms).
[15:08:52.432] <TB3>     INFO: Test took 1466ms.
[15:08:52.433] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:52.941] <TB3>     INFO: Expecting 2560 events.
[15:08:53.898] <TB3>     INFO: 2560 events read in total (242ms).
[15:08:53.898] <TB3>     INFO: Test took 1465ms.
[15:08:53.900] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:54.407] <TB3>     INFO: Expecting 2560 events.
[15:08:55.365] <TB3>     INFO: 2560 events read in total (243ms).
[15:08:55.365] <TB3>     INFO: Test took 1465ms.
[15:08:55.367] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:55.874] <TB3>     INFO: Expecting 2560 events.
[15:08:56.831] <TB3>     INFO: 2560 events read in total (242ms).
[15:08:56.832] <TB3>     INFO: Test took 1465ms.
[15:08:56.835] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:57.341] <TB3>     INFO: Expecting 2560 events.
[15:08:58.298] <TB3>     INFO: 2560 events read in total (242ms).
[15:08:58.298] <TB3>     INFO: Test took 1463ms.
[15:08:58.300] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:58.807] <TB3>     INFO: Expecting 2560 events.
[15:08:59.765] <TB3>     INFO: 2560 events read in total (243ms).
[15:08:59.765] <TB3>     INFO: Test took 1465ms.
[15:08:59.767] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:00.274] <TB3>     INFO: Expecting 2560 events.
[15:09:01.231] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:01.232] <TB3>     INFO: Test took 1465ms.
[15:09:01.234] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:01.741] <TB3>     INFO: Expecting 2560 events.
[15:09:02.698] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:02.698] <TB3>     INFO: Test took 1464ms.
[15:09:02.700] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:03.207] <TB3>     INFO: Expecting 2560 events.
[15:09:04.164] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:04.164] <TB3>     INFO: Test took 1464ms.
[15:09:04.166] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:04.673] <TB3>     INFO: Expecting 2560 events.
[15:09:05.631] <TB3>     INFO: 2560 events read in total (243ms).
[15:09:05.631] <TB3>     INFO: Test took 1465ms.
[15:09:05.633] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:06.140] <TB3>     INFO: Expecting 2560 events.
[15:09:07.098] <TB3>     INFO: 2560 events read in total (243ms).
[15:09:07.098] <TB3>     INFO: Test took 1465ms.
[15:09:07.100] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:07.607] <TB3>     INFO: Expecting 2560 events.
[15:09:08.565] <TB3>     INFO: 2560 events read in total (243ms).
[15:09:08.565] <TB3>     INFO: Test took 1465ms.
[15:09:08.567] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:09.074] <TB3>     INFO: Expecting 2560 events.
[15:09:10.032] <TB3>     INFO: 2560 events read in total (243ms).
[15:09:10.032] <TB3>     INFO: Test took 1465ms.
[15:09:10.034] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:10.541] <TB3>     INFO: Expecting 2560 events.
[15:09:11.499] <TB3>     INFO: 2560 events read in total (243ms).
[15:09:11.499] <TB3>     INFO: Test took 1465ms.
[15:09:11.501] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:12.008] <TB3>     INFO: Expecting 2560 events.
[15:09:12.966] <TB3>     INFO: 2560 events read in total (243ms).
[15:09:12.966] <TB3>     INFO: Test took 1465ms.
[15:09:12.968] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:13.475] <TB3>     INFO: Expecting 2560 events.
[15:09:14.433] <TB3>     INFO: 2560 events read in total (243ms).
[15:09:14.433] <TB3>     INFO: Test took 1465ms.
[15:09:14.436] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:14.942] <TB3>     INFO: Expecting 2560 events.
[15:09:15.899] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:15.900] <TB3>     INFO: Test took 1464ms.
[15:09:15.902] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:16.409] <TB3>     INFO: Expecting 2560 events.
[15:09:17.366] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:17.367] <TB3>     INFO: Test took 1466ms.
[15:09:17.369] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:17.876] <TB3>     INFO: Expecting 2560 events.
[15:09:18.833] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:18.834] <TB3>     INFO: Test took 1466ms.
[15:09:18.836] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:19.343] <TB3>     INFO: Expecting 2560 events.
[15:09:20.300] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:20.300] <TB3>     INFO: Test took 1465ms.
[15:09:20.303] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:20.809] <TB3>     INFO: Expecting 2560 events.
[15:09:21.767] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:21.768] <TB3>     INFO: Test took 1465ms.
[15:09:21.770] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:22.276] <TB3>     INFO: Expecting 2560 events.
[15:09:23.234] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:23.234] <TB3>     INFO: Test took 1465ms.
[15:09:23.236] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:23.743] <TB3>     INFO: Expecting 2560 events.
[15:09:24.701] <TB3>     INFO: 2560 events read in total (243ms).
[15:09:24.701] <TB3>     INFO: Test took 1465ms.
[15:09:24.704] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:25.210] <TB3>     INFO: Expecting 2560 events.
[15:09:26.167] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:26.168] <TB3>     INFO: Test took 1465ms.
[15:09:26.169] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:26.677] <TB3>     INFO: Expecting 2560 events.
[15:09:27.634] <TB3>     INFO: 2560 events read in total (242ms).
[15:09:27.634] <TB3>     INFO: Test took 1465ms.
[15:09:28.642] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:09:28.643] <TB3>     INFO: PH scale (per ROC):    81  75  68  71  76  78  72  67  74  66  78  68  60  68  70  80
[15:09:28.643] <TB3>     INFO: PH offset (per ROC):  156 166 165 178 182 166 194 165 171 179 174 159 174 176 176 165
[15:09:28.813] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:09:28.816] <TB3>     INFO: ######################################################################
[15:09:28.816] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:09:28.816] <TB3>     INFO: ######################################################################
[15:09:28.816] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:09:28.827] <TB3>     INFO: scanning low vcal = 10
[15:09:29.169] <TB3>     INFO: Expecting 41600 events.
[15:09:32.876] <TB3>     INFO: 41600 events read in total (2992ms).
[15:09:32.876] <TB3>     INFO: Test took 4049ms.
[15:09:32.878] <TB3>     INFO: scanning low vcal = 20
[15:09:33.385] <TB3>     INFO: Expecting 41600 events.
[15:09:37.093] <TB3>     INFO: 41600 events read in total (2993ms).
[15:09:37.093] <TB3>     INFO: Test took 4215ms.
[15:09:37.095] <TB3>     INFO: scanning low vcal = 30
[15:09:37.602] <TB3>     INFO: Expecting 41600 events.
[15:09:41.318] <TB3>     INFO: 41600 events read in total (3001ms).
[15:09:41.319] <TB3>     INFO: Test took 4224ms.
[15:09:41.321] <TB3>     INFO: scanning low vcal = 40
[15:09:41.824] <TB3>     INFO: Expecting 41600 events.
[15:09:46.031] <TB3>     INFO: 41600 events read in total (3492ms).
[15:09:46.031] <TB3>     INFO: Test took 4710ms.
[15:09:46.034] <TB3>     INFO: scanning low vcal = 50
[15:09:46.455] <TB3>     INFO: Expecting 41600 events.
[15:09:50.683] <TB3>     INFO: 41600 events read in total (3513ms).
[15:09:50.684] <TB3>     INFO: Test took 4650ms.
[15:09:50.687] <TB3>     INFO: scanning low vcal = 60
[15:09:51.108] <TB3>     INFO: Expecting 41600 events.
[15:09:55.336] <TB3>     INFO: 41600 events read in total (3513ms).
[15:09:55.336] <TB3>     INFO: Test took 4649ms.
[15:09:55.339] <TB3>     INFO: scanning low vcal = 70
[15:09:55.760] <TB3>     INFO: Expecting 41600 events.
[15:09:59.988] <TB3>     INFO: 41600 events read in total (3513ms).
[15:09:59.989] <TB3>     INFO: Test took 4650ms.
[15:09:59.992] <TB3>     INFO: scanning low vcal = 80
[15:10:00.412] <TB3>     INFO: Expecting 41600 events.
[15:10:04.651] <TB3>     INFO: 41600 events read in total (3523ms).
[15:10:04.652] <TB3>     INFO: Test took 4660ms.
[15:10:04.655] <TB3>     INFO: scanning low vcal = 90
[15:10:05.075] <TB3>     INFO: Expecting 41600 events.
[15:10:09.306] <TB3>     INFO: 41600 events read in total (3516ms).
[15:10:09.307] <TB3>     INFO: Test took 4652ms.
[15:10:09.310] <TB3>     INFO: scanning low vcal = 100
[15:10:09.730] <TB3>     INFO: Expecting 41600 events.
[15:10:14.089] <TB3>     INFO: 41600 events read in total (3644ms).
[15:10:14.090] <TB3>     INFO: Test took 4780ms.
[15:10:14.093] <TB3>     INFO: scanning low vcal = 110
[15:10:14.514] <TB3>     INFO: Expecting 41600 events.
[15:10:18.743] <TB3>     INFO: 41600 events read in total (3514ms).
[15:10:18.744] <TB3>     INFO: Test took 4651ms.
[15:10:18.747] <TB3>     INFO: scanning low vcal = 120
[15:10:19.168] <TB3>     INFO: Expecting 41600 events.
[15:10:23.396] <TB3>     INFO: 41600 events read in total (3513ms).
[15:10:23.397] <TB3>     INFO: Test took 4650ms.
[15:10:23.400] <TB3>     INFO: scanning low vcal = 130
[15:10:23.821] <TB3>     INFO: Expecting 41600 events.
[15:10:28.052] <TB3>     INFO: 41600 events read in total (3516ms).
[15:10:28.053] <TB3>     INFO: Test took 4653ms.
[15:10:28.056] <TB3>     INFO: scanning low vcal = 140
[15:10:28.476] <TB3>     INFO: Expecting 41600 events.
[15:10:32.706] <TB3>     INFO: 41600 events read in total (3515ms).
[15:10:32.707] <TB3>     INFO: Test took 4651ms.
[15:10:32.709] <TB3>     INFO: scanning low vcal = 150
[15:10:33.129] <TB3>     INFO: Expecting 41600 events.
[15:10:37.359] <TB3>     INFO: 41600 events read in total (3515ms).
[15:10:37.360] <TB3>     INFO: Test took 4651ms.
[15:10:37.363] <TB3>     INFO: scanning low vcal = 160
[15:10:37.784] <TB3>     INFO: Expecting 41600 events.
[15:10:42.013] <TB3>     INFO: 41600 events read in total (3514ms).
[15:10:42.013] <TB3>     INFO: Test took 4650ms.
[15:10:42.016] <TB3>     INFO: scanning low vcal = 170
[15:10:42.437] <TB3>     INFO: Expecting 41600 events.
[15:10:46.666] <TB3>     INFO: 41600 events read in total (3514ms).
[15:10:46.666] <TB3>     INFO: Test took 4650ms.
[15:10:46.671] <TB3>     INFO: scanning low vcal = 180
[15:10:47.090] <TB3>     INFO: Expecting 41600 events.
[15:10:51.318] <TB3>     INFO: 41600 events read in total (3513ms).
[15:10:51.319] <TB3>     INFO: Test took 4648ms.
[15:10:51.322] <TB3>     INFO: scanning low vcal = 190
[15:10:51.743] <TB3>     INFO: Expecting 41600 events.
[15:10:55.971] <TB3>     INFO: 41600 events read in total (3513ms).
[15:10:55.972] <TB3>     INFO: Test took 4650ms.
[15:10:55.975] <TB3>     INFO: scanning low vcal = 200
[15:10:56.395] <TB3>     INFO: Expecting 41600 events.
[15:11:00.624] <TB3>     INFO: 41600 events read in total (3514ms).
[15:11:00.625] <TB3>     INFO: Test took 4650ms.
[15:11:00.628] <TB3>     INFO: scanning low vcal = 210
[15:11:01.048] <TB3>     INFO: Expecting 41600 events.
[15:11:05.278] <TB3>     INFO: 41600 events read in total (3515ms).
[15:11:05.279] <TB3>     INFO: Test took 4651ms.
[15:11:05.282] <TB3>     INFO: scanning low vcal = 220
[15:11:05.702] <TB3>     INFO: Expecting 41600 events.
[15:11:09.931] <TB3>     INFO: 41600 events read in total (3514ms).
[15:11:09.931] <TB3>     INFO: Test took 4649ms.
[15:11:09.934] <TB3>     INFO: scanning low vcal = 230
[15:11:10.355] <TB3>     INFO: Expecting 41600 events.
[15:11:14.587] <TB3>     INFO: 41600 events read in total (3517ms).
[15:11:14.587] <TB3>     INFO: Test took 4653ms.
[15:11:14.591] <TB3>     INFO: scanning low vcal = 240
[15:11:15.011] <TB3>     INFO: Expecting 41600 events.
[15:11:19.241] <TB3>     INFO: 41600 events read in total (3515ms).
[15:11:19.242] <TB3>     INFO: Test took 4651ms.
[15:11:19.245] <TB3>     INFO: scanning low vcal = 250
[15:11:19.666] <TB3>     INFO: Expecting 41600 events.
[15:11:23.896] <TB3>     INFO: 41600 events read in total (3515ms).
[15:11:23.897] <TB3>     INFO: Test took 4652ms.
[15:11:23.901] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:11:24.321] <TB3>     INFO: Expecting 41600 events.
[15:11:28.552] <TB3>     INFO: 41600 events read in total (3516ms).
[15:11:28.553] <TB3>     INFO: Test took 4652ms.
[15:11:28.556] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:11:28.976] <TB3>     INFO: Expecting 41600 events.
[15:11:33.205] <TB3>     INFO: 41600 events read in total (3514ms).
[15:11:33.206] <TB3>     INFO: Test took 4650ms.
[15:11:33.209] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:11:33.629] <TB3>     INFO: Expecting 41600 events.
[15:11:37.859] <TB3>     INFO: 41600 events read in total (3515ms).
[15:11:37.860] <TB3>     INFO: Test took 4651ms.
[15:11:37.863] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:11:38.282] <TB3>     INFO: Expecting 41600 events.
[15:11:42.511] <TB3>     INFO: 41600 events read in total (3514ms).
[15:11:42.512] <TB3>     INFO: Test took 4649ms.
[15:11:42.515] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:11:42.935] <TB3>     INFO: Expecting 41600 events.
[15:11:47.165] <TB3>     INFO: 41600 events read in total (3515ms).
[15:11:47.165] <TB3>     INFO: Test took 4650ms.
[15:11:47.691] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:11:47.694] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:11:47.694] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:11:47.695] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:11:47.695] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:11:47.695] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:11:47.695] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:11:47.695] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:11:47.695] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:11:47.695] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:11:47.696] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:11:47.696] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:11:47.696] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:11:47.696] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:11:47.696] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:11:47.696] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:11:47.697] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:12:24.688] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:12:24.688] <TB3>     INFO: non-linearity mean:  0.952 0.960 0.955 0.959 0.963 0.957 0.958 0.955 0.957 0.951 0.950 0.955 0.956 0.960 0.963 0.968
[15:12:24.688] <TB3>     INFO: non-linearity RMS:   0.007 0.005 0.007 0.005 0.006 0.005 0.008 0.008 0.007 0.007 0.006 0.007 0.007 0.006 0.006 0.005
[15:12:24.688] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:12:24.711] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:12:24.733] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:12:24.756] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:12:24.778] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:12:24.801] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:12:24.823] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:12:24.846] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:12:24.868] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:12:24.891] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:12:24.913] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:12:24.935] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:12:24.958] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:12:24.980] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:12:25.002] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:12:25.025] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-33_FPIXTest-17C-Nebraska-160908-1343-150V_2016-09-08_13h43m_1473360205//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:12:25.047] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 176 seconds
[15:12:25.047] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:12:25.054] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:12:25.054] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:12:25.057] <TB3>     INFO: ######################################################################
[15:12:25.057] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:12:25.057] <TB3>     INFO: ######################################################################
[15:12:25.060] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:12:25.070] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:12:25.070] <TB3>     INFO:     run 1 of 1
[15:12:25.070] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:12:25.411] <TB3>     INFO: Expecting 3120000 events.
[15:13:13.700] <TB3>     INFO: 1283850 events read in total (47574ms).
[15:14:01.334] <TB3>     INFO: 2566015 events read in total (95208ms).
[15:14:22.078] <TB3>     INFO: 3120000 events read in total (115952ms).
[15:14:22.119] <TB3>     INFO: Test took 117049ms.
[15:14:22.192] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:22.322] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:14:23.716] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:14:25.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:14:26.549] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:14:27.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:14:29.464] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:14:30.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:14:32.389] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:14:33.715] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:14:35.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:14:36.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:14:37.968] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:14:39.402] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:14:40.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:14:42.133] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:14:43.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:14:44.974] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 371015680
[15:14:45.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:14:45.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4338, RMS = 1.75748
[15:14:45.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:14:45.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:14:45.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.6718, RMS = 2.2092
[15:14:45.005] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:14:45.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:14:45.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7673, RMS = 0.897627
[15:14:45.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:14:45.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:14:45.006] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7528, RMS = 1.25852
[15:14:45.007] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:14:45.008] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:14:45.008] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.8442, RMS = 1.564
[15:14:45.008] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:14:45.008] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:14:45.008] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.6563, RMS = 2.0219
[15:14:45.008] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:14:45.009] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:14:45.009] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.271, RMS = 1.26964
[15:14:45.009] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:14:45.009] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:14:45.009] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.5783, RMS = 1.33081
[15:14:45.009] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:14:45.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:14:45.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.6892, RMS = 1.83084
[15:14:45.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:14:45.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:14:45.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.7247, RMS = 2.084
[15:14:45.010] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:14:45.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:14:45.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.1797, RMS = 0.855988
[15:14:45.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:14:45.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:14:45.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5627, RMS = 1.20171
[15:14:45.011] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:14:45.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:14:45.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.8903, RMS = 1.99339
[15:14:45.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:14:45.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:14:45.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.7901, RMS = 2.05581
[15:14:45.012] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 103
[15:14:45.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:14:45.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.5067, RMS = 1.80328
[15:14:45.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:14:45.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:14:45.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.9777, RMS = 1.94094
[15:14:45.013] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:14:45.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:14:45.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.896, RMS = 1.45173
[15:14:45.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:14:45.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:14:45.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.1643, RMS = 1.89835
[15:14:45.014] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:14:45.015] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:14:45.015] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.4739, RMS = 1.45963
[15:14:45.015] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:14:45.015] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:14:45.015] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.2805, RMS = 1.59492
[15:14:45.015] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:14:45.016] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:14:45.016] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.8612, RMS = 1.91932
[15:14:45.016] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:14:45.016] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:14:45.016] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7823, RMS = 2.24897
[15:14:45.016] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:14:45.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:14:45.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.4917, RMS = 1.72767
[15:14:45.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:14:45.017] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:14:45.018] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.3072, RMS = 2.16592
[15:14:45.018] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:14:45.019] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:14:45.019] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0367, RMS = 1.31645
[15:14:45.019] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:14:45.019] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:14:45.019] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.813, RMS = 1.6511
[15:14:45.019] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:14:45.020] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:14:45.020] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.0447, RMS = 1.49943
[15:14:45.020] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:14:45.020] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:14:45.020] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.0864, RMS = 1.62523
[15:14:45.020] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:14:45.021] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:14:45.021] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.3499, RMS = 1.12213
[15:14:45.021] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:14:45.021] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:14:45.021] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6051, RMS = 1.32956
[15:14:45.021] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:14:45.022] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:14:45.022] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4127, RMS = 1.12327
[15:14:45.022] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:14:45.022] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:14:45.022] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9581, RMS = 1.56443
[15:14:45.022] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:14:45.025] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 139 seconds
[15:14:45.025] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    1    0    0    0    0    0    1    0    1    1    2    0    0
[15:14:45.025] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:14:45.119] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:14:45.119] <TB3>     INFO: enter test to run
[15:14:45.119] <TB3>     INFO:   test:  no parameter change
[15:14:45.120] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[15:14:45.121] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.9mA
[15:14:45.121] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[15:14:45.121] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:14:45.654] <TB3>    QUIET: Connection to board 24 closed.
[15:14:45.657] <TB3>     INFO: pXar: this is the end, my friend
[15:14:45.658] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
