Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 26 22:58:17 2018
| Host         : DESKTOP-SAKI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_reactionTimer_timing_summary_routed.rpt -rpx TOP_reactionTimer_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_reactionTimer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.569        0.000                      0                 1688        0.045        0.000                      0                 1688        4.500        0.000                       0                   872  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)       Period(ns)      Frequency(MHz)
-----           ------------       ----------      --------------
in_100MHzClock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
in_100MHzClock        0.569        0.000                      0                 1688        0.045        0.000                      0                 1688        4.500        0.000                       0                   872  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  in_100MHzClock
  To Clock:  in_100MHzClock

Setup :            0  Failing Endpoints,  Worst Slack        0.569ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 globalTimer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.486ns  (logic 7.026ns (74.064%)  route 2.460ns (25.936%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         1.632     5.235    globalTimer/in_100MHzClock_IBUF_BUFG
    SLICE_X15Y78         FDRE                                         r  globalTimer/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  globalTimer/counter_reg[6]/Q
                         net (fo=2, routed)           0.943     6.634    reactionTimerProcessor/prepareBusyDetector/globalTimerCounter[6]
    SLICE_X11Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.758 r  reactionTimerProcessor/prepareBusyDetector/_i_11/O
                         net (fo=1, routed)           0.719     7.476    reactionTimerProcessor/statePrepareProcessor/B[6]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      3.851    11.327 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.329    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.847 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[3]
                         net (fo=1, routed)           0.797    13.644    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_102
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.281 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.281    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.398 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.398    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.721 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    14.721    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed0_in[29]
    SLICE_X12Y83         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         1.517    14.940    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[29]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X12Y83         FDRE (Setup_fdre_C_D)        0.109    15.290    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[29]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 globalTimer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 7.018ns (74.042%)  route 2.460ns (25.958%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         1.632     5.235    globalTimer/in_100MHzClock_IBUF_BUFG
    SLICE_X15Y78         FDRE                                         r  globalTimer/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  globalTimer/counter_reg[6]/Q
                         net (fo=2, routed)           0.943     6.634    reactionTimerProcessor/prepareBusyDetector/globalTimerCounter[6]
    SLICE_X11Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.758 r  reactionTimerProcessor/prepareBusyDetector/_i_11/O
                         net (fo=1, routed)           0.719     7.476    reactionTimerProcessor/statePrepareProcessor/B[6]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      3.851    11.327 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.329    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.847 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[3]
                         net (fo=1, routed)           0.797    13.644    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_102
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.281 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.281    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.398 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.398    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.713 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    14.713    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed0_in[31]
    SLICE_X12Y83         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         1.517    14.940    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X12Y83         FDRE (Setup_fdre_C_D)        0.109    15.290    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -14.713    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.396ns  (logic 5.696ns (60.623%)  route 3.700ns (39.377%))
  Logic Levels:           19  (CARRY4=16 LUT2=1 LUT3=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         1.630     5.233    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X10Y77         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[1]/Q
                         net (fo=5, routed)           0.652     6.403    reactionTimerProcessor/statePrepareProcessor/out_data[1]
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.799 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.799    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.916    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.033    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.150    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.267    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.384    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.501    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.618    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.837 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10/O[0]
                         net (fo=22, routed)          1.072     8.909    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10_n_7
    SLICE_X11Y80         LUT3 (Prop_lut3_I2_O)        0.295     9.204 r  reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15/O
                         net (fo=1, routed)           0.000     9.204    reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.754 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.754    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.993 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_10/O[2]
                         net (fo=1, routed)           0.510    10.503    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[30]_2[2]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.302    10.805 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[19]_i_9/O
                         net (fo=1, routed)           0.000    10.805    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_72
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.337 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.337    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.671 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3/O[1]
                         net (fo=2, routed)           0.512    12.183    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3_n_6
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    13.019 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.019    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_2_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.136 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.136    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.365 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3/CO[2]
                         net (fo=22, routed)          0.953    14.318    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3_n_1
    SLICE_X7Y78          LUT3 (Prop_lut3_I1_O)        0.310    14.628 r  reactionTimerProcessor/statePrepareProcessor/out_delay[17]_i_1/O
                         net (fo=1, routed)           0.000    14.628    reactionTimerProcessor/statePrepareProcessor/out_delay[17]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         1.591    15.014    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[17]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)        0.031    15.268    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[17]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -14.628    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 globalTimer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.402ns  (logic 6.942ns (73.832%)  route 2.460ns (26.168%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         1.632     5.235    globalTimer/in_100MHzClock_IBUF_BUFG
    SLICE_X15Y78         FDRE                                         r  globalTimer/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  globalTimer/counter_reg[6]/Q
                         net (fo=2, routed)           0.943     6.634    reactionTimerProcessor/prepareBusyDetector/globalTimerCounter[6]
    SLICE_X11Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.758 r  reactionTimerProcessor/prepareBusyDetector/_i_11/O
                         net (fo=1, routed)           0.719     7.476    reactionTimerProcessor/statePrepareProcessor/B[6]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      3.851    11.327 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.329    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.847 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[3]
                         net (fo=1, routed)           0.797    13.644    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_102
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.281 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.281    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.398 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.398    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.637 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    14.637    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed0_in[30]
    SLICE_X12Y83         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         1.517    14.940    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[30]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X12Y83         FDRE (Setup_fdre_C_D)        0.109    15.290    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[30]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -14.637    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.673ns  (required time - arrival time)
  Source:                 globalTimer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.382ns  (logic 6.922ns (73.777%)  route 2.460ns (26.223%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 14.940 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         1.632     5.235    globalTimer/in_100MHzClock_IBUF_BUFG
    SLICE_X15Y78         FDRE                                         r  globalTimer/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  globalTimer/counter_reg[6]/Q
                         net (fo=2, routed)           0.943     6.634    reactionTimerProcessor/prepareBusyDetector/globalTimerCounter[6]
    SLICE_X11Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.758 r  reactionTimerProcessor/prepareBusyDetector/_i_11/O
                         net (fo=1, routed)           0.719     7.476    reactionTimerProcessor/statePrepareProcessor/B[6]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      3.851    11.327 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.329    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.847 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[3]
                         net (fo=1, routed)           0.797    13.644    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_102
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.281 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.281    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.398 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.398    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.617 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    14.617    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed0_in[28]
    SLICE_X12Y83         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         1.517    14.940    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[28]/C
                         clock pessimism              0.277    15.217    
                         clock uncertainty           -0.035    15.181    
    SLICE_X12Y83         FDRE (Setup_fdre_C_D)        0.109    15.290    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[28]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 globalTimer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.369ns  (logic 6.909ns (73.740%)  route 2.460ns (26.260%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         1.632     5.235    globalTimer/in_100MHzClock_IBUF_BUFG
    SLICE_X15Y78         FDRE                                         r  globalTimer/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  globalTimer/counter_reg[6]/Q
                         net (fo=2, routed)           0.943     6.634    reactionTimerProcessor/prepareBusyDetector/globalTimerCounter[6]
    SLICE_X11Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.758 r  reactionTimerProcessor/prepareBusyDetector/_i_11/O
                         net (fo=1, routed)           0.719     7.476    reactionTimerProcessor/statePrepareProcessor/B[6]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      3.851    11.327 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.329    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.847 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[3]
                         net (fo=1, routed)           0.797    13.644    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_102
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.281 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.281    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.604 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.604    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed0_in[25]
    SLICE_X12Y82         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         1.516    14.939    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X12Y82         FDRE (Setup_fdre_C_D)        0.109    15.289    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -14.604    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.392ns  (logic 5.692ns (60.606%)  route 3.700ns (39.394%))
  Logic Levels:           19  (CARRY4=16 LUT2=1 LUT3=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         1.630     5.233    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X10Y77         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[1]/Q
                         net (fo=5, routed)           0.652     6.403    reactionTimerProcessor/statePrepareProcessor/out_data[1]
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.799 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.799    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.916    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.033    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.150    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.267    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.384    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.501    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.618    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.837 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10/O[0]
                         net (fo=22, routed)          1.072     8.909    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10_n_7
    SLICE_X11Y80         LUT3 (Prop_lut3_I2_O)        0.295     9.204 r  reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15/O
                         net (fo=1, routed)           0.000     9.204    reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.754 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.754    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.993 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_10/O[2]
                         net (fo=1, routed)           0.510    10.503    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[30]_2[2]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.302    10.805 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[19]_i_9/O
                         net (fo=1, routed)           0.000    10.805    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_72
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.337 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.337    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.671 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3/O[1]
                         net (fo=2, routed)           0.512    12.183    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3_n_6
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    13.019 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.019    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_2_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.136 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.136    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.365 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3/CO[2]
                         net (fo=22, routed)          0.953    14.318    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3_n_1
    SLICE_X7Y78          LUT3 (Prop_lut3_I1_O)        0.306    14.624 r  reactionTimerProcessor/statePrepareProcessor/out_delay[18]_i_1/O
                         net (fo=1, routed)           0.000    14.624    reactionTimerProcessor/statePrepareProcessor/out_delay[18]_i_1_n_0
    SLICE_X7Y78          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         1.591    15.014    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X7Y78          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[18]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X7Y78          FDRE (Setup_fdre_C_D)        0.075    15.312    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[18]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -14.624    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 globalTimer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 6.901ns (73.718%)  route 2.460ns (26.282%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         1.632     5.235    globalTimer/in_100MHzClock_IBUF_BUFG
    SLICE_X15Y78         FDRE                                         r  globalTimer/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  globalTimer/counter_reg[6]/Q
                         net (fo=2, routed)           0.943     6.634    reactionTimerProcessor/prepareBusyDetector/globalTimerCounter[6]
    SLICE_X11Y78         LUT4 (Prop_lut4_I0_O)        0.124     6.758 r  reactionTimerProcessor/prepareBusyDetector/_i_11/O
                         net (fo=1, routed)           0.719     7.476    reactionTimerProcessor/statePrepareProcessor/B[6]
    DSP48_X0Y32          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      3.851    11.327 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg//PCOUT[47]
                         net (fo=1, routed)           0.002    11.329    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/PCOUT[47]
    DSP48_X0Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.847 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0/P[3]
                         net (fo=1, routed)           0.797    13.644    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/__0_n_102
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    14.281 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.281    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[23]_i_1_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.596 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.596    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed0_in[27]
    SLICE_X12Y82         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         1.516    14.939    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]/C
                         clock pessimism              0.277    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X12Y82         FDRE (Setup_fdre_C_D)        0.109    15.289    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[27]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                         -14.596    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.313ns  (logic 5.696ns (61.164%)  route 3.617ns (38.836%))
  Logic Levels:           19  (CARRY4=16 LUT2=1 LUT3=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         1.630     5.233    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X10Y77         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[1]/Q
                         net (fo=5, routed)           0.652     6.403    reactionTimerProcessor/statePrepareProcessor/out_data[1]
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.799 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.799    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.916    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.033    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.150    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.267    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.384    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.501    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.618    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.837 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10/O[0]
                         net (fo=22, routed)          1.072     8.909    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10_n_7
    SLICE_X11Y80         LUT3 (Prop_lut3_I2_O)        0.295     9.204 r  reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15/O
                         net (fo=1, routed)           0.000     9.204    reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.754 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.754    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.993 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_10/O[2]
                         net (fo=1, routed)           0.510    10.503    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[30]_2[2]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.302    10.805 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[19]_i_9/O
                         net (fo=1, routed)           0.000    10.805    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_72
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.337 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.337    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.671 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3/O[1]
                         net (fo=2, routed)           0.512    12.183    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3_n_6
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    13.019 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.019    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_2_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.136 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.136    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.365 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3/CO[2]
                         net (fo=22, routed)          0.870    14.235    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3_n_1
    SLICE_X5Y81          LUT3 (Prop_lut3_I1_O)        0.310    14.545 r  reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_1/O
                         net (fo=1, routed)           0.000    14.545    reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         1.593    15.016    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X5Y81          FDRE (Setup_fdre_C_D)        0.031    15.270    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -14.545    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/statePrepareProcessor/out_delay_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (in_100MHzClock rise@10.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        9.309ns  (logic 5.696ns (61.190%)  route 3.613ns (38.810%))
  Logic Levels:           19  (CARRY4=16 LUT2=1 LUT3=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         1.630     5.233    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/in_100MHzClock_IBUF_BUFG
    SLICE_X10Y77         FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.518     5.751 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[1]/Q
                         net (fo=5, routed)           0.652     6.403    reactionTimerProcessor/statePrepareProcessor/out_data[1]
    SLICE_X10Y76         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.799 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.799    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_43_n_0
    SLICE_X10Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.916    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_38_n_0
    SLICE_X10Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.033    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_33_n_0
    SLICE_X10Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.150    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_28_n_0
    SLICE_X10Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.267    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_23_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.384 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.384    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_18_n_0
    SLICE_X10Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.501 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.501    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_11_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.618 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.618    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_9_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.837 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10/O[0]
                         net (fo=22, routed)          1.072     8.909    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[11]_i_10_n_7
    SLICE_X11Y80         LUT3 (Prop_lut3_I2_O)        0.295     9.204 r  reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15/O
                         net (fo=1, routed)           0.000     9.204    reactionTimerProcessor/statePrepareProcessor/out_delay[15]_i_15_n_0
    SLICE_X11Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.754 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.754    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[15]_i_11_n_0
    SLICE_X11Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.993 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_10/O[2]
                         net (fo=1, routed)           0.510    10.503    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[30]_2[2]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.302    10.805 r  reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_delay[19]_i_9/O
                         net (fo=1, routed)           0.000    10.805    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg_n_72
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.337 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.337    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[19]_i_3_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.671 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3/O[1]
                         net (fo=2, routed)           0.512    12.183    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_3_n_6
    SLICE_X8Y81          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    13.019 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.019    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[23]_i_2_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.136 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.136    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[27]_i_2_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    13.365 r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3/CO[2]
                         net (fo=22, routed)          0.866    14.231    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[29]_i_3_n_1
    SLICE_X5Y81          LUT3 (Prop_lut3_I1_O)        0.310    14.541 r  reactionTimerProcessor/statePrepareProcessor/out_delay[13]_i_1/O
                         net (fo=1, routed)           0.000    14.541    reactionTimerProcessor/statePrepareProcessor/out_delay[13]_i_1_n_0
    SLICE_X5Y81          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000    10.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         1.593    15.016    reactionTimerProcessor/statePrepareProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  reactionTimerProcessor/statePrepareProcessor/out_delay_reg[13]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X5Y81          FDRE (Setup_fdre_C_D)        0.029    15.268    reactionTimerProcessor/statePrepareProcessor/out_delay_reg[13]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                  0.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateTestProcessor/out_result_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.197%)  route 0.207ns (49.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         0.598     1.517    reactionTimerProcessor/stateTestProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_result_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  reactionTimerProcessor/stateTestProcessor/out_result_reg[18]/Q
                         net (fo=6, routed)           0.207     1.889    reactionTimerProcessor/stateResultProcessor/testResultSeperator/Q[17]
    SLICE_X3Y99          LUT3 (Prop_lut3_I2_O)        0.045     1.934 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber[18]_i_1/O
                         net (fo=1, routed)           0.000     1.934    reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber[18]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         0.878     2.043    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[18]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.091     1.888    reactionTimerProcessor/stateResultProcessor/testResultSeperator/currentNumber_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/out_result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.828%)  route 0.220ns (54.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         0.604     1.523    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/in_100MHzClock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[14]/Q
                         net (fo=1, routed)           0.220     1.884    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg_n_0_[14]
    SLICE_X7Y100         LUT3 (Prop_lut3_I2_O)        0.045     1.929 r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result[14]_i_1/O
                         net (fo=1, routed)           0.000     1.929    reactionTimerProcessor/stateTestProcessor/tickCounterDivider_n_15
    SLICE_X7Y100         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         0.868     2.034    reactionTimerProcessor/stateTestProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_result_reg[14]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.092     1.880    reactionTimerProcessor/stateTestProcessor/out_result_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/out_result_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.183ns (42.587%)  route 0.247ns (57.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         0.604     1.523    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/in_100MHzClock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[13]/Q
                         net (fo=1, routed)           0.247     1.911    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg_n_0_[13]
    SLICE_X7Y100         LUT3 (Prop_lut3_I2_O)        0.042     1.953 r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result[13]_i_1/O
                         net (fo=1, routed)           0.000     1.953    reactionTimerProcessor/stateTestProcessor/tickCounterDivider_n_16
    SLICE_X7Y100         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         0.868     2.034    reactionTimerProcessor/stateTestProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_result_reg[13]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.107     1.895    reactionTimerProcessor/stateTestProcessor/out_result_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.246ns (51.651%)  route 0.230ns (48.349%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         0.599     1.518    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.148     1.666 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[2]/Q
                         net (fo=4, routed)           0.230     1.897    reactionTimerProcessor/stateResultProcessor/testResultSeperator/p_1_in[3]
    SLICE_X2Y98          LUT2 (Prop_lut2_I0_O)        0.098     1.995 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd[3]_i_1/O
                         net (fo=1, routed)           0.000     1.995    reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd[3]_i_1_n_0
    SLICE_X2Y98          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         0.878     2.043    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y98          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[3]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y98          FDSE (Hold_fdse_C_D)         0.121     1.918    reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.210ns (42.898%)  route 0.280ns (57.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         0.599     1.518    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[0]/Q
                         net (fo=6, routed)           0.280     1.962    reactionTimerProcessor/stateResultProcessor/testResultSeperator/p_1_in[1]
    SLICE_X2Y99          LUT2 (Prop_lut2_I0_O)        0.046     2.008 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd[1]_i_1/O
                         net (fo=1, routed)           0.000     2.008    reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd[1]_i_1_n_0
    SLICE_X2Y99          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         0.878     2.043    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y99          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[1]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDSE (Hold_fdse_C_D)         0.131     1.928    reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.613%)  route 0.272ns (59.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         0.570     1.489    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper1_reg[13]/Q
                         net (fo=10, routed)          0.272     1.902    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper23[15]
    SLICE_X9Y98          LUT6 (Prop_lut6_I0_O)        0.045     1.947 r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper1[10]_i_1/O
                         net (fo=1, routed)           0.000     1.947    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper1[10]_i_1_n_0
    SLICE_X9Y98          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         0.847     2.012    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/in_100MHzClock_IBUF_BUFG
    SLICE_X9Y98          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper1_reg[10]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X9Y98          FDRE (Hold_fdre_C_D)         0.091     1.857    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/helper1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateTestProcessor/out_result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.184ns (39.581%)  route 0.281ns (60.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         0.604     1.523    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/in_100MHzClock_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg[15]/Q
                         net (fo=1, routed)           0.281     1.945    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result_reg_n_0_[15]
    SLICE_X7Y100         LUT3 (Prop_lut3_I2_O)        0.043     1.988 r  reactionTimerProcessor/stateTestProcessor/tickCounterDivider/out_result[15]_i_1/O
                         net (fo=1, routed)           0.000     1.988    reactionTimerProcessor/stateTestProcessor/tickCounterDivider_n_14
    SLICE_X7Y100         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         0.868     2.034    reactionTimerProcessor/stateTestProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  reactionTimerProcessor/stateTestProcessor/out_result_reg[15]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.107     1.895    reactionTimerProcessor/stateTestProcessor/out_result_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/out_ssdOutput_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         0.603     1.522    reactionTimerProcessor/stateIdleProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y95          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  reactionTimerProcessor/stateIdleProcessor/bestTimeDigits_reg[23]/Q
                         net (fo=1, routed)           0.056     1.719    reactionTimerProcessor/stateIdleProcessor/bestTimeDigits[23]
    SLICE_X6Y95          LUT5 (Prop_lut5_I2_O)        0.045     1.764 r  reactionTimerProcessor/stateIdleProcessor/out_ssdOutput[23]_i_1/O
                         net (fo=1, routed)           0.000     1.764    reactionTimerProcessor/stateIdleProcessor_n_40
    SLICE_X6Y95          FDSE                                         r  reactionTimerProcessor/out_ssdOutput_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         0.874     2.039    reactionTimerProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X6Y95          FDSE                                         r  reactionTimerProcessor/out_ssdOutput_reg[23]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X6Y95          FDSE (Hold_fdse_C_D)         0.120     1.655    reactionTimerProcessor/out_ssdOutput_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.209ns (40.647%)  route 0.305ns (59.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         0.599     1.518    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/bcdCache_reg[1]/Q
                         net (fo=5, routed)           0.305     1.988    reactionTimerProcessor/stateResultProcessor/testResultSeperator/p_1_in[2]
    SLICE_X2Y99          LUT2 (Prop_lut2_I1_O)        0.045     2.033 r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd[2]_i_1/O
                         net (fo=1, routed)           0.000     2.033    reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd[2]_i_1_n_0
    SLICE_X2Y99          FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         0.878     2.043    reactionTimerProcessor/stateResultProcessor/testResultSeperator/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[2]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDRE (Hold_fdre_C_D)         0.121     1.918    reactionTimerProcessor/stateResultProcessor/testResultSeperator/out_bcd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 reactionTimerProcessor/stateResultProcessor/isBestResult_reg/C
                            (rising edge-triggered cell FDRE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by in_100MHzClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             in_100MHzClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (in_100MHzClock rise@0.000ns - in_100MHzClock rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.773%)  route 0.334ns (64.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         0.598     1.517    reactionTimerProcessor/stateResultProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X5Y102         FDRE                                         r  reactionTimerProcessor/stateResultProcessor/isBestResult_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  reactionTimerProcessor/stateResultProcessor/isBestResult_reg/Q
                         net (fo=34, routed)          0.334     1.992    reactionTimerProcessor/stateResultProcessor/clock1Hz/isBestResult_reg
    SLICE_X2Y95          LUT6 (Prop_lut6_I1_O)        0.045     2.037 r  reactionTimerProcessor/stateResultProcessor/clock1Hz/out_ssdNumberDisplay[15]_i_1/O
                         net (fo=1, routed)           0.000     2.037    reactionTimerProcessor/stateResultProcessor/clock1Hz_n_9
    SLICE_X2Y95          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock in_100MHzClock rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  in_100MHzClock (IN)
                         net (fo=0)                   0.000     0.000    in_100MHzClock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  in_100MHzClock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    in_100MHzClock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  in_100MHzClock_IBUF_BUFG_inst/O
                         net (fo=871, routed)         0.877     2.042    reactionTimerProcessor/stateResultProcessor/in_100MHzClock_IBUF_BUFG
    SLICE_X2Y95          FDSE                                         r  reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[15]/C
                         clock pessimism             -0.245     1.796    
    SLICE_X2Y95          FDSE (Hold_fdse_C_D)         0.121     1.917    reactionTimerProcessor/stateResultProcessor/out_ssdNumberDisplay_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         in_100MHzClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { in_100MHzClock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  in_100MHzClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     clock1kHz/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y75    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y78    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y78    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y79    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y79    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y80    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y80    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y81    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     reactionTimerProcessor/testStart_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     reactionTimerProcessor/statePrepareProcessor/prepareAnimation/animeClockDetector/pipeline_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    reactionTimerProcessor/stateResultProcessor/idleCounter/counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    reactionTimerProcessor/stateResultProcessor/idleCounter/counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    reactionTimerProcessor/stateResultProcessor/idleCounter/counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    reactionTimerProcessor/stateResultProcessor/idleCounter/counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y94    reactionTimerProcessor/stateTestProcessor/out_resultValid_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     reactionTimerProcessor/stateTestProcessor/signalDelayer/signalInDetector/pipeline_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94    reactionTimerProcessor/stateTestProcessor/startDetector/pipeline_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y95    reactionTimerProcessor/stateTestProcessor/tickCounterDivider/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y82    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y82    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y82    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/out_data_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y82    globalTimer/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y82    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y82    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y82    reactionTimerProcessor/statePrepareProcessor/gapGeneratorLcg/seed_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y82    globalTimer/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y82    globalTimer/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y82    globalTimer/counter_reg[23]/C



