

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_4u_array_ap_fixed_20_8_5_3_0_4u_relu_config5_s'
================================================================
* Date:           Thu Dec 12 22:34:38 2019

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.148 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    15880|    15880| 79.400 us | 79.400 us |  15880|  15880|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ReLUActLoop  |    15878|    15878|         4|          1|          1|  15876|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    200|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    138|    -|
|Register         |        0|      -|     248|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     248|    370|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_105_p2                       |     +    |      0|  0|  19|          14|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op21          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op37          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_139_p2           |   icmp   |      0|  0|  18|          20|           1|
    |icmp_ln1494_2_fu_151_p2           |   icmp   |      0|  0|  18|          20|           1|
    |icmp_ln1494_3_fu_163_p2           |   icmp   |      0|  0|  18|          20|           1|
    |icmp_ln1494_fu_127_p2             |   icmp   |      0|  0|  18|          20|           1|
    |icmp_ln41_fu_99_p2                |   icmp   |      0|  0|  13|          14|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_data_0_V_2_fu_132_p3          |  select  |      0|  0|  20|           1|          20|
    |tmp_data_1_V_2_fu_144_p3          |  select  |      0|  0|  20|           1|          20|
    |tmp_data_2_V_2_fu_156_p3          |  select  |      0|  0|  20|           1|          20|
    |tmp_data_3_V_1_fu_168_p3          |  select  |      0|  0|  20|           1|          20|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 200|         121|         104|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_88               |   9|          2|   14|         28|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 138|         30|   27|         56|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |i_0_reg_88               |  14|   0|   14|          0|
    |icmp_ln41_reg_175        |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_0_V_2_reg_208   |  20|   0|   20|          0|
    |tmp_data_0_V_reg_184     |  20|   0|   20|          0|
    |tmp_data_1_V_2_reg_213   |  20|   0|   20|          0|
    |tmp_data_1_V_reg_190     |  20|   0|   20|          0|
    |tmp_data_2_V_2_reg_218   |  20|   0|   20|          0|
    |tmp_data_2_V_reg_196     |  20|   0|   20|          0|
    |tmp_data_3_V_1_reg_223   |  20|   0|   20|          0|
    |tmp_data_3_V_reg_202     |  20|   0|   20|          0|
    |icmp_ln41_reg_175        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 248|  32|  185|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> | return value |
|start_out                | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> | return value |
|start_write              | out |    1| ap_ctrl_hs | relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> | return value |
|data_V_data_0_V_dout     |  in |   20|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_1_V_dout     |  in |   20|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_2_V_dout     |  in |   20|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_3_V_dout     |  in |   20|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|res_V_data_0_V_din       | out |   20|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |   20|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |   20|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |   20|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i20* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.20>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_0 = phi i14 [ 0, %0 ], [ %i, %ReLUActLoop ]"   --->   Operation 16 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.20ns)   --->   "%icmp_ln41 = icmp eq i14 %i_0, -508" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 17 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15876, i64 15876, i64 15876)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.81ns)   --->   "%i = add i14 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %2, label %ReLUActLoop" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 21 [1/1] (2.18ns)   --->   "%empty_40 = call { i20, i20, i20, i20 } @_ssdm_op_Read.ap_fifo.volatile.i20P.i20P.i20P.i20P(i20* %data_V_data_0_V, i20* %data_V_data_1_V, i20* %data_V_data_2_V, i20* %data_V_data_3_V)" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 21 'read' 'empty_40' <Predicate = (!icmp_ln41)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 1> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i20, i20, i20, i20 } %empty_40, 0" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 22 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i20, i20, i20, i20 } %empty_40, 1" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 23 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i20, i20, i20, i20 } %empty_40, 2" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 24 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i20, i20, i20, i20 } %empty_40, 3" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 25 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.14>
ST_4 : Operation 26 [1/1] (2.44ns)   --->   "%icmp_ln1494 = icmp sgt i20 %tmp_data_0_V, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 26 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln41)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (0.70ns)   --->   "%tmp_data_0_V_2 = select i1 %icmp_ln1494, i20 %tmp_data_0_V, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 27 'select' 'tmp_data_0_V_2' <Predicate = (!icmp_ln41)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (2.44ns)   --->   "%icmp_ln1494_1 = icmp sgt i20 %tmp_data_1_V, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 28 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln41)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.70ns)   --->   "%tmp_data_1_V_2 = select i1 %icmp_ln1494_1, i20 %tmp_data_1_V, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 29 'select' 'tmp_data_1_V_2' <Predicate = (!icmp_ln41)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (2.44ns)   --->   "%icmp_ln1494_2 = icmp sgt i20 %tmp_data_2_V, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 30 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln41)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.70ns)   --->   "%tmp_data_2_V_2 = select i1 %icmp_ln1494_2, i20 %tmp_data_2_V, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 31 'select' 'tmp_data_2_V_2' <Predicate = (!icmp_ln41)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (2.44ns)   --->   "%icmp_ln1494_3 = icmp sgt i20 %tmp_data_3_V, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 32 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln41)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.70ns)   --->   "%tmp_data_3_V_1 = select i1 %icmp_ln1494_3, i20 %tmp_data_3_V, i20 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 33 'select' 'tmp_data_3_V_1' <Predicate = (!icmp_ln41)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str50) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 34 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str50)" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 35 'specregionbegin' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 36 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i20P.i20P.i20P.i20P(i20* %res_V_data_0_V, i20* %res_V_data_1_V, i20* %res_V_data_2_V, i20* %res_V_data_3_V, i20 %tmp_data_0_V_2, i20 %tmp_data_1_V_2, i20 %tmp_data_2_V_2, i20 %tmp_data_3_V_1)" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 37 'write' <Predicate = (!icmp_ln41)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 20> <Depth = 1> <FIFO>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str50, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:58]   --->   Operation 38 'specregionend' 'empty_41' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 39 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
br_ln41           (br               ) [ 0111110]
i_0               (phi              ) [ 0010000]
icmp_ln41         (icmp             ) [ 0011110]
empty             (speclooptripcount) [ 0000000]
i                 (add              ) [ 0111110]
br_ln41           (br               ) [ 0000000]
empty_40          (read             ) [ 0000000]
tmp_data_0_V      (extractvalue     ) [ 0010100]
tmp_data_1_V      (extractvalue     ) [ 0010100]
tmp_data_2_V      (extractvalue     ) [ 0010100]
tmp_data_3_V      (extractvalue     ) [ 0010100]
icmp_ln1494       (icmp             ) [ 0000000]
tmp_data_0_V_2    (select           ) [ 0010010]
icmp_ln1494_1     (icmp             ) [ 0000000]
tmp_data_1_V_2    (select           ) [ 0010010]
icmp_ln1494_2     (icmp             ) [ 0000000]
tmp_data_2_V_2    (select           ) [ 0010010]
icmp_ln1494_3     (icmp             ) [ 0000000]
tmp_data_3_V_1    (select           ) [ 0010010]
specloopname_ln41 (specloopname     ) [ 0000000]
tmp               (specregionbegin  ) [ 0000000]
specpipeline_ln42 (specpipeline     ) [ 0000000]
write_ln57        (write            ) [ 0000000]
empty_41          (specregionend    ) [ 0000000]
br_ln41           (br               ) [ 0111110]
ret_ln59          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i20P.i20P.i20P.i20P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i20P.i20P.i20P.i20P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="empty_40_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="80" slack="0"/>
<pin id="62" dir="0" index="1" bw="20" slack="0"/>
<pin id="63" dir="0" index="2" bw="20" slack="0"/>
<pin id="64" dir="0" index="3" bw="20" slack="0"/>
<pin id="65" dir="0" index="4" bw="20" slack="0"/>
<pin id="66" dir="1" index="5" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_40/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln57_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="20" slack="0"/>
<pin id="75" dir="0" index="2" bw="20" slack="0"/>
<pin id="76" dir="0" index="3" bw="20" slack="0"/>
<pin id="77" dir="0" index="4" bw="20" slack="0"/>
<pin id="78" dir="0" index="5" bw="20" slack="1"/>
<pin id="79" dir="0" index="6" bw="20" slack="1"/>
<pin id="80" dir="0" index="7" bw="20" slack="1"/>
<pin id="81" dir="0" index="8" bw="20" slack="1"/>
<pin id="82" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/5 "/>
</bind>
</comp>

<comp id="88" class="1005" name="i_0_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="14" slack="1"/>
<pin id="90" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_0_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="14" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln41_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="14" slack="0"/>
<pin id="101" dir="0" index="1" bw="14" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="14" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="tmp_data_0_V_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="80" slack="0"/>
<pin id="113" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_data_1_V_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="80" slack="0"/>
<pin id="117" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_data_2_V_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="80" slack="0"/>
<pin id="121" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_data_3_V_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="80" slack="0"/>
<pin id="125" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln1494_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="20" slack="1"/>
<pin id="129" dir="0" index="1" bw="20" slack="0"/>
<pin id="130" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_data_0_V_2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="20" slack="1"/>
<pin id="135" dir="0" index="2" bw="20" slack="0"/>
<pin id="136" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_0_V_2/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln1494_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="20" slack="1"/>
<pin id="141" dir="0" index="1" bw="20" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_data_1_V_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="20" slack="1"/>
<pin id="147" dir="0" index="2" bw="20" slack="0"/>
<pin id="148" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_1_V_2/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln1494_2_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="20" slack="1"/>
<pin id="153" dir="0" index="1" bw="20" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_data_2_V_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="20" slack="1"/>
<pin id="159" dir="0" index="2" bw="20" slack="0"/>
<pin id="160" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_2_V_2/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln1494_3_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="20" slack="1"/>
<pin id="165" dir="0" index="1" bw="20" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_data_3_V_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="20" slack="1"/>
<pin id="171" dir="0" index="2" bw="20" slack="0"/>
<pin id="172" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_3_V_1/4 "/>
</bind>
</comp>

<comp id="175" class="1005" name="icmp_ln41_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="179" class="1005" name="i_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="14" slack="0"/>
<pin id="181" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="184" class="1005" name="tmp_data_0_V_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="20" slack="1"/>
<pin id="186" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="190" class="1005" name="tmp_data_1_V_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="20" slack="1"/>
<pin id="192" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="196" class="1005" name="tmp_data_2_V_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="20" slack="1"/>
<pin id="198" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="202" class="1005" name="tmp_data_3_V_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="20" slack="1"/>
<pin id="204" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="208" class="1005" name="tmp_data_0_V_2_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="20" slack="1"/>
<pin id="210" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="tmp_data_1_V_2_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="20" slack="1"/>
<pin id="215" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_2 "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp_data_2_V_2_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="20" slack="1"/>
<pin id="220" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="tmp_data_3_V_1_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="20" slack="1"/>
<pin id="225" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="60" pin=4"/></net>

<net id="83"><net_src comp="56" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="84"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="72" pin=3"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="92" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="92" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="114"><net_src comp="60" pin="5"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="60" pin="5"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="60" pin="5"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="60" pin="5"/><net_sink comp="123" pin=0"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="137"><net_src comp="127" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="139" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="151" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="163" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="178"><net_src comp="99" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="105" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="187"><net_src comp="111" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="193"><net_src comp="115" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="199"><net_src comp="119" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="205"><net_src comp="123" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="211"><net_src comp="132" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="72" pin=5"/></net>

<net id="216"><net_src comp="144" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="72" pin=6"/></net>

<net id="221"><net_src comp="156" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="72" pin=7"/></net>

<net id="226"><net_src comp="168" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="72" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {5 }
	Port: res_V_data_1_V | {5 }
	Port: res_V_data_2_V | {5 }
	Port: res_V_data_3_V | {5 }
 - Input state : 
	Port: relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> : data_V_data_0_V | {3 }
	Port: relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> : data_V_data_1_V | {3 }
	Port: relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> : data_V_data_2_V | {3 }
	Port: relu<array<ap_fixed,4u>,array<ap_fixed<20,8,5,3,0>,4u>,relu_config5> : data_V_data_3_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln41 : 1
		i : 1
		br_ln41 : 2
	State 3
	State 4
		tmp_data_0_V_2 : 1
		tmp_data_1_V_2 : 1
		tmp_data_2_V_2 : 1
		tmp_data_3_V_1 : 1
	State 5
		empty_41 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |     icmp_ln41_fu_99    |    0    |    13   |
|          |   icmp_ln1494_fu_127   |    0    |    18   |
|   icmp   |  icmp_ln1494_1_fu_139  |    0    |    18   |
|          |  icmp_ln1494_2_fu_151  |    0    |    18   |
|          |  icmp_ln1494_3_fu_163  |    0    |    18   |
|----------|------------------------|---------|---------|
|          |  tmp_data_0_V_2_fu_132 |    0    |    20   |
|  select  |  tmp_data_1_V_2_fu_144 |    0    |    20   |
|          |  tmp_data_2_V_2_fu_156 |    0    |    20   |
|          |  tmp_data_3_V_1_fu_168 |    0    |    20   |
|----------|------------------------|---------|---------|
|    add   |        i_fu_105        |    0    |    19   |
|----------|------------------------|---------|---------|
|   read   |   empty_40_read_fu_60  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln57_write_fu_72 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |   tmp_data_0_V_fu_111  |    0    |    0    |
|extractvalue|   tmp_data_1_V_fu_115  |    0    |    0    |
|          |   tmp_data_2_V_fu_119  |    0    |    0    |
|          |   tmp_data_3_V_fu_123  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   184   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_0_reg_88      |   14   |
|       i_reg_179      |   14   |
|   icmp_ln41_reg_175  |    1   |
|tmp_data_0_V_2_reg_208|   20   |
| tmp_data_0_V_reg_184 |   20   |
|tmp_data_1_V_2_reg_213|   20   |
| tmp_data_1_V_reg_190 |   20   |
|tmp_data_2_V_2_reg_218|   20   |
| tmp_data_2_V_reg_196 |   20   |
|tmp_data_3_V_1_reg_223|   20   |
| tmp_data_3_V_reg_202 |   20   |
+----------------------+--------+
|         Total        |   189  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   184  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   189  |    -   |
+-----------+--------+--------+
|   Total   |   189  |   184  |
+-----------+--------+--------+
