INFO: [VRFC 10-163] Analyzing VHDL file "D:/ee102_lab4/lab5_v1/lab5_v1.srcs/sources_1/new/main_design.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_design'
