Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Nov 14 19:52:41 2021
| Host         : jrmerkel-MS-7C02 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[0].rBank/array_reg/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/genblk2[1].rBank/array_reg/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/brPred/predictor/pht/rBank/raReg_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[0].rBank/array_reg/DOADO[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[0].rBank/array_reg/DOADO[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[0].rBank/array_reg/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[0].rBank/array_reg/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[0].rBank/array_reg/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg/DOADO[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg/DOADO[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg/DOBDO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg/DOBDO[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/btbEntryArray/rBank/genblk2[1].rBank/array_reg/DOBDO[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/tagReg_reg[0][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/tagReg_reg[0][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/tagReg_reg[0][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/btb/tagReg_reg[0][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/ifStage/pipeReg_reg[0][valid]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/RSD_0/inst/main/main/core/ifStage/regStall_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.070        0.000                      0                67419        0.031        0.000                      0                67419        8.750        0.000                       0                 17538  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.070        0.000                      0                67307        0.031        0.000                      0                67307        8.750        0.000                       0                 17538  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              15.380        0.000                      0                  112        0.453        0.000                      0                  112  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.305ns  (logic 5.391ns (27.925%)  route 13.914ns (72.075%))
  Logic Levels:           22  (CARRY4=3 LUT3=2 LUT4=4 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.654     2.948    design_1_i/RSD_0/inst/main/main/core/intRwStage/clk
    SLICE_X48Y20         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.419     3.367 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/Q
                         net (fo=13, routed)          1.285     4.652    design_1_i/RSD_0/inst/main/main/core/recoveryManager/wv[24]
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.297     4.949 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_13__1/O
                         net (fo=1, routed)           0.670     5.619    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_13__1_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.743 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_9__1/O
                         net (fo=1, routed)           0.548     6.292    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_9__1_n_0
    SLICE_X49Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.416 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_7__1/O
                         net (fo=1, routed)           0.407     6.823    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_7__1_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.947 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_5__1/O
                         net (fo=31, routed)          0.631     7.578    design_1_i/RSD_0/inst/main/main/core/intRwStage/regTailStorage_reg[0]
    SLICE_X48Y24         LUT5 (Prop_lut5_I1_O)        0.118     7.696 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/array_reg_0_63_0_0_i_4__2/O
                         net (fo=9, routed)           0.490     8.186    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/activeListIF\\.intWriteData[0][state][1]
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.326     8.512 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_4/O
                         net (fo=41, routed)          0.675     9.187    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[valid]_0
    SLICE_X44Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.311 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_30/O
                         net (fo=1, routed)           0.279     9.590    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[state][3]_i_8_1
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.714 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_15/O
                         net (fo=1, routed)           0.526    10.240    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[valid]_i_12[0]
    SLICE_X44Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.766 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[state][3]_i_8/CO[3]
                         net (fo=3, routed)           0.630    11.396    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[loadQueuePtr][3][0]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124    11.520 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_3/O
                         net (fo=64, routed)          0.770    12.291    design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[1][valid]_1
    SLICE_X44Y23         LUT5 (Prop_lut5_I4_O)        0.152    12.443 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][1]_i_2/O
                         net (fo=5, routed)           0.500    12.943    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][1]
    SLICE_X44Y24         LUT4 (Prop_lut4_I0_O)        0.326    13.269 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][5]_i_12/O
                         net (fo=1, routed)           0.000    13.269    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][5]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.801 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][5]_i_4/CO[3]
                         net (fo=3, routed)           0.653    14.453    design_1_i/RSD_0/inst/main/main/core/memRwStage/CO[0]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.577 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[ptr][5]_i_2/O
                         net (fo=88, routed)          0.765    15.342    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][valid]_2
    SLICE_X45Y24         LUT3 (Prop_lut3_I1_O)        0.152    15.494 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_25/O
                         net (fo=1, routed)           0.266    15.760    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_25_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.332    16.092 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_17/O
                         net (fo=1, routed)           0.489    16.581    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_17_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.107 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[valid]_i_13/CO[3]
                         net (fo=1, routed)           0.632    17.739    design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList/nextRecoveryReg231_in
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.863 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_10/O
                         net (fo=2, routed)           0.550    18.413    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][valid]_0
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.119    18.532 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_4/O
                         net (fo=76, routed)          0.957    19.489    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_4_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I4_O)        0.332    19.821 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[ptr][1]_i_1/O
                         net (fo=3, routed)           0.760    20.580    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[1][activeListPtr][5]_1[1]
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.124    20.704 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][5]_i_2/O
                         net (fo=4, routed)           0.719    21.423    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][5]_i_2_n_0
    SLICE_X47Y23         LUT4 (Prop_lut4_I1_O)        0.118    21.541 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][4]_i_1/O
                         net (fo=1, routed)           0.712    22.253    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][4]_3
    SLICE_X47Y23         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.479    22.659    design_1_i/RSD_0/inst/main/main/core/recoveryManager/clk
    SLICE_X47Y23         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][4]/C
                         clock pessimism              0.230    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X47Y23         FDRE (Setup_fdre_C_D)       -0.263    22.323    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][4]
  -------------------------------------------------------------------
                         required time                         22.323    
                         arrival time                         -22.253    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.108ns  (logic 5.397ns (28.245%)  route 13.711ns (71.755%))
  Logic Levels:           22  (CARRY4=3 LUT2=1 LUT3=2 LUT4=3 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.654     2.948    design_1_i/RSD_0/inst/main/main/core/intRwStage/clk
    SLICE_X48Y20         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.419     3.367 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/Q
                         net (fo=13, routed)          1.285     4.652    design_1_i/RSD_0/inst/main/main/core/recoveryManager/wv[24]
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.297     4.949 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_13__1/O
                         net (fo=1, routed)           0.670     5.619    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_13__1_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.743 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_9__1/O
                         net (fo=1, routed)           0.548     6.292    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_9__1_n_0
    SLICE_X49Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.416 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_7__1/O
                         net (fo=1, routed)           0.407     6.823    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_7__1_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.947 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_5__1/O
                         net (fo=31, routed)          0.631     7.578    design_1_i/RSD_0/inst/main/main/core/intRwStage/regTailStorage_reg[0]
    SLICE_X48Y24         LUT5 (Prop_lut5_I1_O)        0.118     7.696 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/array_reg_0_63_0_0_i_4__2/O
                         net (fo=9, routed)           0.490     8.186    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/activeListIF\\.intWriteData[0][state][1]
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.326     8.512 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_4/O
                         net (fo=41, routed)          0.675     9.187    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[valid]_0
    SLICE_X44Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.311 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_30/O
                         net (fo=1, routed)           0.279     9.590    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[state][3]_i_8_1
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.714 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_15/O
                         net (fo=1, routed)           0.526    10.240    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[valid]_i_12[0]
    SLICE_X44Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.766 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[state][3]_i_8/CO[3]
                         net (fo=3, routed)           0.630    11.396    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[loadQueuePtr][3][0]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124    11.520 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_3/O
                         net (fo=64, routed)          0.770    12.291    design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[1][valid]_1
    SLICE_X44Y23         LUT5 (Prop_lut5_I4_O)        0.152    12.443 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][1]_i_2/O
                         net (fo=5, routed)           0.500    12.943    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][1]
    SLICE_X44Y24         LUT4 (Prop_lut4_I0_O)        0.326    13.269 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][5]_i_12/O
                         net (fo=1, routed)           0.000    13.269    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][5]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.801 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][5]_i_4/CO[3]
                         net (fo=3, routed)           0.653    14.453    design_1_i/RSD_0/inst/main/main/core/memRwStage/CO[0]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.577 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[ptr][5]_i_2/O
                         net (fo=88, routed)          0.765    15.342    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][valid]_2
    SLICE_X45Y24         LUT3 (Prop_lut3_I1_O)        0.152    15.494 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_25/O
                         net (fo=1, routed)           0.266    15.760    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_25_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.332    16.092 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_17/O
                         net (fo=1, routed)           0.489    16.581    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_17_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.107 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[valid]_i_13/CO[3]
                         net (fo=1, routed)           0.632    17.739    design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList/nextRecoveryReg231_in
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.863 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_10/O
                         net (fo=2, routed)           0.550    18.413    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][valid]_0
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.119    18.532 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_4/O
                         net (fo=76, routed)          0.957    19.489    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_4_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I4_O)        0.332    19.821 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[ptr][1]_i_1/O
                         net (fo=3, routed)           0.760    20.580    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[1][activeListPtr][5]_1[1]
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.124    20.704 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][5]_i_2/O
                         net (fo=4, routed)           0.621    21.326    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][5]_i_2_n_0
    SLICE_X45Y23         LUT2 (Prop_lut2_I1_O)        0.124    21.450 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][2]_i_1/O
                         net (fo=1, routed)           0.606    22.056    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][2]_2
    SLICE_X47Y23         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.479    22.659    design_1_i/RSD_0/inst/main/main/core/recoveryManager/clk
    SLICE_X47Y23         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][2]/C
                         clock pessimism              0.230    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X47Y23         FDRE (Setup_fdre_C_D)       -0.081    22.505    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][2]
  -------------------------------------------------------------------
                         required time                         22.505    
                         arrival time                         -22.056    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.697ns  (logic 5.393ns (28.845%)  route 13.304ns (71.155%))
  Logic Levels:           22  (CARRY4=3 LUT3=3 LUT4=3 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.654     2.948    design_1_i/RSD_0/inst/main/main/core/intRwStage/clk
    SLICE_X48Y20         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.419     3.367 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/Q
                         net (fo=13, routed)          1.285     4.652    design_1_i/RSD_0/inst/main/main/core/recoveryManager/wv[24]
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.297     4.949 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_13__1/O
                         net (fo=1, routed)           0.670     5.619    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_13__1_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.743 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_9__1/O
                         net (fo=1, routed)           0.548     6.292    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_9__1_n_0
    SLICE_X49Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.416 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_7__1/O
                         net (fo=1, routed)           0.407     6.823    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_7__1_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.947 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_5__1/O
                         net (fo=31, routed)          0.631     7.578    design_1_i/RSD_0/inst/main/main/core/intRwStage/regTailStorage_reg[0]
    SLICE_X48Y24         LUT5 (Prop_lut5_I1_O)        0.118     7.696 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/array_reg_0_63_0_0_i_4__2/O
                         net (fo=9, routed)           0.490     8.186    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/activeListIF\\.intWriteData[0][state][1]
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.326     8.512 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_4/O
                         net (fo=41, routed)          0.675     9.187    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[valid]_0
    SLICE_X44Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.311 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_30/O
                         net (fo=1, routed)           0.279     9.590    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[state][3]_i_8_1
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.714 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_15/O
                         net (fo=1, routed)           0.526    10.240    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[valid]_i_12[0]
    SLICE_X44Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.766 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[state][3]_i_8/CO[3]
                         net (fo=3, routed)           0.630    11.396    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[loadQueuePtr][3][0]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124    11.520 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_3/O
                         net (fo=64, routed)          0.770    12.291    design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[1][valid]_1
    SLICE_X44Y23         LUT5 (Prop_lut5_I4_O)        0.152    12.443 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][1]_i_2/O
                         net (fo=5, routed)           0.500    12.943    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][1]
    SLICE_X44Y24         LUT4 (Prop_lut4_I0_O)        0.326    13.269 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][5]_i_12/O
                         net (fo=1, routed)           0.000    13.269    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][5]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.801 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][5]_i_4/CO[3]
                         net (fo=3, routed)           0.653    14.453    design_1_i/RSD_0/inst/main/main/core/memRwStage/CO[0]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.577 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[ptr][5]_i_2/O
                         net (fo=88, routed)          0.765    15.342    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][valid]_2
    SLICE_X45Y24         LUT3 (Prop_lut3_I1_O)        0.152    15.494 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_25/O
                         net (fo=1, routed)           0.266    15.760    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_25_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.332    16.092 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_17/O
                         net (fo=1, routed)           0.489    16.581    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_17_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.107 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[valid]_i_13/CO[3]
                         net (fo=1, routed)           0.632    17.739    design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList/nextRecoveryReg231_in
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.863 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_10/O
                         net (fo=2, routed)           0.550    18.413    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][valid]_0
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.119    18.532 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_4/O
                         net (fo=76, routed)          0.957    19.489    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_4_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I4_O)        0.332    19.821 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[ptr][1]_i_1/O
                         net (fo=3, routed)           0.760    20.580    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[1][activeListPtr][5]_1[1]
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.124    20.704 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][5]_i_2/O
                         net (fo=4, routed)           0.621    21.326    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][5]_i_2_n_0
    SLICE_X45Y23         LUT3 (Prop_lut3_I2_O)        0.120    21.446 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][3]_i_1/O
                         net (fo=1, routed)           0.199    21.645    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][3]_3
    SLICE_X44Y23         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.479    22.659    design_1_i/RSD_0/inst/main/main/core/recoveryManager/clk
    SLICE_X44Y23         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][3]/C
                         clock pessimism              0.230    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X44Y23         FDRE (Setup_fdre_C_D)       -0.270    22.316    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][3]
  -------------------------------------------------------------------
                         required time                         22.316    
                         arrival time                         -21.645    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.273ns  (logic 5.299ns (28.999%)  route 12.974ns (71.001%))
  Logic Levels:           21  (CARRY4=3 LUT3=2 LUT4=3 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 22.657 - 20.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.654     2.948    design_1_i/RSD_0/inst/main/main/core/intRwStage/clk
    SLICE_X48Y20         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.419     3.367 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/Q
                         net (fo=13, routed)          1.285     4.652    design_1_i/RSD_0/inst/main/main/core/recoveryManager/wv[24]
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.297     4.949 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_13__1/O
                         net (fo=1, routed)           0.670     5.619    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_13__1_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.743 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_9__1/O
                         net (fo=1, routed)           0.548     6.292    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_9__1_n_0
    SLICE_X49Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.416 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_7__1/O
                         net (fo=1, routed)           0.407     6.823    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_7__1_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.947 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_5__1/O
                         net (fo=31, routed)          0.631     7.578    design_1_i/RSD_0/inst/main/main/core/intRwStage/regTailStorage_reg[0]
    SLICE_X48Y24         LUT5 (Prop_lut5_I1_O)        0.118     7.696 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/array_reg_0_63_0_0_i_4__2/O
                         net (fo=9, routed)           0.490     8.186    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/activeListIF\\.intWriteData[0][state][1]
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.326     8.512 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_4/O
                         net (fo=41, routed)          0.675     9.187    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[valid]_0
    SLICE_X44Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.311 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_30/O
                         net (fo=1, routed)           0.279     9.590    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[state][3]_i_8_1
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.714 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_15/O
                         net (fo=1, routed)           0.526    10.240    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[valid]_i_12[0]
    SLICE_X44Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.766 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[state][3]_i_8/CO[3]
                         net (fo=3, routed)           0.630    11.396    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[loadQueuePtr][3][0]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124    11.520 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_3/O
                         net (fo=64, routed)          0.770    12.291    design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[1][valid]_1
    SLICE_X44Y23         LUT5 (Prop_lut5_I4_O)        0.152    12.443 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][1]_i_2/O
                         net (fo=5, routed)           0.500    12.943    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][1]
    SLICE_X44Y24         LUT4 (Prop_lut4_I0_O)        0.326    13.269 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][5]_i_12/O
                         net (fo=1, routed)           0.000    13.269    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][5]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.801 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][5]_i_4/CO[3]
                         net (fo=3, routed)           0.653    14.453    design_1_i/RSD_0/inst/main/main/core/memRwStage/CO[0]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.577 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[ptr][5]_i_2/O
                         net (fo=88, routed)          0.765    15.342    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][valid]_2
    SLICE_X45Y24         LUT3 (Prop_lut3_I1_O)        0.152    15.494 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_25/O
                         net (fo=1, routed)           0.266    15.760    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_25_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.332    16.092 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_17/O
                         net (fo=1, routed)           0.489    16.581    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_17_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.107 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[valid]_i_13/CO[3]
                         net (fo=1, routed)           0.632    17.739    design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList/nextRecoveryReg231_in
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.863 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_10/O
                         net (fo=2, routed)           0.550    18.413    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][valid]_0
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.119    18.532 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_4/O
                         net (fo=76, routed)          0.860    19.392    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_4_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I2_O)        0.332    19.724 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_1/O
                         net (fo=68, routed)          0.712    20.436    design_1_i/RSD_0/inst/main/main/core/memRwStage/SR[0]
    SLICE_X41Y27         LUT5 (Prop_lut5_I4_O)        0.150    20.586 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[state][3]_i_1/O
                         net (fo=4, routed)           0.635    21.221    design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][3]_0[0]
    SLICE_X41Y25         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.478    22.657    design_1_i/RSD_0/inst/main/main/core/activeList/clk
    SLICE_X41Y25         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][1]/C
                         clock pessimism              0.230    22.887    
                         clock uncertainty           -0.302    22.585    
    SLICE_X41Y25         FDRE (Setup_fdre_C_CE)      -0.407    22.178    design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][1]
  -------------------------------------------------------------------
                         required time                         22.178    
                         arrival time                         -21.221    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.599ns  (logic 5.397ns (29.018%)  route 13.202ns (70.982%))
  Logic Levels:           22  (CARRY4=3 LUT3=2 LUT4=3 LUT5=7 LUT6=7)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.654     2.948    design_1_i/RSD_0/inst/main/main/core/intRwStage/clk
    SLICE_X48Y20         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.419     3.367 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/Q
                         net (fo=13, routed)          1.285     4.652    design_1_i/RSD_0/inst/main/main/core/recoveryManager/wv[24]
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.297     4.949 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_13__1/O
                         net (fo=1, routed)           0.670     5.619    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_13__1_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.743 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_9__1/O
                         net (fo=1, routed)           0.548     6.292    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_9__1_n_0
    SLICE_X49Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.416 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_7__1/O
                         net (fo=1, routed)           0.407     6.823    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_7__1_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.947 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_5__1/O
                         net (fo=31, routed)          0.631     7.578    design_1_i/RSD_0/inst/main/main/core/intRwStage/regTailStorage_reg[0]
    SLICE_X48Y24         LUT5 (Prop_lut5_I1_O)        0.118     7.696 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/array_reg_0_63_0_0_i_4__2/O
                         net (fo=9, routed)           0.490     8.186    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/activeListIF\\.intWriteData[0][state][1]
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.326     8.512 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_4/O
                         net (fo=41, routed)          0.675     9.187    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[valid]_0
    SLICE_X44Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.311 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_30/O
                         net (fo=1, routed)           0.279     9.590    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[state][3]_i_8_1
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.714 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_15/O
                         net (fo=1, routed)           0.526    10.240    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[valid]_i_12[0]
    SLICE_X44Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.766 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[state][3]_i_8/CO[3]
                         net (fo=3, routed)           0.630    11.396    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[loadQueuePtr][3][0]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124    11.520 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_3/O
                         net (fo=64, routed)          0.770    12.291    design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[1][valid]_1
    SLICE_X44Y23         LUT5 (Prop_lut5_I4_O)        0.152    12.443 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][1]_i_2/O
                         net (fo=5, routed)           0.500    12.943    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][1]
    SLICE_X44Y24         LUT4 (Prop_lut4_I0_O)        0.326    13.269 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][5]_i_12/O
                         net (fo=1, routed)           0.000    13.269    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][5]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.801 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][5]_i_4/CO[3]
                         net (fo=3, routed)           0.653    14.453    design_1_i/RSD_0/inst/main/main/core/memRwStage/CO[0]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.577 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[ptr][5]_i_2/O
                         net (fo=88, routed)          0.765    15.342    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][valid]_2
    SLICE_X45Y24         LUT3 (Prop_lut3_I1_O)        0.152    15.494 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_25/O
                         net (fo=1, routed)           0.266    15.760    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_25_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.332    16.092 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_17/O
                         net (fo=1, routed)           0.489    16.581    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_17_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.107 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[valid]_i_13/CO[3]
                         net (fo=1, routed)           0.632    17.739    design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList/nextRecoveryReg231_in
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.863 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_10/O
                         net (fo=2, routed)           0.550    18.413    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][valid]_0
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.119    18.532 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_4/O
                         net (fo=76, routed)          0.957    19.489    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_4_n_0
    SLICE_X45Y24         LUT5 (Prop_lut5_I4_O)        0.332    19.821 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[ptr][1]_i_1/O
                         net (fo=3, routed)           0.760    20.580    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[1][activeListPtr][5]_1[1]
    SLICE_X45Y25         LUT6 (Prop_lut6_I5_O)        0.124    20.704 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][5]_i_2/O
                         net (fo=4, routed)           0.719    21.423    design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][5]_i_2_n_0
    SLICE_X47Y23         LUT5 (Prop_lut5_I4_O)        0.124    21.547 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/regState[flushRangeHeadPtr][5]_i_1/O
                         net (fo=1, routed)           0.000    21.547    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][5]_4
    SLICE_X47Y23         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.479    22.659    design_1_i/RSD_0/inst/main/main/core/recoveryManager/clk
    SLICE_X47Y23         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][5]/C
                         clock pessimism              0.230    22.888    
                         clock uncertainty           -0.302    22.586    
    SLICE_X47Y23         FDRE (Setup_fdre_C_D)        0.029    22.615    design_1_i/RSD_0/inst/main/main/core/recoveryManager/regState_reg[flushRangeHeadPtr][5]
  -------------------------------------------------------------------
                         required time                         22.615    
                         arrival time                         -21.547    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.132ns  (logic 5.299ns (29.224%)  route 12.833ns (70.776%))
  Logic Levels:           21  (CARRY4=3 LUT3=2 LUT4=3 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.654     2.948    design_1_i/RSD_0/inst/main/main/core/intRwStage/clk
    SLICE_X48Y20         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.419     3.367 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/Q
                         net (fo=13, routed)          1.285     4.652    design_1_i/RSD_0/inst/main/main/core/recoveryManager/wv[24]
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.297     4.949 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_13__1/O
                         net (fo=1, routed)           0.670     5.619    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_13__1_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.743 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_9__1/O
                         net (fo=1, routed)           0.548     6.292    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_9__1_n_0
    SLICE_X49Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.416 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_7__1/O
                         net (fo=1, routed)           0.407     6.823    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_7__1_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.947 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_5__1/O
                         net (fo=31, routed)          0.631     7.578    design_1_i/RSD_0/inst/main/main/core/intRwStage/regTailStorage_reg[0]
    SLICE_X48Y24         LUT5 (Prop_lut5_I1_O)        0.118     7.696 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/array_reg_0_63_0_0_i_4__2/O
                         net (fo=9, routed)           0.490     8.186    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/activeListIF\\.intWriteData[0][state][1]
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.326     8.512 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_4/O
                         net (fo=41, routed)          0.675     9.187    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[valid]_0
    SLICE_X44Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.311 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_30/O
                         net (fo=1, routed)           0.279     9.590    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[state][3]_i_8_1
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.714 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_15/O
                         net (fo=1, routed)           0.526    10.240    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[valid]_i_12[0]
    SLICE_X44Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.766 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[state][3]_i_8/CO[3]
                         net (fo=3, routed)           0.630    11.396    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[loadQueuePtr][3][0]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124    11.520 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_3/O
                         net (fo=64, routed)          0.770    12.291    design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[1][valid]_1
    SLICE_X44Y23         LUT5 (Prop_lut5_I4_O)        0.152    12.443 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][1]_i_2/O
                         net (fo=5, routed)           0.500    12.943    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][1]
    SLICE_X44Y24         LUT4 (Prop_lut4_I0_O)        0.326    13.269 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][5]_i_12/O
                         net (fo=1, routed)           0.000    13.269    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][5]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.801 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][5]_i_4/CO[3]
                         net (fo=3, routed)           0.653    14.453    design_1_i/RSD_0/inst/main/main/core/memRwStage/CO[0]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.577 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[ptr][5]_i_2/O
                         net (fo=88, routed)          0.765    15.342    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][valid]_2
    SLICE_X45Y24         LUT3 (Prop_lut3_I1_O)        0.152    15.494 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_25/O
                         net (fo=1, routed)           0.266    15.760    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_25_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.332    16.092 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_17/O
                         net (fo=1, routed)           0.489    16.581    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_17_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.107 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[valid]_i_13/CO[3]
                         net (fo=1, routed)           0.632    17.739    design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList/nextRecoveryReg231_in
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.863 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_10/O
                         net (fo=2, routed)           0.550    18.413    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][valid]_0
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.119    18.532 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_4/O
                         net (fo=76, routed)          0.860    19.392    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_4_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I2_O)        0.332    19.724 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_1/O
                         net (fo=68, routed)          0.712    20.436    design_1_i/RSD_0/inst/main/main/core/memRwStage/SR[0]
    SLICE_X41Y27         LUT5 (Prop_lut5_I4_O)        0.150    20.586 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[state][3]_i_1/O
                         net (fo=4, routed)           0.494    21.080    design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][3]_0[0]
    SLICE_X43Y26         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.480    22.660    design_1_i/RSD_0/inst/main/main/core/activeList/clk
    SLICE_X43Y26         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][0]/C
                         clock pessimism              0.230    22.889    
                         clock uncertainty           -0.302    22.587    
    SLICE_X43Y26         FDRE (Setup_fdre_C_CE)      -0.407    22.180    design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][0]
  -------------------------------------------------------------------
                         required time                         22.180    
                         arrival time                         -21.080    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.988ns  (logic 5.299ns (29.458%)  route 12.689ns (70.542%))
  Logic Levels:           21  (CARRY4=3 LUT3=2 LUT4=3 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.654     2.948    design_1_i/RSD_0/inst/main/main/core/intRwStage/clk
    SLICE_X48Y20         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.419     3.367 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/Q
                         net (fo=13, routed)          1.285     4.652    design_1_i/RSD_0/inst/main/main/core/recoveryManager/wv[24]
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.297     4.949 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_13__1/O
                         net (fo=1, routed)           0.670     5.619    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_13__1_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.743 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_9__1/O
                         net (fo=1, routed)           0.548     6.292    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_9__1_n_0
    SLICE_X49Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.416 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_7__1/O
                         net (fo=1, routed)           0.407     6.823    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_7__1_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.947 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_5__1/O
                         net (fo=31, routed)          0.631     7.578    design_1_i/RSD_0/inst/main/main/core/intRwStage/regTailStorage_reg[0]
    SLICE_X48Y24         LUT5 (Prop_lut5_I1_O)        0.118     7.696 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/array_reg_0_63_0_0_i_4__2/O
                         net (fo=9, routed)           0.490     8.186    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/activeListIF\\.intWriteData[0][state][1]
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.326     8.512 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_4/O
                         net (fo=41, routed)          0.675     9.187    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[valid]_0
    SLICE_X44Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.311 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_30/O
                         net (fo=1, routed)           0.279     9.590    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[state][3]_i_8_1
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.714 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_15/O
                         net (fo=1, routed)           0.526    10.240    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[valid]_i_12[0]
    SLICE_X44Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.766 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[state][3]_i_8/CO[3]
                         net (fo=3, routed)           0.630    11.396    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[loadQueuePtr][3][0]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124    11.520 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_3/O
                         net (fo=64, routed)          0.770    12.291    design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[1][valid]_1
    SLICE_X44Y23         LUT5 (Prop_lut5_I4_O)        0.152    12.443 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][1]_i_2/O
                         net (fo=5, routed)           0.500    12.943    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][1]
    SLICE_X44Y24         LUT4 (Prop_lut4_I0_O)        0.326    13.269 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][5]_i_12/O
                         net (fo=1, routed)           0.000    13.269    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][5]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.801 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][5]_i_4/CO[3]
                         net (fo=3, routed)           0.653    14.453    design_1_i/RSD_0/inst/main/main/core/memRwStage/CO[0]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.577 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[ptr][5]_i_2/O
                         net (fo=88, routed)          0.765    15.342    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][valid]_2
    SLICE_X45Y24         LUT3 (Prop_lut3_I1_O)        0.152    15.494 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_25/O
                         net (fo=1, routed)           0.266    15.760    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_25_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.332    16.092 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_17/O
                         net (fo=1, routed)           0.489    16.581    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_17_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.107 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[valid]_i_13/CO[3]
                         net (fo=1, routed)           0.632    17.739    design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList/nextRecoveryReg231_in
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.863 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_10/O
                         net (fo=2, routed)           0.550    18.413    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][valid]_0
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.119    18.532 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_4/O
                         net (fo=76, routed)          0.860    19.392    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_4_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I2_O)        0.332    19.724 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_1/O
                         net (fo=68, routed)          0.712    20.436    design_1_i/RSD_0/inst/main/main/core/memRwStage/SR[0]
    SLICE_X41Y27         LUT5 (Prop_lut5_I4_O)        0.150    20.586 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[state][3]_i_1/O
                         net (fo=4, routed)           0.350    20.936    design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][3]_0[0]
    SLICE_X40Y26         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.480    22.660    design_1_i/RSD_0/inst/main/main/core/activeList/clk
    SLICE_X40Y26         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][2]/C
                         clock pessimism              0.230    22.889    
                         clock uncertainty           -0.302    22.587    
    SLICE_X40Y26         FDRE (Setup_fdre_C_CE)      -0.407    22.180    design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][2]
  -------------------------------------------------------------------
                         required time                         22.180    
                         arrival time                         -20.936    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.243ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.988ns  (logic 5.299ns (29.458%)  route 12.689ns (70.542%))
  Logic Levels:           21  (CARRY4=3 LUT3=2 LUT4=3 LUT5=6 LUT6=7)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.660 - 20.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.654     2.948    design_1_i/RSD_0/inst/main/main/core/intRwStage/clk
    SLICE_X48Y20         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.419     3.367 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/Q
                         net (fo=13, routed)          1.285     4.652    design_1_i/RSD_0/inst/main/main/core/recoveryManager/wv[24]
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.297     4.949 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_13__1/O
                         net (fo=1, routed)           0.670     5.619    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_13__1_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.743 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_9__1/O
                         net (fo=1, routed)           0.548     6.292    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_9__1_n_0
    SLICE_X49Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.416 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_7__1/O
                         net (fo=1, routed)           0.407     6.823    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_7__1_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.947 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_5__1/O
                         net (fo=31, routed)          0.631     7.578    design_1_i/RSD_0/inst/main/main/core/intRwStage/regTailStorage_reg[0]
    SLICE_X48Y24         LUT5 (Prop_lut5_I1_O)        0.118     7.696 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/array_reg_0_63_0_0_i_4__2/O
                         net (fo=9, routed)           0.490     8.186    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/activeListIF\\.intWriteData[0][state][1]
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.326     8.512 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_4/O
                         net (fo=41, routed)          0.675     9.187    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[valid]_0
    SLICE_X44Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.311 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_30/O
                         net (fo=1, routed)           0.279     9.590    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[state][3]_i_8_1
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.714 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_15/O
                         net (fo=1, routed)           0.526    10.240    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[valid]_i_12[0]
    SLICE_X44Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.766 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[state][3]_i_8/CO[3]
                         net (fo=3, routed)           0.630    11.396    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[loadQueuePtr][3][0]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124    11.520 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_3/O
                         net (fo=64, routed)          0.770    12.291    design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[1][valid]_1
    SLICE_X44Y23         LUT5 (Prop_lut5_I4_O)        0.152    12.443 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][1]_i_2/O
                         net (fo=5, routed)           0.500    12.943    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][1]
    SLICE_X44Y24         LUT4 (Prop_lut4_I0_O)        0.326    13.269 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][5]_i_12/O
                         net (fo=1, routed)           0.000    13.269    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][5]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.801 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][5]_i_4/CO[3]
                         net (fo=3, routed)           0.653    14.453    design_1_i/RSD_0/inst/main/main/core/memRwStage/CO[0]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.577 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[ptr][5]_i_2/O
                         net (fo=88, routed)          0.765    15.342    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][valid]_2
    SLICE_X45Y24         LUT3 (Prop_lut3_I1_O)        0.152    15.494 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_25/O
                         net (fo=1, routed)           0.266    15.760    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_25_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.332    16.092 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_17/O
                         net (fo=1, routed)           0.489    16.581    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_17_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.107 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[valid]_i_13/CO[3]
                         net (fo=1, routed)           0.632    17.739    design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList/nextRecoveryReg231_in
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.863 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_10/O
                         net (fo=2, routed)           0.550    18.413    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][valid]_0
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.119    18.532 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_4/O
                         net (fo=76, routed)          0.860    19.392    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_4_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I2_O)        0.332    19.724 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_1/O
                         net (fo=68, routed)          0.712    20.436    design_1_i/RSD_0/inst/main/main/core/memRwStage/SR[0]
    SLICE_X41Y27         LUT5 (Prop_lut5_I4_O)        0.150    20.586 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[state][3]_i_1/O
                         net (fo=4, routed)           0.350    20.936    design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][3]_0[0]
    SLICE_X40Y26         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.480    22.660    design_1_i/RSD_0/inst/main/main/core/activeList/clk
    SLICE_X40Y26         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][3]/C
                         clock pessimism              0.230    22.889    
                         clock uncertainty           -0.302    22.587    
    SLICE_X40Y26         FDRE (Setup_fdre_C_CE)      -0.407    22.180    design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[state][3]
  -------------------------------------------------------------------
                         required time                         22.180    
                         arrival time                         -20.936    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[faultingDataAddr][28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.840ns  (logic 5.149ns (28.862%)  route 12.691ns (71.138%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=3 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 22.670 - 20.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.654     2.948    design_1_i/RSD_0/inst/main/main/core/intRwStage/clk
    SLICE_X48Y20         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.419     3.367 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/Q
                         net (fo=13, routed)          1.285     4.652    design_1_i/RSD_0/inst/main/main/core/recoveryManager/wv[24]
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.297     4.949 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_13__1/O
                         net (fo=1, routed)           0.670     5.619    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_13__1_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.743 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_9__1/O
                         net (fo=1, routed)           0.548     6.292    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_9__1_n_0
    SLICE_X49Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.416 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_7__1/O
                         net (fo=1, routed)           0.407     6.823    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_7__1_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.947 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_5__1/O
                         net (fo=31, routed)          0.631     7.578    design_1_i/RSD_0/inst/main/main/core/intRwStage/regTailStorage_reg[0]
    SLICE_X48Y24         LUT5 (Prop_lut5_I1_O)        0.118     7.696 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/array_reg_0_63_0_0_i_4__2/O
                         net (fo=9, routed)           0.490     8.186    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/activeListIF\\.intWriteData[0][state][1]
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.326     8.512 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_4/O
                         net (fo=41, routed)          0.675     9.187    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[valid]_0
    SLICE_X44Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.311 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_30/O
                         net (fo=1, routed)           0.279     9.590    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[state][3]_i_8_1
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.714 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_15/O
                         net (fo=1, routed)           0.526    10.240    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[valid]_i_12[0]
    SLICE_X44Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.766 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[state][3]_i_8/CO[3]
                         net (fo=3, routed)           0.630    11.396    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[loadQueuePtr][3][0]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124    11.520 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_3/O
                         net (fo=64, routed)          0.770    12.291    design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[1][valid]_1
    SLICE_X44Y23         LUT5 (Prop_lut5_I4_O)        0.152    12.443 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][1]_i_2/O
                         net (fo=5, routed)           0.500    12.943    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][1]
    SLICE_X44Y24         LUT4 (Prop_lut4_I0_O)        0.326    13.269 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][5]_i_12/O
                         net (fo=1, routed)           0.000    13.269    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][5]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.801 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][5]_i_4/CO[3]
                         net (fo=3, routed)           0.653    14.453    design_1_i/RSD_0/inst/main/main/core/memRwStage/CO[0]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.577 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[ptr][5]_i_2/O
                         net (fo=88, routed)          0.765    15.342    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][valid]_2
    SLICE_X45Y24         LUT3 (Prop_lut3_I1_O)        0.152    15.494 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_25/O
                         net (fo=1, routed)           0.266    15.760    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_25_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.332    16.092 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_17/O
                         net (fo=1, routed)           0.489    16.581    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_17_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.107 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[valid]_i_13/CO[3]
                         net (fo=1, routed)           0.632    17.739    design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList/nextRecoveryReg231_in
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.863 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_10/O
                         net (fo=2, routed)           0.550    18.413    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][valid]_0
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.119    18.532 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_4/O
                         net (fo=76, routed)          0.860    19.392    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_4_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I2_O)        0.332    19.724 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_1/O
                         net (fo=68, routed)          1.065    20.788    design_1_i/RSD_0/inst/main/main/core/activeList/SR[0]
    SLICE_X40Y36         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[faultingDataAddr][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.490    22.670    design_1_i/RSD_0/inst/main/main/core/activeList/clk
    SLICE_X40Y36         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[faultingDataAddr][28]/C
                         clock pessimism              0.230    22.899    
                         clock uncertainty           -0.302    22.597    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.429    22.168    design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[faultingDataAddr][28]
  -------------------------------------------------------------------
                         required time                         22.168    
                         arrival time                         -20.788    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.384ns  (required time - arrival time)
  Source:                 design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[faultingDataAddr][29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.836ns  (logic 5.149ns (28.869%)  route 12.687ns (71.131%))
  Logic Levels:           20  (CARRY4=3 LUT3=2 LUT4=3 LUT5=5 LUT6=7)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 22.670 - 20.000 ) 
    Source Clock Delay      (SCD):    2.948ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.654     2.948    design_1_i/RSD_0/inst/main/main/core/intRwStage/clk
    SLICE_X48Y20         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.419     3.367 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[0][intQueueData][activeListPtr][4]/Q
                         net (fo=13, routed)          1.285     4.652    design_1_i/RSD_0/inst/main/main/core/recoveryManager/wv[24]
    SLICE_X48Y19         LUT4 (Prop_lut4_I3_O)        0.297     4.949 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_13__1/O
                         net (fo=1, routed)           0.670     5.619    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_13__1_n_0
    SLICE_X48Y19         LUT6 (Prop_lut6_I5_O)        0.124     5.743 f  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_9__1/O
                         net (fo=1, routed)           0.548     6.292    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_9__1_n_0
    SLICE_X49Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.416 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_7__1/O
                         net (fo=1, routed)           0.407     6.823    design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_7__1_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I5_O)        0.124     6.947 r  design_1_i/RSD_0/inst/main/main/core/recoveryManager/array_reg_0_63_0_2_i_5__1/O
                         net (fo=31, routed)          0.631     7.578    design_1_i/RSD_0/inst/main/main/core/intRwStage/regTailStorage_reg[0]
    SLICE_X48Y24         LUT5 (Prop_lut5_I1_O)        0.118     7.696 f  design_1_i/RSD_0/inst/main/main/core/intRwStage/array_reg_0_63_0_0_i_4__2/O
                         net (fo=9, routed)           0.490     8.186    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/activeListIF\\.intWriteData[0][state][1]
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.326     8.512 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_4/O
                         net (fo=41, routed)          0.675     9.187    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[valid]_0
    SLICE_X44Y23         LUT3 (Prop_lut3_I1_O)        0.124     9.311 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[state][3]_i_30/O
                         net (fo=1, routed)           0.279     9.590    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[state][3]_i_8_1
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.124     9.714 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_15/O
                         net (fo=1, routed)           0.526    10.240    design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg[valid]_i_12[0]
    SLICE_X44Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.766 r  design_1_i/RSD_0/inst/main/main/core/activeList/activeListPointer/recoveryReg_reg[state][3]_i_8/CO[3]
                         net (fo=3, routed)           0.630    11.396    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[loadQueuePtr][3][0]
    SLICE_X44Y23         LUT5 (Prop_lut5_I3_O)        0.124    11.520 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[state][3]_i_3/O
                         net (fo=64, routed)          0.770    12.291    design_1_i/RSD_0/inst/main/main/core/intRwStage/pipeReg_reg[1][valid]_1
    SLICE_X44Y23         LUT5 (Prop_lut5_I4_O)        0.152    12.443 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][1]_i_2/O
                         net (fo=5, routed)           0.500    12.943    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][1]
    SLICE_X44Y24         LUT4 (Prop_lut4_I0_O)        0.326    13.269 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][5]_i_12/O
                         net (fo=1, routed)           0.000    13.269    design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg[ptr][5]_i_12_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.801 r  design_1_i/RSD_0/inst/main/main/core/intRwStage/recoveryReg_reg[ptr][5]_i_4/CO[3]
                         net (fo=3, routed)           0.653    14.453    design_1_i/RSD_0/inst/main/main/core/memRwStage/CO[0]
    SLICE_X44Y25         LUT6 (Prop_lut6_I4_O)        0.124    14.577 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[ptr][5]_i_2/O
                         net (fo=88, routed)          0.765    15.342    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][valid]_2
    SLICE_X45Y24         LUT3 (Prop_lut3_I1_O)        0.152    15.494 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_25/O
                         net (fo=1, routed)           0.266    15.760    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_25_n_0
    SLICE_X45Y24         LUT6 (Prop_lut6_I1_O)        0.332    16.092 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_17/O
                         net (fo=1, routed)           0.489    16.581    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_17_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.107 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg_reg[valid]_i_13/CO[3]
                         net (fo=1, routed)           0.632    17.739    design_1_i/RSD_0/inst/main/main/core/memRwStage/activeList/nextRecoveryReg231_in
    SLICE_X43Y25         LUT6 (Prop_lut6_I1_O)        0.124    17.863 f  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_10/O
                         net (fo=2, routed)           0.550    18.413    design_1_i/RSD_0/inst/main/main/core/memRwStage/pipeReg_reg[0][valid]_0
    SLICE_X41Y25         LUT4 (Prop_lut4_I1_O)        0.119    18.532 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_4/O
                         net (fo=76, routed)          0.860    19.392    design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_4_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I2_O)        0.332    19.724 r  design_1_i/RSD_0/inst/main/main/core/memRwStage/recoveryReg[valid]_i_1/O
                         net (fo=68, routed)          1.060    20.784    design_1_i/RSD_0/inst/main/main/core/activeList/SR[0]
    SLICE_X41Y36         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[faultingDataAddr][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.490    22.670    design_1_i/RSD_0/inst/main/main/core/activeList/clk
    SLICE_X41Y36         FDRE                                         r  design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[faultingDataAddr][29]/C
                         clock pessimism              0.230    22.899    
                         clock uncertainty           -0.302    22.597    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429    22.168    design_1_i/RSD_0/inst/main/main/core/activeList/recoveryReg_reg[faultingDataAddr][29]
  -------------------------------------------------------------------
                         required time                         22.168    
                         arrival time                         -20.784    
  -------------------------------------------------------------------
                         slack                                  1.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.548     0.884    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y69         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.128    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X36Y69         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.814     1.180    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X36Y69         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.283     0.897    
    SLICE_X36Y69         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.097    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.548     0.884    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y69         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.128    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X36Y69         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.814     1.180    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X36Y69         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.283     0.897    
    SLICE_X36Y69         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.097    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.548     0.884    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y69         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.128    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X36Y69         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.814     1.180    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X36Y69         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.283     0.897    
    SLICE_X36Y69         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.097    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.548     0.884    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y69         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.128    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X36Y69         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.814     1.180    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X36Y69         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.283     0.897    
    SLICE_X36Y69         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.097    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.548     0.884    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y69         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.128    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X36Y69         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.814     1.180    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X36Y69         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.283     0.897    
    SLICE_X36Y69         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.097    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.548     0.884    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y69         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.128    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X36Y69         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.814     1.180    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X36Y69         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.283     0.897    
    SLICE_X36Y69         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.097    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.548     0.884    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y69         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.128    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X36Y69         RAMS32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.814     1.180    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X36Y69         RAMS32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.283     0.897    
    SLICE_X36Y69         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.097    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.548     0.884    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X37Y69         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.128    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X36Y69         RAMS32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.814     1.180    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X36Y69         RAMS32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.283     0.897    
    SLICE_X36Y69         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.097    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.546     0.882    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y72         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.126    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X42Y72         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.811     1.177    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X42Y72         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.282     0.895    
    SLICE_X42Y72         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.095    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.706%)  route 0.103ns (42.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.546     0.882    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y72         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.141     1.023 r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=10, routed)          0.103     1.126    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD4
    SLICE_X42Y72         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.811     1.177    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X42Y72         RAMD32                                       r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.282     0.895    
    SLICE_X42Y72         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.095    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X3Y19   design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0]__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         20.000      16.116     DSP48_X3Y17   design_1_i/RSD_0/inst/main/main/core/mulDivUnit/BlockMulUnit[0].mulUnit/mul/pipeReg_reg[0]/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y28  design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/controlQueue/controlQueue_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X2Y28  design_1_i/RSD_0/inst/main/main/axi4LitePlToPsControlRegister/controlQueue/controlQueue_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3   design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3   design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y12  design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y12  design_1_i/RSD_0/inst/main/main/core/genblk1[0].array/tagValidArray/array_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4   design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/tagValidArray/array_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4   design_1_i/RSD_0/inst/main/main/core/genblk1[1].array/tagValidArray/array_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y57  design_1_i/RSD_0/inst/main/main/core/registerFile/phyReg/body/(null)[2].(null)[6].rBank/array_reg_0_63_21_23/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y57  design_1_i/RSD_0/inst/main/main/core/registerFile/phyReg/body/(null)[2].(null)[6].rBank/array_reg_0_63_21_23/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y57  design_1_i/RSD_0/inst/main/main/core/registerFile/phyReg/body/(null)[2].(null)[6].rBank/array_reg_0_63_21_23/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y57  design_1_i/RSD_0/inst/main/main/core/registerFile/phyReg/body/(null)[2].(null)[6].rBank/array_reg_0_63_21_23/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y57  design_1_i/RSD_0/inst/main/main/core/registerFile/phyReg/body/(null)[2].(null)[6].rBank/array_reg_0_63_24_26/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y57  design_1_i/RSD_0/inst/main/main/core/registerFile/phyReg/body/(null)[2].(null)[6].rBank/array_reg_0_63_24_26/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y57  design_1_i/RSD_0/inst/main/main/core/registerFile/phyReg/body/(null)[2].(null)[6].rBank/array_reg_0_63_24_26/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y57  design_1_i/RSD_0/inst/main/main/core/registerFile/phyReg/body/(null)[2].(null)[6].rBank/array_reg_0_63_24_26/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y58  design_1_i/RSD_0/inst/main/main/core/registerFile/phyReg/body/(null)[2].(null)[6].rBank/array_reg_0_63_27_29/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X32Y58  design_1_i/RSD_0/inst/main/main/core/registerFile/phyReg/body/(null)[2].(null)[6].rBank/array_reg_0_63_27_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y9   design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[1].rBank/array_reg_0_15_6_6/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y9   design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[1].rBank/array_reg_0_15_6_6/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y9   design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[1].rBank/array_reg_0_15_6_6/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y9   design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[1].rBank/array_reg_0_15_6_6/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y9   design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[1].rBank/array_reg_0_15_6_6/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y9   design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[1].rBank/array_reg_0_15_6_6/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y9   design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[1].rBank/array_reg_0_15_6_6/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y16  design_1_i/RSD_0/inst/main/main/core/destinationRAM/dstRAM/body/(null)[1].(null)[2].rBank/array_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y7   design_1_i/RSD_0/inst/main/main/core/rmt_wat/regRMT/body/(null)[0].(null)[0].rBank/array_reg_0_31_6_9/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y7   design_1_i/RSD_0/inst/main/main/core/rmt_wat/regRMT/body/(null)[0].(null)[0].rBank/array_reg_0_31_6_9/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.453ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.380ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/rst_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.642ns (17.016%)  route 3.131ns (82.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 22.673 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.679     2.973    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           1.944     5.435    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X44Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.559 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          1.187     6.746    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X49Y44         FDPE                                         f  design_1_i/RSD_0/inst/main/main/rstController/rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.493    22.673    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X49Y44         FDPE                                         r  design_1_i/RSD_0/inst/main/main/rstController/rst_reg/C
                         clock pessimism              0.115    22.787    
                         clock uncertainty           -0.302    22.485    
    SLICE_X49Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    22.126    design_1_i/RSD_0/inst/main/main/rstController/rst_reg
  -------------------------------------------------------------------
                         required time                         22.126    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                 15.380    

Slack (MET) :             15.726ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.580ns (16.363%)  route 2.964ns (83.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.637     2.931    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y71         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.010     4.397    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X41Y71         LUT3 (Prop_lut3_I1_O)        0.124     4.521 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.954     6.475    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y69         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.468    22.647    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y69         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.262    22.909    
                         clock uncertainty           -0.302    22.607    
    SLICE_X43Y69         FDCE (Recov_fdce_C_CLR)     -0.405    22.202    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         22.202    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 15.726    

Slack (MET) :             15.726ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.580ns (16.363%)  route 2.964ns (83.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.637     2.931    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y71         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.010     4.397    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X41Y71         LUT3 (Prop_lut3_I1_O)        0.124     4.521 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.954     6.475    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y69         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.468    22.647    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y69         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.262    22.909    
                         clock uncertainty           -0.302    22.607    
    SLICE_X43Y69         FDCE (Recov_fdce_C_CLR)     -0.405    22.202    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         22.202    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 15.726    

Slack (MET) :             15.726ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.580ns (16.363%)  route 2.964ns (83.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.637     2.931    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y71         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.010     4.397    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X41Y71         LUT3 (Prop_lut3_I1_O)        0.124     4.521 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.954     6.475    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y69         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.468    22.647    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y69         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.262    22.909    
                         clock uncertainty           -0.302    22.607    
    SLICE_X43Y69         FDCE (Recov_fdce_C_CLR)     -0.405    22.202    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.202    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 15.726    

Slack (MET) :             15.772ns  (required time - arrival time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.580ns (16.363%)  route 2.964ns (83.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 22.647 - 20.000 ) 
    Source Clock Delay      (SCD):    2.931ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.637     2.931    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y71         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.456     3.387 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.010     4.397    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X41Y71         LUT3 (Prop_lut3_I1_O)        0.124     4.521 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.954     6.475    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y69         FDPE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.468    22.647    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y69         FDPE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.262    22.909    
                         clock uncertainty           -0.302    22.607    
    SLICE_X43Y69         FDPE (Recov_fdpe_C_PRE)     -0.359    22.248    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.248    
                         arrival time                          -6.475    
  -------------------------------------------------------------------
                         slack                                 15.772    

Slack (MET) :             15.807ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.642ns (18.958%)  route 2.744ns (81.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 22.645 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.679     2.973    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           1.944     5.435    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X44Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.559 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          0.801     6.359    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X48Y69         FDCE                                         f  design_1_i/RSD_0/inst/main/main/rstController/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.466    22.645    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X48Y69         FDCE                                         r  design_1_i/RSD_0/inst/main/main/rstController/count_reg[10]/C
                         clock pessimism              0.229    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X48Y69         FDCE (Recov_fdce_C_CLR)     -0.405    22.167    design_1_i/RSD_0/inst/main/main/rstController/count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                          -6.359    
  -------------------------------------------------------------------
                         slack                                 15.807    

Slack (MET) :             15.807ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/count_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.642ns (18.958%)  route 2.744ns (81.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 22.645 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.679     2.973    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           1.944     5.435    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X44Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.559 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          0.801     6.359    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X48Y69         FDCE                                         f  design_1_i/RSD_0/inst/main/main/rstController/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.466    22.645    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X48Y69         FDCE                                         r  design_1_i/RSD_0/inst/main/main/rstController/count_reg[11]/C
                         clock pessimism              0.229    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X48Y69         FDCE (Recov_fdce_C_CLR)     -0.405    22.167    design_1_i/RSD_0/inst/main/main/rstController/count_reg[11]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                          -6.359    
  -------------------------------------------------------------------
                         slack                                 15.807    

Slack (MET) :             15.807ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/count_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.642ns (18.958%)  route 2.744ns (81.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 22.645 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.679     2.973    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           1.944     5.435    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X44Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.559 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          0.801     6.359    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X48Y69         FDCE                                         f  design_1_i/RSD_0/inst/main/main/rstController/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.466    22.645    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X48Y69         FDCE                                         r  design_1_i/RSD_0/inst/main/main/rstController/count_reg[12]/C
                         clock pessimism              0.229    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X48Y69         FDCE (Recov_fdce_C_CLR)     -0.405    22.167    design_1_i/RSD_0/inst/main/main/rstController/count_reg[12]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                          -6.359    
  -------------------------------------------------------------------
                         slack                                 15.807    

Slack (MET) :             15.807ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/count_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.642ns (18.958%)  route 2.744ns (81.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 22.645 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.679     2.973    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           1.944     5.435    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X44Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.559 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          0.801     6.359    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X48Y69         FDCE                                         f  design_1_i/RSD_0/inst/main/main/rstController/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.466    22.645    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X48Y69         FDCE                                         r  design_1_i/RSD_0/inst/main/main/rstController/count_reg[13]/C
                         clock pessimism              0.229    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X48Y69         FDCE (Recov_fdce_C_CLR)     -0.405    22.167    design_1_i/RSD_0/inst/main/main/rstController/count_reg[13]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                          -6.359    
  -------------------------------------------------------------------
                         slack                                 15.807    

Slack (MET) :             15.807ns  (required time - arrival time)
  Source:                 design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/RSD_0/inst/main/main/rstController/count_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.642ns (18.958%)  route 2.744ns (81.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 22.645 - 20.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.679     2.973    design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X30Y75         FDRE                                         r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.518     3.491 r  design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=8, routed)           1.944     5.435    design_1_i/RSD_0/inst/main/main/rstController/negResetIn
    SLICE_X44Y67         LUT1 (Prop_lut1_I0_O)        0.124     5.559 f  design_1_i/RSD_0/inst/main/main/rstController/rst_i_2/O
                         net (fo=16, routed)          0.801     6.359    design_1_i/RSD_0/inst/main/main/rstController/rstTrigger
    SLICE_X48Y69         FDCE                                         f  design_1_i/RSD_0/inst/main/main/rstController/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       1.466    22.645    design_1_i/RSD_0/inst/main/main/rstController/clk
    SLICE_X48Y69         FDCE                                         r  design_1_i/RSD_0/inst/main/main/rstController/count_reg[14]/C
                         clock pessimism              0.229    22.874    
                         clock uncertainty           -0.302    22.572    
    SLICE_X48Y69         FDCE (Recov_fdce_C_CLR)     -0.405    22.167    design_1_i/RSD_0/inst/main/main/rstController/count_reg[14]
  -------------------------------------------------------------------
                         required time                         22.167    
                         arrival time                          -6.359    
  -------------------------------------------------------------------
                         slack                                 15.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.769%)  route 0.188ns (50.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.546     0.882    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y71         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.062     1.085    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.130 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.255    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X41Y72         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.811     1.177    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.282     0.895    
    SLICE_X41Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.803    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.769%)  route 0.188ns (50.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.546     0.882    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y71         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.062     1.085    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.130 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.255    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X41Y72         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.811     1.177    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.282     0.895    
    SLICE_X41Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.803    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.769%)  route 0.188ns (50.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.546     0.882    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y71         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.062     1.085    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.130 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.255    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X41Y72         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.811     1.177    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.282     0.895    
    SLICE_X41Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.803    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.769%)  route 0.188ns (50.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.546     0.882    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y71         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.062     1.085    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.130 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.255    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X41Y72         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.811     1.177    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.282     0.895    
    SLICE_X41Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.803    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.769%)  route 0.188ns (50.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.546     0.882    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y71         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.062     1.085    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.130 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.255    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X41Y72         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.811     1.177    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.282     0.895    
    SLICE_X41Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.803    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.769%)  route 0.188ns (50.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.546     0.882    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y71         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.062     1.085    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.130 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.255    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X41Y72         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.811     1.177    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.282     0.895    
    SLICE_X41Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.803    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.769%)  route 0.188ns (50.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.546     0.882    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y71         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.062     1.085    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.130 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.126     1.255    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X41Y72         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.811     1.177    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X41Y72         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.282     0.895    
    SLICE_X41Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.803    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.211%)  route 0.374ns (66.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.568     0.904    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y69         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.213    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y69         LUT3 (Prop_lut3_I1_O)        0.045     1.258 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.206     1.464    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X28Y68         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.835     1.201    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y68         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.282     0.919    
    SLICE_X28Y68         FDCE (Remov_fdce_C_CLR)     -0.092     0.827    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.211%)  route 0.374ns (66.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.568     0.904    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y69         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.045 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=2, routed)           0.168     1.213    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X29Y69         LUT3 (Prop_lut3_I1_O)        0.045     1.258 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.206     1.464    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X28Y68         FDPE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.835     1.201    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y68         FDPE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.282     0.919    
    SLICE_X28Y68         FDPE (Remov_fdpe_C_PRE)     -0.095     0.824    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.075%)  route 0.376ns (66.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.546     0.882    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X40Y71         FDRE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.141     1.023 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.062     1.085    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X41Y71         LUT3 (Prop_lut3_I0_O)        0.045     1.130 f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.314     1.444    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X43Y72         FDCE                                         f  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17541, routed)       0.811     1.177    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y72         FDCE                                         r  design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.282     0.895    
    SLICE_X43Y72         FDCE (Remov_fdce_C_CLR)     -0.092     0.803    design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.641    





