Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'a' [D:/project_ALU/project_ALU.srcs/sources_1/new/ALUCA.v:55]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'out' [D:/project_ALU/project_ALU.srcs/sources_1/new/ALUCA.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Not16
Compiling module xil_defaultlib.And16
Compiling module xil_defaultlib.Mux16
Compiling module xil_defaultlib.Add16
Compiling module xil_defaultlib.And16Way
Compiling module xil_defaultlib.And
Compiling module xil_defaultlib.ALUCA
Compiling module xil_defaultlib.myMux
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.myDeMux
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
