<profile>

<section name = "Vitis HLS Report for 'load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread'" level="0">
<item name = "Date">Tue Oct 21 03:22:13 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- InputTileHread_InputTileWread">?, ?, 13, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 570, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 235, 155, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 307, 64, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_9ns_11ns_19_1_1_U235">mul_9ns_11ns_19_1_1, 0, 1, 0, 5, 0</column>
<column name="urem_9ns_3ns_2_13_1_U236">urem_9ns_3ns_2_13_1, 0, 0, 235, 150, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln43_1_fu_321_p2">+, 0, 0, 25, 18, 1</column>
<column name="add_ln43_fu_330_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln47_1_fu_272_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln47_2_fu_369_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln48_1_fu_374_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln48_fu_277_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln52_fu_632_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln56_1_fu_468_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln56_fu_455_p2">+, 0, 0, 17, 10, 4</column>
<column name="add_ln57_fu_474_p2">+, 0, 0, 17, 10, 10</column>
<column name="add_ln59_1_fu_566_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln59_2_fu_591_p2">+, 0, 0, 70, 63, 63</column>
<column name="add_ln59_3_fu_620_p2">+, 0, 0, 18, 10, 10</column>
<column name="add_ln59_4_fu_626_p2">+, 0, 0, 18, 10, 10</column>
<column name="add_ln59_fu_556_p2">+, 0, 0, 19, 19, 19</column>
<column name="sub_ln59_fu_526_p2">-, 0, 0, 19, 19, 19</column>
<column name="icmp_ln43_fu_316_p2">icmp, 0, 0, 25, 18, 18</column>
<column name="icmp_ln49_1_fu_399_p2">icmp, 0, 0, 17, 10, 8</column>
<column name="icmp_ln49_fu_302_p2">icmp, 0, 0, 17, 10, 8</column>
<column name="icmp_ln52_fu_336_p2">icmp, 0, 0, 16, 9, 9</column>
<column name="icmp_ln58_fu_496_p2">icmp, 0, 0, 17, 10, 8</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ix_fu_488_p3">select, 0, 0, 10, 1, 1</column>
<column name="iy_1_fu_308_p3">select, 0, 0, 8, 1, 3</column>
<column name="iy_fu_290_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln43_1_fu_353_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln43_2_fu_413_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln43_fu_341_p3">select, 0, 0, 9, 1, 1</column>
<column name="select_ln48_fu_387_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln49_fu_405_p3">select, 0, 0, 8, 1, 3</column>
<column name="select_ln58_fu_536_p3">select, 0, 0, 8, 1, 3</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="gmem_in_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_in_blk_n_R">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_136">9, 2, 18, 36</column>
<column name="px_fu_128">9, 2, 9, 18</column>
<column name="py_fu_132">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln59_4_reg_742">10, 0, 10, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="gmem_in_addr_read_reg_747">32, 0, 32, 0</column>
<column name="gmem_in_addr_reg_736">64, 0, 64, 0</column>
<column name="indvar_flatten_fu_136">18, 0, 18, 0</column>
<column name="px_fu_128">9, 0, 9, 0</column>
<column name="py_fu_132">9, 0, 9, 0</column>
<column name="sext_ln47_cast_reg_721">11, 0, 11, 0</column>
<column name="add_ln59_4_reg_742">64, 32, 10, 0</column>
<column name="gmem_in_addr_read_reg_747">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_tile_mm_Loop_InputTileHread_proc_Pipeline_InputTileHread_InputTileWread, return value</column>
<column name="m_axi_gmem_in_AWVALID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWREADY">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWADDR">out, 64, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWLEN">out, 32, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWSIZE">out, 3, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWBURST">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWLOCK">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWCACHE">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWPROT">out, 3, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWQOS">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWREGION">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_AWUSER">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WVALID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WREADY">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WDATA">out, 32, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WSTRB">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WLAST">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_WUSER">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARVALID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARREADY">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARADDR">out, 64, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARID">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARLEN">out, 32, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARSIZE">out, 3, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARBURST">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARLOCK">out, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARCACHE">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARPROT">out, 3, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARQOS">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARREGION">out, 4, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_ARUSER">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RVALID">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RREADY">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RDATA">in, 32, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RLAST">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RID">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RFIFONUM">in, 9, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RUSER">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_RRESP">in, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BVALID">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BREADY">out, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BRESP">in, 2, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BID">in, 1, m_axi, gmem_in, pointer</column>
<column name="m_axi_gmem_in_BUSER">in, 1, m_axi, gmem_in, pointer</column>
<column name="mul_ln32">in, 10, ap_none, mul_ln32, scalar</column>
<column name="sext_ln47">in, 10, ap_none, sext_ln47, scalar</column>
<column name="add_ln47">in, 10, ap_none, add_ln47, scalar</column>
<column name="bound">in, 18, ap_none, bound, scalar</column>
<column name="p_read2">in, 9, ap_none, p_read2, scalar</column>
<column name="p_read4">in, 10, ap_none, p_read4, scalar</column>
<column name="in_r">in, 64, ap_none, in_r, scalar</column>
<column name="sub_ln32">in, 63, ap_none, sub_ln32, scalar</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0">out, 10, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0">out, 10, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0">out, 10, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, array</column>
</table>
</item>
</section>
</profile>
