// Seed: 2773273327
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  reg  id_6;
  wire id_7;
  always @(posedge id_1, negedge 1) begin : LABEL_0
    id_6 <= 1;
  end
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output tri0 id_2,
    output supply0 id_3,
    input wand id_4,
    input wire id_5,
    input supply0 id_6,
    input uwire id_7,
    output tri0 id_8,
    input tri1 id_9,
    input wand id_10,
    input uwire id_11,
    output wand id_12,
    input uwire id_13,
    output tri id_14,
    output tri1 id_15,
    input wand id_16,
    input supply1 id_17,
    output uwire id_18
);
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
endmodule
