#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "G:\soft\iverilog\lib\ivl\system.vpi";
:vpi_module "G:\soft\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "G:\soft\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "G:\soft\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "G:\soft\iverilog\lib\ivl\va_math.vpi";
S_0000000000749a90 .scope module, "half_adder_tb" "half_adder_tb" 2 1;
 .timescale 0 0;
v0000000000746370_0 .net "t_c", 0 0, L_0000000000746be0;  1 drivers
v0000000000746410_0 .net "t_s", 0 0, L_00000000007469a0;  1 drivers
v00000000007464b0_0 .var "t_x", 0 0;
v0000000000692340_0 .var "t_y", 0 0;
S_0000000000645380 .scope module, "mygate" "half_adder" 2 4, 3 1 0, S_0000000000749a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c";
L_0000000000749490 .functor OR 1, v00000000007464b0_0, v0000000000692340_0, C4<0>, C4<0>;
L_0000000000746de0 .functor OR 1, L_0000000000691f80, L_0000000000691c60, C4<0>, C4<0>;
L_00000000007469a0 .functor AND 1, L_0000000000749490, L_0000000000746de0, C4<1>, C4<1>;
L_0000000000746be0 .functor AND 1, v00000000007464b0_0, v0000000000692340_0, C4<1>, C4<1>;
v0000000000749620_0 .net *"_ivl_0", 0 0, L_0000000000749490;  1 drivers
v00000000007493f0_0 .net *"_ivl_3", 0 0, L_0000000000691f80;  1 drivers
v0000000000645510_0 .net *"_ivl_5", 0 0, L_0000000000691c60;  1 drivers
v00000000006455b0_0 .net *"_ivl_6", 0 0, L_0000000000746de0;  1 drivers
v0000000000645650_0 .net "c", 0 0, L_0000000000746be0;  alias, 1 drivers
v00000000006456f0_0 .net "s", 0 0, L_00000000007469a0;  alias, 1 drivers
v0000000000645790_0 .net "x", 0 0, v00000000007464b0_0;  1 drivers
v00000000007462d0_0 .net "y", 0 0, v0000000000692340_0;  1 drivers
L_0000000000691f80 .reduce/nor v00000000007464b0_0;
L_0000000000691c60 .reduce/nor v0000000000692340_0;
    .scope S_0000000000749a90;
T_0 ;
    %vpi_call 2 8 "$display", "\012Half_Adder => S=((x | y) & (!x | !y))  C=xy\012" {0 0 0};
    %vpi_call 2 9 "$display", "X  Y => S:  C:\012" {0 0 0};
    %vpi_call 2 10 "$monitor", v00000000007464b0_0, "  ", v0000000000692340_0, " => S:", v0000000000746410_0, " C: ", v0000000000746370_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000007464b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000692340_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000007464b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000692340_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000007464b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000692340_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000007464b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000692340_0, 0, 1;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\half_adder_tb.v";
    ".\half_adder.v";
