{"vcs1":{"timestamp_begin":1735928948.622979169, "rt":0.60, "ut":0.35, "st":0.23}}
{"vcselab":{"timestamp_begin":1735928949.380812250, "rt":0.42, "ut":0.26, "st":0.15}}
{"link":{"timestamp_begin":1735928949.914805829, "rt":0.32, "ut":0.18, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735928947.727271753}
{"VCS_COMP_START_TIME": 1735928947.727271753}
{"VCS_COMP_END_TIME": 1735928951.174543987}
{"VCS_USER_OPTIONS": "-full64 top_tb2.sv -sverilog -full64 -R -debug_access+all +v2k +define +PROG=prog2 +FILE=all -notice"}
{"vcs1": {"peak_mem": 355088}}
{"stitch_vcselab": {"peak_mem": 247280}}
