
Timer Input Capture.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f50  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800205c  0800205c  0001205c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002080  08002080  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002080  08002080  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002080  08002080  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002080  08002080  00012080  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002084  08002084  00012084  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002088  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000070  2000000c  08002094  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000007c  08002094  0002007c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007ee6  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001529  00000000  00000000  00027f1b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000960  00000000  00000000  00029448  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000898  00000000  00000000  00029da8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001687a  00000000  00000000  0002a640  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007b2e  00000000  00000000  00040eba  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00083a3c  00000000  00000000  000489e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000cc424  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002604  00000000  00000000  000cc4a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002044 	.word	0x08002044

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08002044 	.word	0x08002044

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000152:	4b0e      	ldr	r3, [pc, #56]	; (800018c <MX_GPIO_Init+0x40>)
 8000154:	699b      	ldr	r3, [r3, #24]
 8000156:	4a0d      	ldr	r2, [pc, #52]	; (800018c <MX_GPIO_Init+0x40>)
 8000158:	f043 0320 	orr.w	r3, r3, #32
 800015c:	6193      	str	r3, [r2, #24]
 800015e:	4b0b      	ldr	r3, [pc, #44]	; (800018c <MX_GPIO_Init+0x40>)
 8000160:	699b      	ldr	r3, [r3, #24]
 8000162:	f003 0320 	and.w	r3, r3, #32
 8000166:	607b      	str	r3, [r7, #4]
 8000168:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800016a:	4b08      	ldr	r3, [pc, #32]	; (800018c <MX_GPIO_Init+0x40>)
 800016c:	699b      	ldr	r3, [r3, #24]
 800016e:	4a07      	ldr	r2, [pc, #28]	; (800018c <MX_GPIO_Init+0x40>)
 8000170:	f043 0304 	orr.w	r3, r3, #4
 8000174:	6193      	str	r3, [r2, #24]
 8000176:	4b05      	ldr	r3, [pc, #20]	; (800018c <MX_GPIO_Init+0x40>)
 8000178:	699b      	ldr	r3, [r3, #24]
 800017a:	f003 0304 	and.w	r3, r3, #4
 800017e:	603b      	str	r3, [r7, #0]
 8000180:	683b      	ldr	r3, [r7, #0]

}
 8000182:	bf00      	nop
 8000184:	370c      	adds	r7, #12
 8000186:	46bd      	mov	sp, r7
 8000188:	bc80      	pop	{r7}
 800018a:	4770      	bx	lr
 800018c:	40021000 	.word	0x40021000

08000190 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000190:	b580      	push	{r7, lr}
 8000192:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000194:	f000 f9b6 	bl	8000504 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000198:	f000 f812 	bl	80001c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800019c:	f7ff ffd6 	bl	800014c <MX_GPIO_Init>
  MX_TIM2_Init();
 80001a0:	f000 f8d6 	bl	8000350 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
 HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80001a4:	2100      	movs	r1, #0
 80001a6:	4804      	ldr	r0, [pc, #16]	; (80001b8 <main+0x28>)
 80001a8:	f001 f908 	bl	80013bc <HAL_TIM_IC_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  counterVal = __HAL_TIM_GET_COUNTER(&htim2);
 80001ac:	4b02      	ldr	r3, [pc, #8]	; (80001b8 <main+0x28>)
 80001ae:	681b      	ldr	r3, [r3, #0]
 80001b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80001b2:	4a02      	ldr	r2, [pc, #8]	; (80001bc <main+0x2c>)
 80001b4:	6013      	str	r3, [r2, #0]
 80001b6:	e7f9      	b.n	80001ac <main+0x1c>
 80001b8:	20000030 	.word	0x20000030
 80001bc:	2000002c 	.word	0x2000002c

080001c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001c0:	b580      	push	{r7, lr}
 80001c2:	b090      	sub	sp, #64	; 0x40
 80001c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001c6:	f107 0318 	add.w	r3, r7, #24
 80001ca:	2228      	movs	r2, #40	; 0x28
 80001cc:	2100      	movs	r1, #0
 80001ce:	4618      	mov	r0, r3
 80001d0:	f001 ff30 	bl	8002034 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d4:	1d3b      	adds	r3, r7, #4
 80001d6:	2200      	movs	r2, #0
 80001d8:	601a      	str	r2, [r3, #0]
 80001da:	605a      	str	r2, [r3, #4]
 80001dc:	609a      	str	r2, [r3, #8]
 80001de:	60da      	str	r2, [r3, #12]
 80001e0:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001e2:	2302      	movs	r3, #2
 80001e4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001e6:	2301      	movs	r3, #1
 80001e8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001ea:	2310      	movs	r3, #16
 80001ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001ee:	2300      	movs	r3, #0
 80001f0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001f2:	f107 0318 	add.w	r3, r7, #24
 80001f6:	4618      	mov	r0, r3
 80001f8:	f000 fc4e 	bl	8000a98 <HAL_RCC_OscConfig>
 80001fc:	4603      	mov	r3, r0
 80001fe:	2b00      	cmp	r3, #0
 8000200:	d001      	beq.n	8000206 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000202:	f000 f833 	bl	800026c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000206:	230f      	movs	r3, #15
 8000208:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800020a:	2300      	movs	r3, #0
 800020c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800020e:	2300      	movs	r3, #0
 8000210:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000212:	2300      	movs	r3, #0
 8000214:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000216:	2300      	movs	r3, #0
 8000218:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800021a:	1d3b      	adds	r3, r7, #4
 800021c:	2100      	movs	r1, #0
 800021e:	4618      	mov	r0, r3
 8000220:	f000 feba 	bl	8000f98 <HAL_RCC_ClockConfig>
 8000224:	4603      	mov	r3, r0
 8000226:	2b00      	cmp	r3, #0
 8000228:	d001      	beq.n	800022e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800022a:	f000 f81f 	bl	800026c <Error_Handler>
  }
}
 800022e:	bf00      	nop
 8000230:	3740      	adds	r7, #64	; 0x40
 8000232:	46bd      	mov	sp, r7
 8000234:	bd80      	pop	{r7, pc}
	...

08000238 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000238:	b480      	push	{r7}
 800023a:	b083      	sub	sp, #12
 800023c:	af00      	add	r7, sp, #0
 800023e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
  if(htim->Instance == TIM2)
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000248:	d108      	bne.n	800025c <HAL_TIM_IC_CaptureCallback+0x24>
  {
	inputCaptureVal = __HAL_TIM_GET_COUNTER(htim);
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000250:	4a05      	ldr	r2, [pc, #20]	; (8000268 <HAL_TIM_IC_CaptureCallback+0x30>)
 8000252:	6013      	str	r3, [r2, #0]
	__HAL_TIM_SET_COUNTER(htim, 0);
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	2200      	movs	r2, #0
 800025a:	625a      	str	r2, [r3, #36]	; 0x24

  }
}
 800025c:	bf00      	nop
 800025e:	370c      	adds	r7, #12
 8000260:	46bd      	mov	sp, r7
 8000262:	bc80      	pop	{r7}
 8000264:	4770      	bx	lr
 8000266:	bf00      	nop
 8000268:	20000028 	.word	0x20000028

0800026c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800026c:	b480      	push	{r7}
 800026e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000270:	bf00      	nop
 8000272:	46bd      	mov	sp, r7
 8000274:	bc80      	pop	{r7}
 8000276:	4770      	bx	lr

08000278 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000278:	b480      	push	{r7}
 800027a:	b085      	sub	sp, #20
 800027c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800027e:	4b15      	ldr	r3, [pc, #84]	; (80002d4 <HAL_MspInit+0x5c>)
 8000280:	699b      	ldr	r3, [r3, #24]
 8000282:	4a14      	ldr	r2, [pc, #80]	; (80002d4 <HAL_MspInit+0x5c>)
 8000284:	f043 0301 	orr.w	r3, r3, #1
 8000288:	6193      	str	r3, [r2, #24]
 800028a:	4b12      	ldr	r3, [pc, #72]	; (80002d4 <HAL_MspInit+0x5c>)
 800028c:	699b      	ldr	r3, [r3, #24]
 800028e:	f003 0301 	and.w	r3, r3, #1
 8000292:	60bb      	str	r3, [r7, #8]
 8000294:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000296:	4b0f      	ldr	r3, [pc, #60]	; (80002d4 <HAL_MspInit+0x5c>)
 8000298:	69db      	ldr	r3, [r3, #28]
 800029a:	4a0e      	ldr	r2, [pc, #56]	; (80002d4 <HAL_MspInit+0x5c>)
 800029c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002a0:	61d3      	str	r3, [r2, #28]
 80002a2:	4b0c      	ldr	r3, [pc, #48]	; (80002d4 <HAL_MspInit+0x5c>)
 80002a4:	69db      	ldr	r3, [r3, #28]
 80002a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002aa:	607b      	str	r3, [r7, #4]
 80002ac:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80002ae:	4b0a      	ldr	r3, [pc, #40]	; (80002d8 <HAL_MspInit+0x60>)
 80002b0:	685b      	ldr	r3, [r3, #4]
 80002b2:	60fb      	str	r3, [r7, #12]
 80002b4:	68fb      	ldr	r3, [r7, #12]
 80002b6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80002ba:	60fb      	str	r3, [r7, #12]
 80002bc:	68fb      	ldr	r3, [r7, #12]
 80002be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80002c2:	60fb      	str	r3, [r7, #12]
 80002c4:	4a04      	ldr	r2, [pc, #16]	; (80002d8 <HAL_MspInit+0x60>)
 80002c6:	68fb      	ldr	r3, [r7, #12]
 80002c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002ca:	bf00      	nop
 80002cc:	3714      	adds	r7, #20
 80002ce:	46bd      	mov	sp, r7
 80002d0:	bc80      	pop	{r7}
 80002d2:	4770      	bx	lr
 80002d4:	40021000 	.word	0x40021000
 80002d8:	40010000 	.word	0x40010000

080002dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002dc:	b480      	push	{r7}
 80002de:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80002e0:	bf00      	nop
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bc80      	pop	{r7}
 80002e6:	4770      	bx	lr

080002e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80002e8:	b480      	push	{r7}
 80002ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80002ec:	e7fe      	b.n	80002ec <HardFault_Handler+0x4>

080002ee <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80002ee:	b480      	push	{r7}
 80002f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80002f2:	e7fe      	b.n	80002f2 <MemManage_Handler+0x4>

080002f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80002f4:	b480      	push	{r7}
 80002f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80002f8:	e7fe      	b.n	80002f8 <BusFault_Handler+0x4>

080002fa <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80002fa:	b480      	push	{r7}
 80002fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80002fe:	e7fe      	b.n	80002fe <UsageFault_Handler+0x4>

08000300 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000300:	b480      	push	{r7}
 8000302:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000304:	bf00      	nop
 8000306:	46bd      	mov	sp, r7
 8000308:	bc80      	pop	{r7}
 800030a:	4770      	bx	lr

0800030c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000310:	bf00      	nop
 8000312:	46bd      	mov	sp, r7
 8000314:	bc80      	pop	{r7}
 8000316:	4770      	bx	lr

08000318 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000318:	b480      	push	{r7}
 800031a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800031c:	bf00      	nop
 800031e:	46bd      	mov	sp, r7
 8000320:	bc80      	pop	{r7}
 8000322:	4770      	bx	lr

08000324 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000328:	f000 f932 	bl	8000590 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800032c:	bf00      	nop
 800032e:	bd80      	pop	{r7, pc}

08000330 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000334:	4802      	ldr	r0, [pc, #8]	; (8000340 <TIM2_IRQHandler+0x10>)
 8000336:	f001 f947 	bl	80015c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800033a:	bf00      	nop
 800033c:	bd80      	pop	{r7, pc}
 800033e:	bf00      	nop
 8000340:	20000030 	.word	0x20000030

08000344 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000348:	bf00      	nop
 800034a:	46bd      	mov	sp, r7
 800034c:	bc80      	pop	{r7}
 800034e:	4770      	bx	lr

08000350 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	b08a      	sub	sp, #40	; 0x28
 8000354:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000356:	f107 0318 	add.w	r3, r7, #24
 800035a:	2200      	movs	r2, #0
 800035c:	601a      	str	r2, [r3, #0]
 800035e:	605a      	str	r2, [r3, #4]
 8000360:	609a      	str	r2, [r3, #8]
 8000362:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000364:	f107 0310 	add.w	r3, r7, #16
 8000368:	2200      	movs	r2, #0
 800036a:	601a      	str	r2, [r3, #0]
 800036c:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800036e:	463b      	mov	r3, r7
 8000370:	2200      	movs	r2, #0
 8000372:	601a      	str	r2, [r3, #0]
 8000374:	605a      	str	r2, [r3, #4]
 8000376:	609a      	str	r2, [r3, #8]
 8000378:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 800037a:	4b2c      	ldr	r3, [pc, #176]	; (800042c <MX_TIM2_Init+0xdc>)
 800037c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000380:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000;
 8000382:	4b2a      	ldr	r3, [pc, #168]	; (800042c <MX_TIM2_Init+0xdc>)
 8000384:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000388:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800038a:	4b28      	ldr	r3, [pc, #160]	; (800042c <MX_TIM2_Init+0xdc>)
 800038c:	2200      	movs	r2, #0
 800038e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 8000390:	4b26      	ldr	r3, [pc, #152]	; (800042c <MX_TIM2_Init+0xdc>)
 8000392:	2200      	movs	r2, #0
 8000394:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000396:	4b25      	ldr	r3, [pc, #148]	; (800042c <MX_TIM2_Init+0xdc>)
 8000398:	2200      	movs	r2, #0
 800039a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800039c:	4b23      	ldr	r3, [pc, #140]	; (800042c <MX_TIM2_Init+0xdc>)
 800039e:	2200      	movs	r2, #0
 80003a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80003a2:	4822      	ldr	r0, [pc, #136]	; (800042c <MX_TIM2_Init+0xdc>)
 80003a4:	f000 ff62 	bl	800126c <HAL_TIM_Base_Init>
 80003a8:	4603      	mov	r3, r0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d001      	beq.n	80003b2 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 80003ae:	f7ff ff5d 	bl	800026c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80003b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80003b6:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80003b8:	f107 0318 	add.w	r3, r7, #24
 80003bc:	4619      	mov	r1, r3
 80003be:	481b      	ldr	r0, [pc, #108]	; (800042c <MX_TIM2_Init+0xdc>)
 80003c0:	f001 fa9e 	bl	8001900 <HAL_TIM_ConfigClockSource>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d001      	beq.n	80003ce <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80003ca:	f7ff ff4f 	bl	800026c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80003ce:	4817      	ldr	r0, [pc, #92]	; (800042c <MX_TIM2_Init+0xdc>)
 80003d0:	f000 ff9b 	bl	800130a <HAL_TIM_IC_Init>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80003da:	f7ff ff47 	bl	800026c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003de:	2300      	movs	r3, #0
 80003e0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003e2:	2300      	movs	r3, #0
 80003e4:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80003e6:	f107 0310 	add.w	r3, r7, #16
 80003ea:	4619      	mov	r1, r3
 80003ec:	480f      	ldr	r0, [pc, #60]	; (800042c <MX_TIM2_Init+0xdc>)
 80003ee:	f001 fd8d 	bl	8001f0c <HAL_TIMEx_MasterConfigSynchronization>
 80003f2:	4603      	mov	r3, r0
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d001      	beq.n	80003fc <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 80003f8:	f7ff ff38 	bl	800026c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80003fc:	2300      	movs	r3, #0
 80003fe:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000400:	2301      	movs	r3, #1
 8000402:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000404:	2300      	movs	r3, #0
 8000406:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 15;
 8000408:	230f      	movs	r3, #15
 800040a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800040c:	463b      	mov	r3, r7
 800040e:	2200      	movs	r2, #0
 8000410:	4619      	mov	r1, r3
 8000412:	4806      	ldr	r0, [pc, #24]	; (800042c <MX_TIM2_Init+0xdc>)
 8000414:	f001 f9e0 	bl	80017d8 <HAL_TIM_IC_ConfigChannel>
 8000418:	4603      	mov	r3, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d001      	beq.n	8000422 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 800041e:	f7ff ff25 	bl	800026c <Error_Handler>
  }

}
 8000422:	bf00      	nop
 8000424:	3728      	adds	r7, #40	; 0x28
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}
 800042a:	bf00      	nop
 800042c:	20000030 	.word	0x20000030

08000430 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b088      	sub	sp, #32
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000438:	f107 0310 	add.w	r3, r7, #16
 800043c:	2200      	movs	r2, #0
 800043e:	601a      	str	r2, [r3, #0]
 8000440:	605a      	str	r2, [r3, #4]
 8000442:	609a      	str	r2, [r3, #8]
 8000444:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800044e:	d12b      	bne.n	80004a8 <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000450:	4b17      	ldr	r3, [pc, #92]	; (80004b0 <HAL_TIM_Base_MspInit+0x80>)
 8000452:	69db      	ldr	r3, [r3, #28]
 8000454:	4a16      	ldr	r2, [pc, #88]	; (80004b0 <HAL_TIM_Base_MspInit+0x80>)
 8000456:	f043 0301 	orr.w	r3, r3, #1
 800045a:	61d3      	str	r3, [r2, #28]
 800045c:	4b14      	ldr	r3, [pc, #80]	; (80004b0 <HAL_TIM_Base_MspInit+0x80>)
 800045e:	69db      	ldr	r3, [r3, #28]
 8000460:	f003 0301 	and.w	r3, r3, #1
 8000464:	60fb      	str	r3, [r7, #12]
 8000466:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000468:	4b11      	ldr	r3, [pc, #68]	; (80004b0 <HAL_TIM_Base_MspInit+0x80>)
 800046a:	699b      	ldr	r3, [r3, #24]
 800046c:	4a10      	ldr	r2, [pc, #64]	; (80004b0 <HAL_TIM_Base_MspInit+0x80>)
 800046e:	f043 0304 	orr.w	r3, r3, #4
 8000472:	6193      	str	r3, [r2, #24]
 8000474:	4b0e      	ldr	r3, [pc, #56]	; (80004b0 <HAL_TIM_Base_MspInit+0x80>)
 8000476:	699b      	ldr	r3, [r3, #24]
 8000478:	f003 0304 	and.w	r3, r3, #4
 800047c:	60bb      	str	r3, [r7, #8]
 800047e:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA0-WKUP     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000480:	2301      	movs	r3, #1
 8000482:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000484:	2300      	movs	r3, #0
 8000486:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000488:	2300      	movs	r3, #0
 800048a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800048c:	f107 0310 	add.w	r3, r7, #16
 8000490:	4619      	mov	r1, r3
 8000492:	4808      	ldr	r0, [pc, #32]	; (80004b4 <HAL_TIM_Base_MspInit+0x84>)
 8000494:	f000 f9a6 	bl	80007e4 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000498:	2200      	movs	r2, #0
 800049a:	2100      	movs	r1, #0
 800049c:	201c      	movs	r0, #28
 800049e:	f000 f96a 	bl	8000776 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80004a2:	201c      	movs	r0, #28
 80004a4:	f000 f983 	bl	80007ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80004a8:	bf00      	nop
 80004aa:	3720      	adds	r7, #32
 80004ac:	46bd      	mov	sp, r7
 80004ae:	bd80      	pop	{r7, pc}
 80004b0:	40021000 	.word	0x40021000
 80004b4:	40010800 	.word	0x40010800

080004b8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80004b8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80004ba:	e003      	b.n	80004c4 <LoopCopyDataInit>

080004bc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80004bc:	4b0b      	ldr	r3, [pc, #44]	; (80004ec <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80004be:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80004c0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80004c2:	3104      	adds	r1, #4

080004c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80004c4:	480a      	ldr	r0, [pc, #40]	; (80004f0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80004c6:	4b0b      	ldr	r3, [pc, #44]	; (80004f4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80004c8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80004ca:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80004cc:	d3f6      	bcc.n	80004bc <CopyDataInit>
  ldr r2, =_sbss
 80004ce:	4a0a      	ldr	r2, [pc, #40]	; (80004f8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80004d0:	e002      	b.n	80004d8 <LoopFillZerobss>

080004d2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80004d2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80004d4:	f842 3b04 	str.w	r3, [r2], #4

080004d8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80004d8:	4b08      	ldr	r3, [pc, #32]	; (80004fc <LoopFillZerobss+0x24>)
  cmp r2, r3
 80004da:	429a      	cmp	r2, r3
  bcc FillZerobss
 80004dc:	d3f9      	bcc.n	80004d2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80004de:	f7ff ff31 	bl	8000344 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80004e2:	f001 fd83 	bl	8001fec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004e6:	f7ff fe53 	bl	8000190 <main>
  bx lr
 80004ea:	4770      	bx	lr
  ldr r3, =_sidata
 80004ec:	08002088 	.word	0x08002088
  ldr r0, =_sdata
 80004f0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80004f4:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80004f8:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80004fc:	2000007c 	.word	0x2000007c

08000500 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000500:	e7fe      	b.n	8000500 <ADC1_2_IRQHandler>
	...

08000504 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000508:	4b08      	ldr	r3, [pc, #32]	; (800052c <HAL_Init+0x28>)
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	4a07      	ldr	r2, [pc, #28]	; (800052c <HAL_Init+0x28>)
 800050e:	f043 0310 	orr.w	r3, r3, #16
 8000512:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000514:	2003      	movs	r0, #3
 8000516:	f000 f923 	bl	8000760 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800051a:	2000      	movs	r0, #0
 800051c:	f000 f808 	bl	8000530 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000520:	f7ff feaa 	bl	8000278 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000524:	2300      	movs	r3, #0
}
 8000526:	4618      	mov	r0, r3
 8000528:	bd80      	pop	{r7, pc}
 800052a:	bf00      	nop
 800052c:	40022000 	.word	0x40022000

08000530 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000538:	4b12      	ldr	r3, [pc, #72]	; (8000584 <HAL_InitTick+0x54>)
 800053a:	681a      	ldr	r2, [r3, #0]
 800053c:	4b12      	ldr	r3, [pc, #72]	; (8000588 <HAL_InitTick+0x58>)
 800053e:	781b      	ldrb	r3, [r3, #0]
 8000540:	4619      	mov	r1, r3
 8000542:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000546:	fbb3 f3f1 	udiv	r3, r3, r1
 800054a:	fbb2 f3f3 	udiv	r3, r2, r3
 800054e:	4618      	mov	r0, r3
 8000550:	f000 f93b 	bl	80007ca <HAL_SYSTICK_Config>
 8000554:	4603      	mov	r3, r0
 8000556:	2b00      	cmp	r3, #0
 8000558:	d001      	beq.n	800055e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800055a:	2301      	movs	r3, #1
 800055c:	e00e      	b.n	800057c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	2b0f      	cmp	r3, #15
 8000562:	d80a      	bhi.n	800057a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000564:	2200      	movs	r2, #0
 8000566:	6879      	ldr	r1, [r7, #4]
 8000568:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800056c:	f000 f903 	bl	8000776 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000570:	4a06      	ldr	r2, [pc, #24]	; (800058c <HAL_InitTick+0x5c>)
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000576:	2300      	movs	r3, #0
 8000578:	e000      	b.n	800057c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800057a:	2301      	movs	r3, #1
}
 800057c:	4618      	mov	r0, r3
 800057e:	3708      	adds	r7, #8
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}
 8000584:	20000000 	.word	0x20000000
 8000588:	20000008 	.word	0x20000008
 800058c:	20000004 	.word	0x20000004

08000590 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000594:	4b05      	ldr	r3, [pc, #20]	; (80005ac <HAL_IncTick+0x1c>)
 8000596:	781b      	ldrb	r3, [r3, #0]
 8000598:	461a      	mov	r2, r3
 800059a:	4b05      	ldr	r3, [pc, #20]	; (80005b0 <HAL_IncTick+0x20>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	4413      	add	r3, r2
 80005a0:	4a03      	ldr	r2, [pc, #12]	; (80005b0 <HAL_IncTick+0x20>)
 80005a2:	6013      	str	r3, [r2, #0]
}
 80005a4:	bf00      	nop
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bc80      	pop	{r7}
 80005aa:	4770      	bx	lr
 80005ac:	20000008 	.word	0x20000008
 80005b0:	20000078 	.word	0x20000078

080005b4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
  return uwTick;
 80005b8:	4b02      	ldr	r3, [pc, #8]	; (80005c4 <HAL_GetTick+0x10>)
 80005ba:	681b      	ldr	r3, [r3, #0]
}
 80005bc:	4618      	mov	r0, r3
 80005be:	46bd      	mov	sp, r7
 80005c0:	bc80      	pop	{r7}
 80005c2:	4770      	bx	lr
 80005c4:	20000078 	.word	0x20000078

080005c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b085      	sub	sp, #20
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	f003 0307 	and.w	r3, r3, #7
 80005d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005d8:	4b0c      	ldr	r3, [pc, #48]	; (800060c <__NVIC_SetPriorityGrouping+0x44>)
 80005da:	68db      	ldr	r3, [r3, #12]
 80005dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005de:	68ba      	ldr	r2, [r7, #8]
 80005e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005e4:	4013      	ands	r3, r2
 80005e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005ec:	68bb      	ldr	r3, [r7, #8]
 80005ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005fa:	4a04      	ldr	r2, [pc, #16]	; (800060c <__NVIC_SetPriorityGrouping+0x44>)
 80005fc:	68bb      	ldr	r3, [r7, #8]
 80005fe:	60d3      	str	r3, [r2, #12]
}
 8000600:	bf00      	nop
 8000602:	3714      	adds	r7, #20
 8000604:	46bd      	mov	sp, r7
 8000606:	bc80      	pop	{r7}
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	e000ed00 	.word	0xe000ed00

08000610 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000614:	4b04      	ldr	r3, [pc, #16]	; (8000628 <__NVIC_GetPriorityGrouping+0x18>)
 8000616:	68db      	ldr	r3, [r3, #12]
 8000618:	0a1b      	lsrs	r3, r3, #8
 800061a:	f003 0307 	and.w	r3, r3, #7
}
 800061e:	4618      	mov	r0, r3
 8000620:	46bd      	mov	sp, r7
 8000622:	bc80      	pop	{r7}
 8000624:	4770      	bx	lr
 8000626:	bf00      	nop
 8000628:	e000ed00 	.word	0xe000ed00

0800062c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800062c:	b480      	push	{r7}
 800062e:	b083      	sub	sp, #12
 8000630:	af00      	add	r7, sp, #0
 8000632:	4603      	mov	r3, r0
 8000634:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800063a:	2b00      	cmp	r3, #0
 800063c:	db0b      	blt.n	8000656 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800063e:	79fb      	ldrb	r3, [r7, #7]
 8000640:	f003 021f 	and.w	r2, r3, #31
 8000644:	4906      	ldr	r1, [pc, #24]	; (8000660 <__NVIC_EnableIRQ+0x34>)
 8000646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800064a:	095b      	lsrs	r3, r3, #5
 800064c:	2001      	movs	r0, #1
 800064e:	fa00 f202 	lsl.w	r2, r0, r2
 8000652:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000656:	bf00      	nop
 8000658:	370c      	adds	r7, #12
 800065a:	46bd      	mov	sp, r7
 800065c:	bc80      	pop	{r7}
 800065e:	4770      	bx	lr
 8000660:	e000e100 	.word	0xe000e100

08000664 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	4603      	mov	r3, r0
 800066c:	6039      	str	r1, [r7, #0]
 800066e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000674:	2b00      	cmp	r3, #0
 8000676:	db0a      	blt.n	800068e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000678:	683b      	ldr	r3, [r7, #0]
 800067a:	b2da      	uxtb	r2, r3
 800067c:	490c      	ldr	r1, [pc, #48]	; (80006b0 <__NVIC_SetPriority+0x4c>)
 800067e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000682:	0112      	lsls	r2, r2, #4
 8000684:	b2d2      	uxtb	r2, r2
 8000686:	440b      	add	r3, r1
 8000688:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800068c:	e00a      	b.n	80006a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	b2da      	uxtb	r2, r3
 8000692:	4908      	ldr	r1, [pc, #32]	; (80006b4 <__NVIC_SetPriority+0x50>)
 8000694:	79fb      	ldrb	r3, [r7, #7]
 8000696:	f003 030f 	and.w	r3, r3, #15
 800069a:	3b04      	subs	r3, #4
 800069c:	0112      	lsls	r2, r2, #4
 800069e:	b2d2      	uxtb	r2, r2
 80006a0:	440b      	add	r3, r1
 80006a2:	761a      	strb	r2, [r3, #24]
}
 80006a4:	bf00      	nop
 80006a6:	370c      	adds	r7, #12
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bc80      	pop	{r7}
 80006ac:	4770      	bx	lr
 80006ae:	bf00      	nop
 80006b0:	e000e100 	.word	0xe000e100
 80006b4:	e000ed00 	.word	0xe000ed00

080006b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b089      	sub	sp, #36	; 0x24
 80006bc:	af00      	add	r7, sp, #0
 80006be:	60f8      	str	r0, [r7, #12]
 80006c0:	60b9      	str	r1, [r7, #8]
 80006c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	f003 0307 	and.w	r3, r3, #7
 80006ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006cc:	69fb      	ldr	r3, [r7, #28]
 80006ce:	f1c3 0307 	rsb	r3, r3, #7
 80006d2:	2b04      	cmp	r3, #4
 80006d4:	bf28      	it	cs
 80006d6:	2304      	movcs	r3, #4
 80006d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006da:	69fb      	ldr	r3, [r7, #28]
 80006dc:	3304      	adds	r3, #4
 80006de:	2b06      	cmp	r3, #6
 80006e0:	d902      	bls.n	80006e8 <NVIC_EncodePriority+0x30>
 80006e2:	69fb      	ldr	r3, [r7, #28]
 80006e4:	3b03      	subs	r3, #3
 80006e6:	e000      	b.n	80006ea <NVIC_EncodePriority+0x32>
 80006e8:	2300      	movs	r3, #0
 80006ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80006f0:	69bb      	ldr	r3, [r7, #24]
 80006f2:	fa02 f303 	lsl.w	r3, r2, r3
 80006f6:	43da      	mvns	r2, r3
 80006f8:	68bb      	ldr	r3, [r7, #8]
 80006fa:	401a      	ands	r2, r3
 80006fc:	697b      	ldr	r3, [r7, #20]
 80006fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000700:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000704:	697b      	ldr	r3, [r7, #20]
 8000706:	fa01 f303 	lsl.w	r3, r1, r3
 800070a:	43d9      	mvns	r1, r3
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000710:	4313      	orrs	r3, r2
         );
}
 8000712:	4618      	mov	r0, r3
 8000714:	3724      	adds	r7, #36	; 0x24
 8000716:	46bd      	mov	sp, r7
 8000718:	bc80      	pop	{r7}
 800071a:	4770      	bx	lr

0800071c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	3b01      	subs	r3, #1
 8000728:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800072c:	d301      	bcc.n	8000732 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800072e:	2301      	movs	r3, #1
 8000730:	e00f      	b.n	8000752 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000732:	4a0a      	ldr	r2, [pc, #40]	; (800075c <SysTick_Config+0x40>)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	3b01      	subs	r3, #1
 8000738:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800073a:	210f      	movs	r1, #15
 800073c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000740:	f7ff ff90 	bl	8000664 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000744:	4b05      	ldr	r3, [pc, #20]	; (800075c <SysTick_Config+0x40>)
 8000746:	2200      	movs	r2, #0
 8000748:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800074a:	4b04      	ldr	r3, [pc, #16]	; (800075c <SysTick_Config+0x40>)
 800074c:	2207      	movs	r2, #7
 800074e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000750:	2300      	movs	r3, #0
}
 8000752:	4618      	mov	r0, r3
 8000754:	3708      	adds	r7, #8
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	e000e010 	.word	0xe000e010

08000760 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000768:	6878      	ldr	r0, [r7, #4]
 800076a:	f7ff ff2d 	bl	80005c8 <__NVIC_SetPriorityGrouping>
}
 800076e:	bf00      	nop
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}

08000776 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000776:	b580      	push	{r7, lr}
 8000778:	b086      	sub	sp, #24
 800077a:	af00      	add	r7, sp, #0
 800077c:	4603      	mov	r3, r0
 800077e:	60b9      	str	r1, [r7, #8]
 8000780:	607a      	str	r2, [r7, #4]
 8000782:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000784:	2300      	movs	r3, #0
 8000786:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000788:	f7ff ff42 	bl	8000610 <__NVIC_GetPriorityGrouping>
 800078c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800078e:	687a      	ldr	r2, [r7, #4]
 8000790:	68b9      	ldr	r1, [r7, #8]
 8000792:	6978      	ldr	r0, [r7, #20]
 8000794:	f7ff ff90 	bl	80006b8 <NVIC_EncodePriority>
 8000798:	4602      	mov	r2, r0
 800079a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800079e:	4611      	mov	r1, r2
 80007a0:	4618      	mov	r0, r3
 80007a2:	f7ff ff5f 	bl	8000664 <__NVIC_SetPriority>
}
 80007a6:	bf00      	nop
 80007a8:	3718      	adds	r7, #24
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}

080007ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007ae:	b580      	push	{r7, lr}
 80007b0:	b082      	sub	sp, #8
 80007b2:	af00      	add	r7, sp, #0
 80007b4:	4603      	mov	r3, r0
 80007b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007bc:	4618      	mov	r0, r3
 80007be:	f7ff ff35 	bl	800062c <__NVIC_EnableIRQ>
}
 80007c2:	bf00      	nop
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}

080007ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007ca:	b580      	push	{r7, lr}
 80007cc:	b082      	sub	sp, #8
 80007ce:	af00      	add	r7, sp, #0
 80007d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007d2:	6878      	ldr	r0, [r7, #4]
 80007d4:	f7ff ffa2 	bl	800071c <SysTick_Config>
 80007d8:	4603      	mov	r3, r0
}
 80007da:	4618      	mov	r0, r3
 80007dc:	3708      	adds	r7, #8
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
	...

080007e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b08b      	sub	sp, #44	; 0x2c
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
 80007ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007ee:	2300      	movs	r3, #0
 80007f0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80007f2:	2300      	movs	r3, #0
 80007f4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007f6:	e127      	b.n	8000a48 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80007f8:	2201      	movs	r2, #1
 80007fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007fc:	fa02 f303 	lsl.w	r3, r2, r3
 8000800:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000802:	683b      	ldr	r3, [r7, #0]
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	69fa      	ldr	r2, [r7, #28]
 8000808:	4013      	ands	r3, r2
 800080a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800080c:	69ba      	ldr	r2, [r7, #24]
 800080e:	69fb      	ldr	r3, [r7, #28]
 8000810:	429a      	cmp	r2, r3
 8000812:	f040 8116 	bne.w	8000a42 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	685b      	ldr	r3, [r3, #4]
 800081a:	2b12      	cmp	r3, #18
 800081c:	d034      	beq.n	8000888 <HAL_GPIO_Init+0xa4>
 800081e:	2b12      	cmp	r3, #18
 8000820:	d80d      	bhi.n	800083e <HAL_GPIO_Init+0x5a>
 8000822:	2b02      	cmp	r3, #2
 8000824:	d02b      	beq.n	800087e <HAL_GPIO_Init+0x9a>
 8000826:	2b02      	cmp	r3, #2
 8000828:	d804      	bhi.n	8000834 <HAL_GPIO_Init+0x50>
 800082a:	2b00      	cmp	r3, #0
 800082c:	d031      	beq.n	8000892 <HAL_GPIO_Init+0xae>
 800082e:	2b01      	cmp	r3, #1
 8000830:	d01c      	beq.n	800086c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000832:	e048      	b.n	80008c6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000834:	2b03      	cmp	r3, #3
 8000836:	d043      	beq.n	80008c0 <HAL_GPIO_Init+0xdc>
 8000838:	2b11      	cmp	r3, #17
 800083a:	d01b      	beq.n	8000874 <HAL_GPIO_Init+0x90>
          break;
 800083c:	e043      	b.n	80008c6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800083e:	4a89      	ldr	r2, [pc, #548]	; (8000a64 <HAL_GPIO_Init+0x280>)
 8000840:	4293      	cmp	r3, r2
 8000842:	d026      	beq.n	8000892 <HAL_GPIO_Init+0xae>
 8000844:	4a87      	ldr	r2, [pc, #540]	; (8000a64 <HAL_GPIO_Init+0x280>)
 8000846:	4293      	cmp	r3, r2
 8000848:	d806      	bhi.n	8000858 <HAL_GPIO_Init+0x74>
 800084a:	4a87      	ldr	r2, [pc, #540]	; (8000a68 <HAL_GPIO_Init+0x284>)
 800084c:	4293      	cmp	r3, r2
 800084e:	d020      	beq.n	8000892 <HAL_GPIO_Init+0xae>
 8000850:	4a86      	ldr	r2, [pc, #536]	; (8000a6c <HAL_GPIO_Init+0x288>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d01d      	beq.n	8000892 <HAL_GPIO_Init+0xae>
          break;
 8000856:	e036      	b.n	80008c6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000858:	4a85      	ldr	r2, [pc, #532]	; (8000a70 <HAL_GPIO_Init+0x28c>)
 800085a:	4293      	cmp	r3, r2
 800085c:	d019      	beq.n	8000892 <HAL_GPIO_Init+0xae>
 800085e:	4a85      	ldr	r2, [pc, #532]	; (8000a74 <HAL_GPIO_Init+0x290>)
 8000860:	4293      	cmp	r3, r2
 8000862:	d016      	beq.n	8000892 <HAL_GPIO_Init+0xae>
 8000864:	4a84      	ldr	r2, [pc, #528]	; (8000a78 <HAL_GPIO_Init+0x294>)
 8000866:	4293      	cmp	r3, r2
 8000868:	d013      	beq.n	8000892 <HAL_GPIO_Init+0xae>
          break;
 800086a:	e02c      	b.n	80008c6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800086c:	683b      	ldr	r3, [r7, #0]
 800086e:	68db      	ldr	r3, [r3, #12]
 8000870:	623b      	str	r3, [r7, #32]
          break;
 8000872:	e028      	b.n	80008c6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000874:	683b      	ldr	r3, [r7, #0]
 8000876:	68db      	ldr	r3, [r3, #12]
 8000878:	3304      	adds	r3, #4
 800087a:	623b      	str	r3, [r7, #32]
          break;
 800087c:	e023      	b.n	80008c6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	68db      	ldr	r3, [r3, #12]
 8000882:	3308      	adds	r3, #8
 8000884:	623b      	str	r3, [r7, #32]
          break;
 8000886:	e01e      	b.n	80008c6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000888:	683b      	ldr	r3, [r7, #0]
 800088a:	68db      	ldr	r3, [r3, #12]
 800088c:	330c      	adds	r3, #12
 800088e:	623b      	str	r3, [r7, #32]
          break;
 8000890:	e019      	b.n	80008c6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	689b      	ldr	r3, [r3, #8]
 8000896:	2b00      	cmp	r3, #0
 8000898:	d102      	bne.n	80008a0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800089a:	2304      	movs	r3, #4
 800089c:	623b      	str	r3, [r7, #32]
          break;
 800089e:	e012      	b.n	80008c6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	689b      	ldr	r3, [r3, #8]
 80008a4:	2b01      	cmp	r3, #1
 80008a6:	d105      	bne.n	80008b4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008a8:	2308      	movs	r3, #8
 80008aa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	69fa      	ldr	r2, [r7, #28]
 80008b0:	611a      	str	r2, [r3, #16]
          break;
 80008b2:	e008      	b.n	80008c6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008b4:	2308      	movs	r3, #8
 80008b6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	69fa      	ldr	r2, [r7, #28]
 80008bc:	615a      	str	r2, [r3, #20]
          break;
 80008be:	e002      	b.n	80008c6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80008c0:	2300      	movs	r3, #0
 80008c2:	623b      	str	r3, [r7, #32]
          break;
 80008c4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80008c6:	69bb      	ldr	r3, [r7, #24]
 80008c8:	2bff      	cmp	r3, #255	; 0xff
 80008ca:	d801      	bhi.n	80008d0 <HAL_GPIO_Init+0xec>
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	e001      	b.n	80008d4 <HAL_GPIO_Init+0xf0>
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	3304      	adds	r3, #4
 80008d4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80008d6:	69bb      	ldr	r3, [r7, #24]
 80008d8:	2bff      	cmp	r3, #255	; 0xff
 80008da:	d802      	bhi.n	80008e2 <HAL_GPIO_Init+0xfe>
 80008dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008de:	009b      	lsls	r3, r3, #2
 80008e0:	e002      	b.n	80008e8 <HAL_GPIO_Init+0x104>
 80008e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008e4:	3b08      	subs	r3, #8
 80008e6:	009b      	lsls	r3, r3, #2
 80008e8:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80008ea:	697b      	ldr	r3, [r7, #20]
 80008ec:	681a      	ldr	r2, [r3, #0]
 80008ee:	210f      	movs	r1, #15
 80008f0:	693b      	ldr	r3, [r7, #16]
 80008f2:	fa01 f303 	lsl.w	r3, r1, r3
 80008f6:	43db      	mvns	r3, r3
 80008f8:	401a      	ands	r2, r3
 80008fa:	6a39      	ldr	r1, [r7, #32]
 80008fc:	693b      	ldr	r3, [r7, #16]
 80008fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000902:	431a      	orrs	r2, r3
 8000904:	697b      	ldr	r3, [r7, #20]
 8000906:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	685b      	ldr	r3, [r3, #4]
 800090c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000910:	2b00      	cmp	r3, #0
 8000912:	f000 8096 	beq.w	8000a42 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000916:	4b59      	ldr	r3, [pc, #356]	; (8000a7c <HAL_GPIO_Init+0x298>)
 8000918:	699b      	ldr	r3, [r3, #24]
 800091a:	4a58      	ldr	r2, [pc, #352]	; (8000a7c <HAL_GPIO_Init+0x298>)
 800091c:	f043 0301 	orr.w	r3, r3, #1
 8000920:	6193      	str	r3, [r2, #24]
 8000922:	4b56      	ldr	r3, [pc, #344]	; (8000a7c <HAL_GPIO_Init+0x298>)
 8000924:	699b      	ldr	r3, [r3, #24]
 8000926:	f003 0301 	and.w	r3, r3, #1
 800092a:	60bb      	str	r3, [r7, #8]
 800092c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800092e:	4a54      	ldr	r2, [pc, #336]	; (8000a80 <HAL_GPIO_Init+0x29c>)
 8000930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000932:	089b      	lsrs	r3, r3, #2
 8000934:	3302      	adds	r3, #2
 8000936:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800093a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800093c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800093e:	f003 0303 	and.w	r3, r3, #3
 8000942:	009b      	lsls	r3, r3, #2
 8000944:	220f      	movs	r2, #15
 8000946:	fa02 f303 	lsl.w	r3, r2, r3
 800094a:	43db      	mvns	r3, r3
 800094c:	68fa      	ldr	r2, [r7, #12]
 800094e:	4013      	ands	r3, r2
 8000950:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4a4b      	ldr	r2, [pc, #300]	; (8000a84 <HAL_GPIO_Init+0x2a0>)
 8000956:	4293      	cmp	r3, r2
 8000958:	d013      	beq.n	8000982 <HAL_GPIO_Init+0x19e>
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	4a4a      	ldr	r2, [pc, #296]	; (8000a88 <HAL_GPIO_Init+0x2a4>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d00d      	beq.n	800097e <HAL_GPIO_Init+0x19a>
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	4a49      	ldr	r2, [pc, #292]	; (8000a8c <HAL_GPIO_Init+0x2a8>)
 8000966:	4293      	cmp	r3, r2
 8000968:	d007      	beq.n	800097a <HAL_GPIO_Init+0x196>
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	4a48      	ldr	r2, [pc, #288]	; (8000a90 <HAL_GPIO_Init+0x2ac>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d101      	bne.n	8000976 <HAL_GPIO_Init+0x192>
 8000972:	2303      	movs	r3, #3
 8000974:	e006      	b.n	8000984 <HAL_GPIO_Init+0x1a0>
 8000976:	2304      	movs	r3, #4
 8000978:	e004      	b.n	8000984 <HAL_GPIO_Init+0x1a0>
 800097a:	2302      	movs	r3, #2
 800097c:	e002      	b.n	8000984 <HAL_GPIO_Init+0x1a0>
 800097e:	2301      	movs	r3, #1
 8000980:	e000      	b.n	8000984 <HAL_GPIO_Init+0x1a0>
 8000982:	2300      	movs	r3, #0
 8000984:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000986:	f002 0203 	and.w	r2, r2, #3
 800098a:	0092      	lsls	r2, r2, #2
 800098c:	4093      	lsls	r3, r2
 800098e:	68fa      	ldr	r2, [r7, #12]
 8000990:	4313      	orrs	r3, r2
 8000992:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000994:	493a      	ldr	r1, [pc, #232]	; (8000a80 <HAL_GPIO_Init+0x29c>)
 8000996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000998:	089b      	lsrs	r3, r3, #2
 800099a:	3302      	adds	r3, #2
 800099c:	68fa      	ldr	r2, [r7, #12]
 800099e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	685b      	ldr	r3, [r3, #4]
 80009a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d006      	beq.n	80009bc <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80009ae:	4b39      	ldr	r3, [pc, #228]	; (8000a94 <HAL_GPIO_Init+0x2b0>)
 80009b0:	681a      	ldr	r2, [r3, #0]
 80009b2:	4938      	ldr	r1, [pc, #224]	; (8000a94 <HAL_GPIO_Init+0x2b0>)
 80009b4:	69bb      	ldr	r3, [r7, #24]
 80009b6:	4313      	orrs	r3, r2
 80009b8:	600b      	str	r3, [r1, #0]
 80009ba:	e006      	b.n	80009ca <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80009bc:	4b35      	ldr	r3, [pc, #212]	; (8000a94 <HAL_GPIO_Init+0x2b0>)
 80009be:	681a      	ldr	r2, [r3, #0]
 80009c0:	69bb      	ldr	r3, [r7, #24]
 80009c2:	43db      	mvns	r3, r3
 80009c4:	4933      	ldr	r1, [pc, #204]	; (8000a94 <HAL_GPIO_Init+0x2b0>)
 80009c6:	4013      	ands	r3, r2
 80009c8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80009ca:	683b      	ldr	r3, [r7, #0]
 80009cc:	685b      	ldr	r3, [r3, #4]
 80009ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d006      	beq.n	80009e4 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80009d6:	4b2f      	ldr	r3, [pc, #188]	; (8000a94 <HAL_GPIO_Init+0x2b0>)
 80009d8:	685a      	ldr	r2, [r3, #4]
 80009da:	492e      	ldr	r1, [pc, #184]	; (8000a94 <HAL_GPIO_Init+0x2b0>)
 80009dc:	69bb      	ldr	r3, [r7, #24]
 80009de:	4313      	orrs	r3, r2
 80009e0:	604b      	str	r3, [r1, #4]
 80009e2:	e006      	b.n	80009f2 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80009e4:	4b2b      	ldr	r3, [pc, #172]	; (8000a94 <HAL_GPIO_Init+0x2b0>)
 80009e6:	685a      	ldr	r2, [r3, #4]
 80009e8:	69bb      	ldr	r3, [r7, #24]
 80009ea:	43db      	mvns	r3, r3
 80009ec:	4929      	ldr	r1, [pc, #164]	; (8000a94 <HAL_GPIO_Init+0x2b0>)
 80009ee:	4013      	ands	r3, r2
 80009f0:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d006      	beq.n	8000a0c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80009fe:	4b25      	ldr	r3, [pc, #148]	; (8000a94 <HAL_GPIO_Init+0x2b0>)
 8000a00:	689a      	ldr	r2, [r3, #8]
 8000a02:	4924      	ldr	r1, [pc, #144]	; (8000a94 <HAL_GPIO_Init+0x2b0>)
 8000a04:	69bb      	ldr	r3, [r7, #24]
 8000a06:	4313      	orrs	r3, r2
 8000a08:	608b      	str	r3, [r1, #8]
 8000a0a:	e006      	b.n	8000a1a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000a0c:	4b21      	ldr	r3, [pc, #132]	; (8000a94 <HAL_GPIO_Init+0x2b0>)
 8000a0e:	689a      	ldr	r2, [r3, #8]
 8000a10:	69bb      	ldr	r3, [r7, #24]
 8000a12:	43db      	mvns	r3, r3
 8000a14:	491f      	ldr	r1, [pc, #124]	; (8000a94 <HAL_GPIO_Init+0x2b0>)
 8000a16:	4013      	ands	r3, r2
 8000a18:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	685b      	ldr	r3, [r3, #4]
 8000a1e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d006      	beq.n	8000a34 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000a26:	4b1b      	ldr	r3, [pc, #108]	; (8000a94 <HAL_GPIO_Init+0x2b0>)
 8000a28:	68da      	ldr	r2, [r3, #12]
 8000a2a:	491a      	ldr	r1, [pc, #104]	; (8000a94 <HAL_GPIO_Init+0x2b0>)
 8000a2c:	69bb      	ldr	r3, [r7, #24]
 8000a2e:	4313      	orrs	r3, r2
 8000a30:	60cb      	str	r3, [r1, #12]
 8000a32:	e006      	b.n	8000a42 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000a34:	4b17      	ldr	r3, [pc, #92]	; (8000a94 <HAL_GPIO_Init+0x2b0>)
 8000a36:	68da      	ldr	r2, [r3, #12]
 8000a38:	69bb      	ldr	r3, [r7, #24]
 8000a3a:	43db      	mvns	r3, r3
 8000a3c:	4915      	ldr	r1, [pc, #84]	; (8000a94 <HAL_GPIO_Init+0x2b0>)
 8000a3e:	4013      	ands	r3, r2
 8000a40:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a44:	3301      	adds	r3, #1
 8000a46:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	681a      	ldr	r2, [r3, #0]
 8000a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a4e:	fa22 f303 	lsr.w	r3, r2, r3
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	f47f aed0 	bne.w	80007f8 <HAL_GPIO_Init+0x14>
  }
}
 8000a58:	bf00      	nop
 8000a5a:	372c      	adds	r7, #44	; 0x2c
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bc80      	pop	{r7}
 8000a60:	4770      	bx	lr
 8000a62:	bf00      	nop
 8000a64:	10210000 	.word	0x10210000
 8000a68:	10110000 	.word	0x10110000
 8000a6c:	10120000 	.word	0x10120000
 8000a70:	10310000 	.word	0x10310000
 8000a74:	10320000 	.word	0x10320000
 8000a78:	10220000 	.word	0x10220000
 8000a7c:	40021000 	.word	0x40021000
 8000a80:	40010000 	.word	0x40010000
 8000a84:	40010800 	.word	0x40010800
 8000a88:	40010c00 	.word	0x40010c00
 8000a8c:	40011000 	.word	0x40011000
 8000a90:	40011400 	.word	0x40011400
 8000a94:	40010400 	.word	0x40010400

08000a98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b086      	sub	sp, #24
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d101      	bne.n	8000aaa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	e26c      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	f003 0301 	and.w	r3, r3, #1
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	f000 8087 	beq.w	8000bc6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ab8:	4b92      	ldr	r3, [pc, #584]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	f003 030c 	and.w	r3, r3, #12
 8000ac0:	2b04      	cmp	r3, #4
 8000ac2:	d00c      	beq.n	8000ade <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ac4:	4b8f      	ldr	r3, [pc, #572]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	f003 030c 	and.w	r3, r3, #12
 8000acc:	2b08      	cmp	r3, #8
 8000ace:	d112      	bne.n	8000af6 <HAL_RCC_OscConfig+0x5e>
 8000ad0:	4b8c      	ldr	r3, [pc, #560]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000ad2:	685b      	ldr	r3, [r3, #4]
 8000ad4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ad8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000adc:	d10b      	bne.n	8000af6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ade:	4b89      	ldr	r3, [pc, #548]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d06c      	beq.n	8000bc4 <HAL_RCC_OscConfig+0x12c>
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	685b      	ldr	r3, [r3, #4]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d168      	bne.n	8000bc4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000af2:	2301      	movs	r3, #1
 8000af4:	e246      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	685b      	ldr	r3, [r3, #4]
 8000afa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000afe:	d106      	bne.n	8000b0e <HAL_RCC_OscConfig+0x76>
 8000b00:	4b80      	ldr	r3, [pc, #512]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a7f      	ldr	r2, [pc, #508]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b0a:	6013      	str	r3, [r2, #0]
 8000b0c:	e02e      	b.n	8000b6c <HAL_RCC_OscConfig+0xd4>
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	685b      	ldr	r3, [r3, #4]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d10c      	bne.n	8000b30 <HAL_RCC_OscConfig+0x98>
 8000b16:	4b7b      	ldr	r3, [pc, #492]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4a7a      	ldr	r2, [pc, #488]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b20:	6013      	str	r3, [r2, #0]
 8000b22:	4b78      	ldr	r3, [pc, #480]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4a77      	ldr	r2, [pc, #476]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b28:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b2c:	6013      	str	r3, [r2, #0]
 8000b2e:	e01d      	b.n	8000b6c <HAL_RCC_OscConfig+0xd4>
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b38:	d10c      	bne.n	8000b54 <HAL_RCC_OscConfig+0xbc>
 8000b3a:	4b72      	ldr	r3, [pc, #456]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4a71      	ldr	r2, [pc, #452]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b44:	6013      	str	r3, [r2, #0]
 8000b46:	4b6f      	ldr	r3, [pc, #444]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4a6e      	ldr	r2, [pc, #440]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b50:	6013      	str	r3, [r2, #0]
 8000b52:	e00b      	b.n	8000b6c <HAL_RCC_OscConfig+0xd4>
 8000b54:	4b6b      	ldr	r3, [pc, #428]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a6a      	ldr	r2, [pc, #424]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b5e:	6013      	str	r3, [r2, #0]
 8000b60:	4b68      	ldr	r3, [pc, #416]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a67      	ldr	r2, [pc, #412]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b6a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d013      	beq.n	8000b9c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b74:	f7ff fd1e 	bl	80005b4 <HAL_GetTick>
 8000b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b7a:	e008      	b.n	8000b8e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b7c:	f7ff fd1a 	bl	80005b4 <HAL_GetTick>
 8000b80:	4602      	mov	r2, r0
 8000b82:	693b      	ldr	r3, [r7, #16]
 8000b84:	1ad3      	subs	r3, r2, r3
 8000b86:	2b64      	cmp	r3, #100	; 0x64
 8000b88:	d901      	bls.n	8000b8e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000b8a:	2303      	movs	r3, #3
 8000b8c:	e1fa      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b8e:	4b5d      	ldr	r3, [pc, #372]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d0f0      	beq.n	8000b7c <HAL_RCC_OscConfig+0xe4>
 8000b9a:	e014      	b.n	8000bc6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b9c:	f7ff fd0a 	bl	80005b4 <HAL_GetTick>
 8000ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ba2:	e008      	b.n	8000bb6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ba4:	f7ff fd06 	bl	80005b4 <HAL_GetTick>
 8000ba8:	4602      	mov	r2, r0
 8000baa:	693b      	ldr	r3, [r7, #16]
 8000bac:	1ad3      	subs	r3, r2, r3
 8000bae:	2b64      	cmp	r3, #100	; 0x64
 8000bb0:	d901      	bls.n	8000bb6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000bb2:	2303      	movs	r3, #3
 8000bb4:	e1e6      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bb6:	4b53      	ldr	r3, [pc, #332]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d1f0      	bne.n	8000ba4 <HAL_RCC_OscConfig+0x10c>
 8000bc2:	e000      	b.n	8000bc6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f003 0302 	and.w	r3, r3, #2
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d063      	beq.n	8000c9a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000bd2:	4b4c      	ldr	r3, [pc, #304]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	f003 030c 	and.w	r3, r3, #12
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d00b      	beq.n	8000bf6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000bde:	4b49      	ldr	r3, [pc, #292]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	f003 030c 	and.w	r3, r3, #12
 8000be6:	2b08      	cmp	r3, #8
 8000be8:	d11c      	bne.n	8000c24 <HAL_RCC_OscConfig+0x18c>
 8000bea:	4b46      	ldr	r3, [pc, #280]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d116      	bne.n	8000c24 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bf6:	4b43      	ldr	r3, [pc, #268]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	f003 0302 	and.w	r3, r3, #2
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d005      	beq.n	8000c0e <HAL_RCC_OscConfig+0x176>
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	691b      	ldr	r3, [r3, #16]
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d001      	beq.n	8000c0e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e1ba      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c0e:	4b3d      	ldr	r3, [pc, #244]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	695b      	ldr	r3, [r3, #20]
 8000c1a:	00db      	lsls	r3, r3, #3
 8000c1c:	4939      	ldr	r1, [pc, #228]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000c1e:	4313      	orrs	r3, r2
 8000c20:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c22:	e03a      	b.n	8000c9a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	691b      	ldr	r3, [r3, #16]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d020      	beq.n	8000c6e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c2c:	4b36      	ldr	r3, [pc, #216]	; (8000d08 <HAL_RCC_OscConfig+0x270>)
 8000c2e:	2201      	movs	r2, #1
 8000c30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c32:	f7ff fcbf 	bl	80005b4 <HAL_GetTick>
 8000c36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c38:	e008      	b.n	8000c4c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c3a:	f7ff fcbb 	bl	80005b4 <HAL_GetTick>
 8000c3e:	4602      	mov	r2, r0
 8000c40:	693b      	ldr	r3, [r7, #16]
 8000c42:	1ad3      	subs	r3, r2, r3
 8000c44:	2b02      	cmp	r3, #2
 8000c46:	d901      	bls.n	8000c4c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000c48:	2303      	movs	r3, #3
 8000c4a:	e19b      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c4c:	4b2d      	ldr	r3, [pc, #180]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f003 0302 	and.w	r3, r3, #2
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d0f0      	beq.n	8000c3a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c58:	4b2a      	ldr	r3, [pc, #168]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	695b      	ldr	r3, [r3, #20]
 8000c64:	00db      	lsls	r3, r3, #3
 8000c66:	4927      	ldr	r1, [pc, #156]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	600b      	str	r3, [r1, #0]
 8000c6c:	e015      	b.n	8000c9a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c6e:	4b26      	ldr	r3, [pc, #152]	; (8000d08 <HAL_RCC_OscConfig+0x270>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c74:	f7ff fc9e 	bl	80005b4 <HAL_GetTick>
 8000c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c7a:	e008      	b.n	8000c8e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c7c:	f7ff fc9a 	bl	80005b4 <HAL_GetTick>
 8000c80:	4602      	mov	r2, r0
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	1ad3      	subs	r3, r2, r3
 8000c86:	2b02      	cmp	r3, #2
 8000c88:	d901      	bls.n	8000c8e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000c8a:	2303      	movs	r3, #3
 8000c8c:	e17a      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c8e:	4b1d      	ldr	r3, [pc, #116]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	f003 0302 	and.w	r3, r3, #2
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d1f0      	bne.n	8000c7c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	f003 0308 	and.w	r3, r3, #8
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d03a      	beq.n	8000d1c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	699b      	ldr	r3, [r3, #24]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d019      	beq.n	8000ce2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000cae:	4b17      	ldr	r3, [pc, #92]	; (8000d0c <HAL_RCC_OscConfig+0x274>)
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cb4:	f7ff fc7e 	bl	80005b4 <HAL_GetTick>
 8000cb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cba:	e008      	b.n	8000cce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cbc:	f7ff fc7a 	bl	80005b4 <HAL_GetTick>
 8000cc0:	4602      	mov	r2, r0
 8000cc2:	693b      	ldr	r3, [r7, #16]
 8000cc4:	1ad3      	subs	r3, r2, r3
 8000cc6:	2b02      	cmp	r3, #2
 8000cc8:	d901      	bls.n	8000cce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000cca:	2303      	movs	r3, #3
 8000ccc:	e15a      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cce:	4b0d      	ldr	r3, [pc, #52]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cd2:	f003 0302 	and.w	r3, r3, #2
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d0f0      	beq.n	8000cbc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000cda:	2001      	movs	r0, #1
 8000cdc:	f000 faa8 	bl	8001230 <RCC_Delay>
 8000ce0:	e01c      	b.n	8000d1c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ce2:	4b0a      	ldr	r3, [pc, #40]	; (8000d0c <HAL_RCC_OscConfig+0x274>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ce8:	f7ff fc64 	bl	80005b4 <HAL_GetTick>
 8000cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cee:	e00f      	b.n	8000d10 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cf0:	f7ff fc60 	bl	80005b4 <HAL_GetTick>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	693b      	ldr	r3, [r7, #16]
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	2b02      	cmp	r3, #2
 8000cfc:	d908      	bls.n	8000d10 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000cfe:	2303      	movs	r3, #3
 8000d00:	e140      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
 8000d02:	bf00      	nop
 8000d04:	40021000 	.word	0x40021000
 8000d08:	42420000 	.word	0x42420000
 8000d0c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d10:	4b9e      	ldr	r3, [pc, #632]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d14:	f003 0302 	and.w	r3, r3, #2
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d1e9      	bne.n	8000cf0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f003 0304 	and.w	r3, r3, #4
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	f000 80a6 	beq.w	8000e76 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d2e:	4b97      	ldr	r3, [pc, #604]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000d30:	69db      	ldr	r3, [r3, #28]
 8000d32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d10d      	bne.n	8000d56 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d3a:	4b94      	ldr	r3, [pc, #592]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000d3c:	69db      	ldr	r3, [r3, #28]
 8000d3e:	4a93      	ldr	r2, [pc, #588]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000d40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d44:	61d3      	str	r3, [r2, #28]
 8000d46:	4b91      	ldr	r3, [pc, #580]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000d48:	69db      	ldr	r3, [r3, #28]
 8000d4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d4e:	60bb      	str	r3, [r7, #8]
 8000d50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d52:	2301      	movs	r3, #1
 8000d54:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d56:	4b8e      	ldr	r3, [pc, #568]	; (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d118      	bne.n	8000d94 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d62:	4b8b      	ldr	r3, [pc, #556]	; (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4a8a      	ldr	r2, [pc, #552]	; (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000d68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d6e:	f7ff fc21 	bl	80005b4 <HAL_GetTick>
 8000d72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d74:	e008      	b.n	8000d88 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d76:	f7ff fc1d 	bl	80005b4 <HAL_GetTick>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	693b      	ldr	r3, [r7, #16]
 8000d7e:	1ad3      	subs	r3, r2, r3
 8000d80:	2b64      	cmp	r3, #100	; 0x64
 8000d82:	d901      	bls.n	8000d88 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000d84:	2303      	movs	r3, #3
 8000d86:	e0fd      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d88:	4b81      	ldr	r3, [pc, #516]	; (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d0f0      	beq.n	8000d76 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	68db      	ldr	r3, [r3, #12]
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d106      	bne.n	8000daa <HAL_RCC_OscConfig+0x312>
 8000d9c:	4b7b      	ldr	r3, [pc, #492]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000d9e:	6a1b      	ldr	r3, [r3, #32]
 8000da0:	4a7a      	ldr	r2, [pc, #488]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000da2:	f043 0301 	orr.w	r3, r3, #1
 8000da6:	6213      	str	r3, [r2, #32]
 8000da8:	e02d      	b.n	8000e06 <HAL_RCC_OscConfig+0x36e>
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	68db      	ldr	r3, [r3, #12]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d10c      	bne.n	8000dcc <HAL_RCC_OscConfig+0x334>
 8000db2:	4b76      	ldr	r3, [pc, #472]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000db4:	6a1b      	ldr	r3, [r3, #32]
 8000db6:	4a75      	ldr	r2, [pc, #468]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000db8:	f023 0301 	bic.w	r3, r3, #1
 8000dbc:	6213      	str	r3, [r2, #32]
 8000dbe:	4b73      	ldr	r3, [pc, #460]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000dc0:	6a1b      	ldr	r3, [r3, #32]
 8000dc2:	4a72      	ldr	r2, [pc, #456]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000dc4:	f023 0304 	bic.w	r3, r3, #4
 8000dc8:	6213      	str	r3, [r2, #32]
 8000dca:	e01c      	b.n	8000e06 <HAL_RCC_OscConfig+0x36e>
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	68db      	ldr	r3, [r3, #12]
 8000dd0:	2b05      	cmp	r3, #5
 8000dd2:	d10c      	bne.n	8000dee <HAL_RCC_OscConfig+0x356>
 8000dd4:	4b6d      	ldr	r3, [pc, #436]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000dd6:	6a1b      	ldr	r3, [r3, #32]
 8000dd8:	4a6c      	ldr	r2, [pc, #432]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000dda:	f043 0304 	orr.w	r3, r3, #4
 8000dde:	6213      	str	r3, [r2, #32]
 8000de0:	4b6a      	ldr	r3, [pc, #424]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000de2:	6a1b      	ldr	r3, [r3, #32]
 8000de4:	4a69      	ldr	r2, [pc, #420]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000de6:	f043 0301 	orr.w	r3, r3, #1
 8000dea:	6213      	str	r3, [r2, #32]
 8000dec:	e00b      	b.n	8000e06 <HAL_RCC_OscConfig+0x36e>
 8000dee:	4b67      	ldr	r3, [pc, #412]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000df0:	6a1b      	ldr	r3, [r3, #32]
 8000df2:	4a66      	ldr	r2, [pc, #408]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000df4:	f023 0301 	bic.w	r3, r3, #1
 8000df8:	6213      	str	r3, [r2, #32]
 8000dfa:	4b64      	ldr	r3, [pc, #400]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000dfc:	6a1b      	ldr	r3, [r3, #32]
 8000dfe:	4a63      	ldr	r2, [pc, #396]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000e00:	f023 0304 	bic.w	r3, r3, #4
 8000e04:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	68db      	ldr	r3, [r3, #12]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d015      	beq.n	8000e3a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e0e:	f7ff fbd1 	bl	80005b4 <HAL_GetTick>
 8000e12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e14:	e00a      	b.n	8000e2c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e16:	f7ff fbcd 	bl	80005b4 <HAL_GetTick>
 8000e1a:	4602      	mov	r2, r0
 8000e1c:	693b      	ldr	r3, [r7, #16]
 8000e1e:	1ad3      	subs	r3, r2, r3
 8000e20:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d901      	bls.n	8000e2c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000e28:	2303      	movs	r3, #3
 8000e2a:	e0ab      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e2c:	4b57      	ldr	r3, [pc, #348]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000e2e:	6a1b      	ldr	r3, [r3, #32]
 8000e30:	f003 0302 	and.w	r3, r3, #2
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d0ee      	beq.n	8000e16 <HAL_RCC_OscConfig+0x37e>
 8000e38:	e014      	b.n	8000e64 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e3a:	f7ff fbbb 	bl	80005b4 <HAL_GetTick>
 8000e3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e40:	e00a      	b.n	8000e58 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e42:	f7ff fbb7 	bl	80005b4 <HAL_GetTick>
 8000e46:	4602      	mov	r2, r0
 8000e48:	693b      	ldr	r3, [r7, #16]
 8000e4a:	1ad3      	subs	r3, r2, r3
 8000e4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d901      	bls.n	8000e58 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000e54:	2303      	movs	r3, #3
 8000e56:	e095      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e58:	4b4c      	ldr	r3, [pc, #304]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000e5a:	6a1b      	ldr	r3, [r3, #32]
 8000e5c:	f003 0302 	and.w	r3, r3, #2
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d1ee      	bne.n	8000e42 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000e64:	7dfb      	ldrb	r3, [r7, #23]
 8000e66:	2b01      	cmp	r3, #1
 8000e68:	d105      	bne.n	8000e76 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e6a:	4b48      	ldr	r3, [pc, #288]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000e6c:	69db      	ldr	r3, [r3, #28]
 8000e6e:	4a47      	ldr	r2, [pc, #284]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000e70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e74:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	69db      	ldr	r3, [r3, #28]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	f000 8081 	beq.w	8000f82 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e80:	4b42      	ldr	r3, [pc, #264]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	f003 030c 	and.w	r3, r3, #12
 8000e88:	2b08      	cmp	r3, #8
 8000e8a:	d061      	beq.n	8000f50 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	69db      	ldr	r3, [r3, #28]
 8000e90:	2b02      	cmp	r3, #2
 8000e92:	d146      	bne.n	8000f22 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e94:	4b3f      	ldr	r3, [pc, #252]	; (8000f94 <HAL_RCC_OscConfig+0x4fc>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e9a:	f7ff fb8b 	bl	80005b4 <HAL_GetTick>
 8000e9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ea0:	e008      	b.n	8000eb4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ea2:	f7ff fb87 	bl	80005b4 <HAL_GetTick>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	693b      	ldr	r3, [r7, #16]
 8000eaa:	1ad3      	subs	r3, r2, r3
 8000eac:	2b02      	cmp	r3, #2
 8000eae:	d901      	bls.n	8000eb4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000eb0:	2303      	movs	r3, #3
 8000eb2:	e067      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000eb4:	4b35      	ldr	r3, [pc, #212]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d1f0      	bne.n	8000ea2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6a1b      	ldr	r3, [r3, #32]
 8000ec4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ec8:	d108      	bne.n	8000edc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000eca:	4b30      	ldr	r3, [pc, #192]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	689b      	ldr	r3, [r3, #8]
 8000ed6:	492d      	ldr	r1, [pc, #180]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000edc:	4b2b      	ldr	r3, [pc, #172]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6a19      	ldr	r1, [r3, #32]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eec:	430b      	orrs	r3, r1
 8000eee:	4927      	ldr	r1, [pc, #156]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000ef4:	4b27      	ldr	r3, [pc, #156]	; (8000f94 <HAL_RCC_OscConfig+0x4fc>)
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000efa:	f7ff fb5b 	bl	80005b4 <HAL_GetTick>
 8000efe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f00:	e008      	b.n	8000f14 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f02:	f7ff fb57 	bl	80005b4 <HAL_GetTick>
 8000f06:	4602      	mov	r2, r0
 8000f08:	693b      	ldr	r3, [r7, #16]
 8000f0a:	1ad3      	subs	r3, r2, r3
 8000f0c:	2b02      	cmp	r3, #2
 8000f0e:	d901      	bls.n	8000f14 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000f10:	2303      	movs	r3, #3
 8000f12:	e037      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f14:	4b1d      	ldr	r3, [pc, #116]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d0f0      	beq.n	8000f02 <HAL_RCC_OscConfig+0x46a>
 8000f20:	e02f      	b.n	8000f82 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f22:	4b1c      	ldr	r3, [pc, #112]	; (8000f94 <HAL_RCC_OscConfig+0x4fc>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f28:	f7ff fb44 	bl	80005b4 <HAL_GetTick>
 8000f2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f2e:	e008      	b.n	8000f42 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f30:	f7ff fb40 	bl	80005b4 <HAL_GetTick>
 8000f34:	4602      	mov	r2, r0
 8000f36:	693b      	ldr	r3, [r7, #16]
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	2b02      	cmp	r3, #2
 8000f3c:	d901      	bls.n	8000f42 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000f3e:	2303      	movs	r3, #3
 8000f40:	e020      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f42:	4b12      	ldr	r3, [pc, #72]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d1f0      	bne.n	8000f30 <HAL_RCC_OscConfig+0x498>
 8000f4e:	e018      	b.n	8000f82 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	69db      	ldr	r3, [r3, #28]
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d101      	bne.n	8000f5c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	e013      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000f5c:	4b0b      	ldr	r3, [pc, #44]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6a1b      	ldr	r3, [r3, #32]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	d106      	bne.n	8000f7e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f7a:	429a      	cmp	r2, r3
 8000f7c:	d001      	beq.n	8000f82 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	e000      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000f82:	2300      	movs	r3, #0
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3718      	adds	r7, #24
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	40021000 	.word	0x40021000
 8000f90:	40007000 	.word	0x40007000
 8000f94:	42420060 	.word	0x42420060

08000f98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d101      	bne.n	8000fac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	e0d0      	b.n	800114e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000fac:	4b6a      	ldr	r3, [pc, #424]	; (8001158 <HAL_RCC_ClockConfig+0x1c0>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f003 0307 	and.w	r3, r3, #7
 8000fb4:	683a      	ldr	r2, [r7, #0]
 8000fb6:	429a      	cmp	r2, r3
 8000fb8:	d910      	bls.n	8000fdc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fba:	4b67      	ldr	r3, [pc, #412]	; (8001158 <HAL_RCC_ClockConfig+0x1c0>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f023 0207 	bic.w	r2, r3, #7
 8000fc2:	4965      	ldr	r1, [pc, #404]	; (8001158 <HAL_RCC_ClockConfig+0x1c0>)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fca:	4b63      	ldr	r3, [pc, #396]	; (8001158 <HAL_RCC_ClockConfig+0x1c0>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f003 0307 	and.w	r3, r3, #7
 8000fd2:	683a      	ldr	r2, [r7, #0]
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d001      	beq.n	8000fdc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	e0b8      	b.n	800114e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f003 0302 	and.w	r3, r3, #2
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d020      	beq.n	800102a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f003 0304 	and.w	r3, r3, #4
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d005      	beq.n	8001000 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000ff4:	4b59      	ldr	r3, [pc, #356]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	4a58      	ldr	r2, [pc, #352]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8000ffa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000ffe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f003 0308 	and.w	r3, r3, #8
 8001008:	2b00      	cmp	r3, #0
 800100a:	d005      	beq.n	8001018 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800100c:	4b53      	ldr	r3, [pc, #332]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	4a52      	ldr	r2, [pc, #328]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8001012:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001016:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001018:	4b50      	ldr	r3, [pc, #320]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	689b      	ldr	r3, [r3, #8]
 8001024:	494d      	ldr	r1, [pc, #308]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8001026:	4313      	orrs	r3, r2
 8001028:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f003 0301 	and.w	r3, r3, #1
 8001032:	2b00      	cmp	r3, #0
 8001034:	d040      	beq.n	80010b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	2b01      	cmp	r3, #1
 800103c:	d107      	bne.n	800104e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800103e:	4b47      	ldr	r3, [pc, #284]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001046:	2b00      	cmp	r3, #0
 8001048:	d115      	bne.n	8001076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e07f      	b.n	800114e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	2b02      	cmp	r3, #2
 8001054:	d107      	bne.n	8001066 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001056:	4b41      	ldr	r3, [pc, #260]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800105e:	2b00      	cmp	r3, #0
 8001060:	d109      	bne.n	8001076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001062:	2301      	movs	r3, #1
 8001064:	e073      	b.n	800114e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001066:	4b3d      	ldr	r3, [pc, #244]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f003 0302 	and.w	r3, r3, #2
 800106e:	2b00      	cmp	r3, #0
 8001070:	d101      	bne.n	8001076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001072:	2301      	movs	r3, #1
 8001074:	e06b      	b.n	800114e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001076:	4b39      	ldr	r3, [pc, #228]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f023 0203 	bic.w	r2, r3, #3
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	4936      	ldr	r1, [pc, #216]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8001084:	4313      	orrs	r3, r2
 8001086:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001088:	f7ff fa94 	bl	80005b4 <HAL_GetTick>
 800108c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800108e:	e00a      	b.n	80010a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001090:	f7ff fa90 	bl	80005b4 <HAL_GetTick>
 8001094:	4602      	mov	r2, r0
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	f241 3288 	movw	r2, #5000	; 0x1388
 800109e:	4293      	cmp	r3, r2
 80010a0:	d901      	bls.n	80010a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80010a2:	2303      	movs	r3, #3
 80010a4:	e053      	b.n	800114e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010a6:	4b2d      	ldr	r3, [pc, #180]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	f003 020c 	and.w	r2, r3, #12
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d1eb      	bne.n	8001090 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80010b8:	4b27      	ldr	r3, [pc, #156]	; (8001158 <HAL_RCC_ClockConfig+0x1c0>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f003 0307 	and.w	r3, r3, #7
 80010c0:	683a      	ldr	r2, [r7, #0]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d210      	bcs.n	80010e8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010c6:	4b24      	ldr	r3, [pc, #144]	; (8001158 <HAL_RCC_ClockConfig+0x1c0>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f023 0207 	bic.w	r2, r3, #7
 80010ce:	4922      	ldr	r1, [pc, #136]	; (8001158 <HAL_RCC_ClockConfig+0x1c0>)
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	4313      	orrs	r3, r2
 80010d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010d6:	4b20      	ldr	r3, [pc, #128]	; (8001158 <HAL_RCC_ClockConfig+0x1c0>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f003 0307 	and.w	r3, r3, #7
 80010de:	683a      	ldr	r2, [r7, #0]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d001      	beq.n	80010e8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e032      	b.n	800114e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f003 0304 	and.w	r3, r3, #4
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d008      	beq.n	8001106 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80010f4:	4b19      	ldr	r3, [pc, #100]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	4916      	ldr	r1, [pc, #88]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8001102:	4313      	orrs	r3, r2
 8001104:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f003 0308 	and.w	r3, r3, #8
 800110e:	2b00      	cmp	r3, #0
 8001110:	d009      	beq.n	8001126 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001112:	4b12      	ldr	r3, [pc, #72]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	691b      	ldr	r3, [r3, #16]
 800111e:	00db      	lsls	r3, r3, #3
 8001120:	490e      	ldr	r1, [pc, #56]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8001122:	4313      	orrs	r3, r2
 8001124:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001126:	f000 f821 	bl	800116c <HAL_RCC_GetSysClockFreq>
 800112a:	4601      	mov	r1, r0
 800112c:	4b0b      	ldr	r3, [pc, #44]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	091b      	lsrs	r3, r3, #4
 8001132:	f003 030f 	and.w	r3, r3, #15
 8001136:	4a0a      	ldr	r2, [pc, #40]	; (8001160 <HAL_RCC_ClockConfig+0x1c8>)
 8001138:	5cd3      	ldrb	r3, [r2, r3]
 800113a:	fa21 f303 	lsr.w	r3, r1, r3
 800113e:	4a09      	ldr	r2, [pc, #36]	; (8001164 <HAL_RCC_ClockConfig+0x1cc>)
 8001140:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001142:	4b09      	ldr	r3, [pc, #36]	; (8001168 <HAL_RCC_ClockConfig+0x1d0>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff f9f2 	bl	8000530 <HAL_InitTick>

  return HAL_OK;
 800114c:	2300      	movs	r3, #0
}
 800114e:	4618      	mov	r0, r3
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	40022000 	.word	0x40022000
 800115c:	40021000 	.word	0x40021000
 8001160:	08002070 	.word	0x08002070
 8001164:	20000000 	.word	0x20000000
 8001168:	20000004 	.word	0x20000004

0800116c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800116c:	b490      	push	{r4, r7}
 800116e:	b08a      	sub	sp, #40	; 0x28
 8001170:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001172:	4b2a      	ldr	r3, [pc, #168]	; (800121c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001174:	1d3c      	adds	r4, r7, #4
 8001176:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001178:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800117c:	4b28      	ldr	r3, [pc, #160]	; (8001220 <HAL_RCC_GetSysClockFreq+0xb4>)
 800117e:	881b      	ldrh	r3, [r3, #0]
 8001180:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001182:	2300      	movs	r3, #0
 8001184:	61fb      	str	r3, [r7, #28]
 8001186:	2300      	movs	r3, #0
 8001188:	61bb      	str	r3, [r7, #24]
 800118a:	2300      	movs	r3, #0
 800118c:	627b      	str	r3, [r7, #36]	; 0x24
 800118e:	2300      	movs	r3, #0
 8001190:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001192:	2300      	movs	r3, #0
 8001194:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001196:	4b23      	ldr	r3, [pc, #140]	; (8001224 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	f003 030c 	and.w	r3, r3, #12
 80011a2:	2b04      	cmp	r3, #4
 80011a4:	d002      	beq.n	80011ac <HAL_RCC_GetSysClockFreq+0x40>
 80011a6:	2b08      	cmp	r3, #8
 80011a8:	d003      	beq.n	80011b2 <HAL_RCC_GetSysClockFreq+0x46>
 80011aa:	e02d      	b.n	8001208 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80011ac:	4b1e      	ldr	r3, [pc, #120]	; (8001228 <HAL_RCC_GetSysClockFreq+0xbc>)
 80011ae:	623b      	str	r3, [r7, #32]
      break;
 80011b0:	e02d      	b.n	800120e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	0c9b      	lsrs	r3, r3, #18
 80011b6:	f003 030f 	and.w	r3, r3, #15
 80011ba:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80011be:	4413      	add	r3, r2
 80011c0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80011c4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d013      	beq.n	80011f8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80011d0:	4b14      	ldr	r3, [pc, #80]	; (8001224 <HAL_RCC_GetSysClockFreq+0xb8>)
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	0c5b      	lsrs	r3, r3, #17
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80011de:	4413      	add	r3, r2
 80011e0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80011e4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	4a0f      	ldr	r2, [pc, #60]	; (8001228 <HAL_RCC_GetSysClockFreq+0xbc>)
 80011ea:	fb02 f203 	mul.w	r2, r2, r3
 80011ee:	69bb      	ldr	r3, [r7, #24]
 80011f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80011f4:	627b      	str	r3, [r7, #36]	; 0x24
 80011f6:	e004      	b.n	8001202 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	4a0c      	ldr	r2, [pc, #48]	; (800122c <HAL_RCC_GetSysClockFreq+0xc0>)
 80011fc:	fb02 f303 	mul.w	r3, r2, r3
 8001200:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001204:	623b      	str	r3, [r7, #32]
      break;
 8001206:	e002      	b.n	800120e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001208:	4b07      	ldr	r3, [pc, #28]	; (8001228 <HAL_RCC_GetSysClockFreq+0xbc>)
 800120a:	623b      	str	r3, [r7, #32]
      break;
 800120c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800120e:	6a3b      	ldr	r3, [r7, #32]
}
 8001210:	4618      	mov	r0, r3
 8001212:	3728      	adds	r7, #40	; 0x28
 8001214:	46bd      	mov	sp, r7
 8001216:	bc90      	pop	{r4, r7}
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	0800205c 	.word	0x0800205c
 8001220:	0800206c 	.word	0x0800206c
 8001224:	40021000 	.word	0x40021000
 8001228:	007a1200 	.word	0x007a1200
 800122c:	003d0900 	.word	0x003d0900

08001230 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001230:	b480      	push	{r7}
 8001232:	b085      	sub	sp, #20
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001238:	4b0a      	ldr	r3, [pc, #40]	; (8001264 <RCC_Delay+0x34>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a0a      	ldr	r2, [pc, #40]	; (8001268 <RCC_Delay+0x38>)
 800123e:	fba2 2303 	umull	r2, r3, r2, r3
 8001242:	0a5b      	lsrs	r3, r3, #9
 8001244:	687a      	ldr	r2, [r7, #4]
 8001246:	fb02 f303 	mul.w	r3, r2, r3
 800124a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800124c:	bf00      	nop
  }
  while (Delay --);
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	1e5a      	subs	r2, r3, #1
 8001252:	60fa      	str	r2, [r7, #12]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d1f9      	bne.n	800124c <RCC_Delay+0x1c>
}
 8001258:	bf00      	nop
 800125a:	3714      	adds	r7, #20
 800125c:	46bd      	mov	sp, r7
 800125e:	bc80      	pop	{r7}
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	20000000 	.word	0x20000000
 8001268:	10624dd3 	.word	0x10624dd3

0800126c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b082      	sub	sp, #8
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d101      	bne.n	800127e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e041      	b.n	8001302 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001284:	b2db      	uxtb	r3, r3
 8001286:	2b00      	cmp	r3, #0
 8001288:	d106      	bne.n	8001298 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2200      	movs	r2, #0
 800128e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001292:	6878      	ldr	r0, [r7, #4]
 8001294:	f7ff f8cc 	bl	8000430 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	2202      	movs	r2, #2
 800129c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681a      	ldr	r2, [r3, #0]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	3304      	adds	r3, #4
 80012a8:	4619      	mov	r1, r3
 80012aa:	4610      	mov	r0, r2
 80012ac:	f000 fc04 	bl	8001ab8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2201      	movs	r2, #1
 80012b4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2201      	movs	r2, #1
 80012bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2201      	movs	r2, #1
 80012c4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2201      	movs	r2, #1
 80012cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2201      	movs	r2, #1
 80012d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2201      	movs	r2, #1
 80012dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2201      	movs	r2, #1
 80012e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2201      	movs	r2, #1
 80012ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2201      	movs	r2, #1
 80012f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2201      	movs	r2, #1
 80012fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001300:	2300      	movs	r3, #0
}
 8001302:	4618      	mov	r0, r3
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}

0800130a <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800130a:	b580      	push	{r7, lr}
 800130c:	b082      	sub	sp, #8
 800130e:	af00      	add	r7, sp, #0
 8001310:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d101      	bne.n	800131c <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	e041      	b.n	80013a0 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001322:	b2db      	uxtb	r3, r3
 8001324:	2b00      	cmp	r3, #0
 8001326:	d106      	bne.n	8001336 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2200      	movs	r2, #0
 800132c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8001330:	6878      	ldr	r0, [r7, #4]
 8001332:	f000 f839 	bl	80013a8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2202      	movs	r2, #2
 800133a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	3304      	adds	r3, #4
 8001346:	4619      	mov	r1, r3
 8001348:	4610      	mov	r0, r2
 800134a:	f000 fbb5 	bl	8001ab8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2201      	movs	r2, #1
 8001352:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2201      	movs	r2, #1
 800135a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2201      	movs	r2, #1
 8001362:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2201      	movs	r2, #1
 800136a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	2201      	movs	r2, #1
 8001372:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	2201      	movs	r2, #1
 800137a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	2201      	movs	r2, #1
 8001382:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2201      	movs	r2, #1
 800138a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	2201      	movs	r2, #1
 8001392:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2201      	movs	r2, #1
 800139a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800139e:	2300      	movs	r3, #0
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80013b0:	bf00      	nop
 80013b2:	370c      	adds	r7, #12
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bc80      	pop	{r7}
 80013b8:	4770      	bx	lr
	...

080013bc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d104      	bne.n	80013d6 <HAL_TIM_IC_Start_IT+0x1a>
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	e013      	b.n	80013fe <HAL_TIM_IC_Start_IT+0x42>
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	2b04      	cmp	r3, #4
 80013da:	d104      	bne.n	80013e6 <HAL_TIM_IC_Start_IT+0x2a>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80013e2:	b2db      	uxtb	r3, r3
 80013e4:	e00b      	b.n	80013fe <HAL_TIM_IC_Start_IT+0x42>
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	2b08      	cmp	r3, #8
 80013ea:	d104      	bne.n	80013f6 <HAL_TIM_IC_Start_IT+0x3a>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	e003      	b.n	80013fe <HAL_TIM_IC_Start_IT+0x42>
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d104      	bne.n	8001410 <HAL_TIM_IC_Start_IT+0x54>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800140c:	b2db      	uxtb	r3, r3
 800140e:	e013      	b.n	8001438 <HAL_TIM_IC_Start_IT+0x7c>
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	2b04      	cmp	r3, #4
 8001414:	d104      	bne.n	8001420 <HAL_TIM_IC_Start_IT+0x64>
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800141c:	b2db      	uxtb	r3, r3
 800141e:	e00b      	b.n	8001438 <HAL_TIM_IC_Start_IT+0x7c>
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	2b08      	cmp	r3, #8
 8001424:	d104      	bne.n	8001430 <HAL_TIM_IC_Start_IT+0x74>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800142c:	b2db      	uxtb	r3, r3
 800142e:	e003      	b.n	8001438 <HAL_TIM_IC_Start_IT+0x7c>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001436:	b2db      	uxtb	r3, r3
 8001438:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800143a:	7bfb      	ldrb	r3, [r7, #15]
 800143c:	2b01      	cmp	r3, #1
 800143e:	d102      	bne.n	8001446 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8001440:	7bbb      	ldrb	r3, [r7, #14]
 8001442:	2b01      	cmp	r3, #1
 8001444:	d001      	beq.n	800144a <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8001446:	2301      	movs	r3, #1
 8001448:	e0b3      	b.n	80015b2 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d104      	bne.n	800145a <HAL_TIM_IC_Start_IT+0x9e>
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2202      	movs	r2, #2
 8001454:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001458:	e013      	b.n	8001482 <HAL_TIM_IC_Start_IT+0xc6>
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	2b04      	cmp	r3, #4
 800145e:	d104      	bne.n	800146a <HAL_TIM_IC_Start_IT+0xae>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2202      	movs	r2, #2
 8001464:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001468:	e00b      	b.n	8001482 <HAL_TIM_IC_Start_IT+0xc6>
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	2b08      	cmp	r3, #8
 800146e:	d104      	bne.n	800147a <HAL_TIM_IC_Start_IT+0xbe>
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2202      	movs	r2, #2
 8001474:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001478:	e003      	b.n	8001482 <HAL_TIM_IC_Start_IT+0xc6>
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2202      	movs	r2, #2
 800147e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d104      	bne.n	8001492 <HAL_TIM_IC_Start_IT+0xd6>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2202      	movs	r2, #2
 800148c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001490:	e013      	b.n	80014ba <HAL_TIM_IC_Start_IT+0xfe>
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	2b04      	cmp	r3, #4
 8001496:	d104      	bne.n	80014a2 <HAL_TIM_IC_Start_IT+0xe6>
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2202      	movs	r2, #2
 800149c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80014a0:	e00b      	b.n	80014ba <HAL_TIM_IC_Start_IT+0xfe>
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	2b08      	cmp	r3, #8
 80014a6:	d104      	bne.n	80014b2 <HAL_TIM_IC_Start_IT+0xf6>
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2202      	movs	r2, #2
 80014ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80014b0:	e003      	b.n	80014ba <HAL_TIM_IC_Start_IT+0xfe>
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2202      	movs	r2, #2
 80014b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	2b0c      	cmp	r3, #12
 80014be:	d841      	bhi.n	8001544 <HAL_TIM_IC_Start_IT+0x188>
 80014c0:	a201      	add	r2, pc, #4	; (adr r2, 80014c8 <HAL_TIM_IC_Start_IT+0x10c>)
 80014c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014c6:	bf00      	nop
 80014c8:	080014fd 	.word	0x080014fd
 80014cc:	08001545 	.word	0x08001545
 80014d0:	08001545 	.word	0x08001545
 80014d4:	08001545 	.word	0x08001545
 80014d8:	0800150f 	.word	0x0800150f
 80014dc:	08001545 	.word	0x08001545
 80014e0:	08001545 	.word	0x08001545
 80014e4:	08001545 	.word	0x08001545
 80014e8:	08001521 	.word	0x08001521
 80014ec:	08001545 	.word	0x08001545
 80014f0:	08001545 	.word	0x08001545
 80014f4:	08001545 	.word	0x08001545
 80014f8:	08001533 	.word	0x08001533
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	68da      	ldr	r2, [r3, #12]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f042 0202 	orr.w	r2, r2, #2
 800150a:	60da      	str	r2, [r3, #12]
      break;
 800150c:	e01b      	b.n	8001546 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	68da      	ldr	r2, [r3, #12]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f042 0204 	orr.w	r2, r2, #4
 800151c:	60da      	str	r2, [r3, #12]
      break;
 800151e:	e012      	b.n	8001546 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	68da      	ldr	r2, [r3, #12]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f042 0208 	orr.w	r2, r2, #8
 800152e:	60da      	str	r2, [r3, #12]
      break;
 8001530:	e009      	b.n	8001546 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	68da      	ldr	r2, [r3, #12]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f042 0210 	orr.w	r2, r2, #16
 8001540:	60da      	str	r2, [r3, #12]
      break;
 8001542:	e000      	b.n	8001546 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8001544:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	2201      	movs	r2, #1
 800154c:	6839      	ldr	r1, [r7, #0]
 800154e:	4618      	mov	r0, r3
 8001550:	f000 fcb7 	bl	8001ec2 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a18      	ldr	r2, [pc, #96]	; (80015bc <HAL_TIM_IC_Start_IT+0x200>)
 800155a:	4293      	cmp	r3, r2
 800155c:	d00e      	beq.n	800157c <HAL_TIM_IC_Start_IT+0x1c0>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001566:	d009      	beq.n	800157c <HAL_TIM_IC_Start_IT+0x1c0>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	4a14      	ldr	r2, [pc, #80]	; (80015c0 <HAL_TIM_IC_Start_IT+0x204>)
 800156e:	4293      	cmp	r3, r2
 8001570:	d004      	beq.n	800157c <HAL_TIM_IC_Start_IT+0x1c0>
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a13      	ldr	r2, [pc, #76]	; (80015c4 <HAL_TIM_IC_Start_IT+0x208>)
 8001578:	4293      	cmp	r3, r2
 800157a:	d111      	bne.n	80015a0 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	f003 0307 	and.w	r3, r3, #7
 8001586:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	2b06      	cmp	r3, #6
 800158c:	d010      	beq.n	80015b0 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f042 0201 	orr.w	r2, r2, #1
 800159c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800159e:	e007      	b.n	80015b0 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f042 0201 	orr.w	r2, r2, #1
 80015ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80015b0:	2300      	movs	r3, #0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3710      	adds	r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40012c00 	.word	0x40012c00
 80015c0:	40000400 	.word	0x40000400
 80015c4:	40000800 	.word	0x40000800

080015c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b082      	sub	sp, #8
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	691b      	ldr	r3, [r3, #16]
 80015d6:	f003 0302 	and.w	r3, r3, #2
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d122      	bne.n	8001624 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	68db      	ldr	r3, [r3, #12]
 80015e4:	f003 0302 	and.w	r3, r3, #2
 80015e8:	2b02      	cmp	r3, #2
 80015ea:	d11b      	bne.n	8001624 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f06f 0202 	mvn.w	r2, #2
 80015f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2201      	movs	r2, #1
 80015fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	699b      	ldr	r3, [r3, #24]
 8001602:	f003 0303 	and.w	r3, r3, #3
 8001606:	2b00      	cmp	r3, #0
 8001608:	d003      	beq.n	8001612 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f7fe fe14 	bl	8000238 <HAL_TIM_IC_CaptureCallback>
 8001610:	e005      	b.n	800161e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f000 fa34 	bl	8001a80 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001618:	6878      	ldr	r0, [r7, #4]
 800161a:	f000 fa3a 	bl	8001a92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2200      	movs	r2, #0
 8001622:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	691b      	ldr	r3, [r3, #16]
 800162a:	f003 0304 	and.w	r3, r3, #4
 800162e:	2b04      	cmp	r3, #4
 8001630:	d122      	bne.n	8001678 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	68db      	ldr	r3, [r3, #12]
 8001638:	f003 0304 	and.w	r3, r3, #4
 800163c:	2b04      	cmp	r3, #4
 800163e:	d11b      	bne.n	8001678 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f06f 0204 	mvn.w	r2, #4
 8001648:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	2202      	movs	r2, #2
 800164e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	699b      	ldr	r3, [r3, #24]
 8001656:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800165a:	2b00      	cmp	r3, #0
 800165c:	d003      	beq.n	8001666 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800165e:	6878      	ldr	r0, [r7, #4]
 8001660:	f7fe fdea 	bl	8000238 <HAL_TIM_IC_CaptureCallback>
 8001664:	e005      	b.n	8001672 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f000 fa0a 	bl	8001a80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f000 fa10 	bl	8001a92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2200      	movs	r2, #0
 8001676:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	691b      	ldr	r3, [r3, #16]
 800167e:	f003 0308 	and.w	r3, r3, #8
 8001682:	2b08      	cmp	r3, #8
 8001684:	d122      	bne.n	80016cc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	f003 0308 	and.w	r3, r3, #8
 8001690:	2b08      	cmp	r3, #8
 8001692:	d11b      	bne.n	80016cc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f06f 0208 	mvn.w	r2, #8
 800169c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	2204      	movs	r2, #4
 80016a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	69db      	ldr	r3, [r3, #28]
 80016aa:	f003 0303 	and.w	r3, r3, #3
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d003      	beq.n	80016ba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80016b2:	6878      	ldr	r0, [r7, #4]
 80016b4:	f7fe fdc0 	bl	8000238 <HAL_TIM_IC_CaptureCallback>
 80016b8:	e005      	b.n	80016c6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80016ba:	6878      	ldr	r0, [r7, #4]
 80016bc:	f000 f9e0 	bl	8001a80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f000 f9e6 	bl	8001a92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2200      	movs	r2, #0
 80016ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	691b      	ldr	r3, [r3, #16]
 80016d2:	f003 0310 	and.w	r3, r3, #16
 80016d6:	2b10      	cmp	r3, #16
 80016d8:	d122      	bne.n	8001720 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	68db      	ldr	r3, [r3, #12]
 80016e0:	f003 0310 	and.w	r3, r3, #16
 80016e4:	2b10      	cmp	r3, #16
 80016e6:	d11b      	bne.n	8001720 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f06f 0210 	mvn.w	r2, #16
 80016f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	2208      	movs	r2, #8
 80016f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	69db      	ldr	r3, [r3, #28]
 80016fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001702:	2b00      	cmp	r3, #0
 8001704:	d003      	beq.n	800170e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f7fe fd96 	bl	8000238 <HAL_TIM_IC_CaptureCallback>
 800170c:	e005      	b.n	800171a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f000 f9b6 	bl	8001a80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	f000 f9bc 	bl	8001a92 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2200      	movs	r2, #0
 800171e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	691b      	ldr	r3, [r3, #16]
 8001726:	f003 0301 	and.w	r3, r3, #1
 800172a:	2b01      	cmp	r3, #1
 800172c:	d10e      	bne.n	800174c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	68db      	ldr	r3, [r3, #12]
 8001734:	f003 0301 	and.w	r3, r3, #1
 8001738:	2b01      	cmp	r3, #1
 800173a:	d107      	bne.n	800174c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f06f 0201 	mvn.w	r2, #1
 8001744:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f000 f991 	bl	8001a6e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	691b      	ldr	r3, [r3, #16]
 8001752:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001756:	2b80      	cmp	r3, #128	; 0x80
 8001758:	d10e      	bne.n	8001778 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	68db      	ldr	r3, [r3, #12]
 8001760:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001764:	2b80      	cmp	r3, #128	; 0x80
 8001766:	d107      	bne.n	8001778 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001770:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001772:	6878      	ldr	r0, [r7, #4]
 8001774:	f000 fc31 	bl	8001fda <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	691b      	ldr	r3, [r3, #16]
 800177e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001782:	2b40      	cmp	r3, #64	; 0x40
 8001784:	d10e      	bne.n	80017a4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001790:	2b40      	cmp	r3, #64	; 0x40
 8001792:	d107      	bne.n	80017a4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800179c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800179e:	6878      	ldr	r0, [r7, #4]
 80017a0:	f000 f980 	bl	8001aa4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	691b      	ldr	r3, [r3, #16]
 80017aa:	f003 0320 	and.w	r3, r3, #32
 80017ae:	2b20      	cmp	r3, #32
 80017b0:	d10e      	bne.n	80017d0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	f003 0320 	and.w	r3, r3, #32
 80017bc:	2b20      	cmp	r3, #32
 80017be:	d107      	bne.n	80017d0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f06f 0220 	mvn.w	r2, #32
 80017c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80017ca:	6878      	ldr	r0, [r7, #4]
 80017cc:	f000 fbfc 	bl	8001fc8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80017d0:	bf00      	nop
 80017d2:	3708      	adds	r7, #8
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}

080017d8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80017ea:	2b01      	cmp	r3, #1
 80017ec:	d101      	bne.n	80017f2 <HAL_TIM_IC_ConfigChannel+0x1a>
 80017ee:	2302      	movs	r3, #2
 80017f0:	e082      	b.n	80018f8 <HAL_TIM_IC_ConfigChannel+0x120>
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	2201      	movs	r2, #1
 80017f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d11b      	bne.n	8001838 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	6818      	ldr	r0, [r3, #0]
 8001804:	68bb      	ldr	r3, [r7, #8]
 8001806:	6819      	ldr	r1, [r3, #0]
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	685a      	ldr	r2, [r3, #4]
 800180c:	68bb      	ldr	r3, [r7, #8]
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	f000 f9b4 	bl	8001b7c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	699a      	ldr	r2, [r3, #24]
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	f022 020c 	bic.w	r2, r2, #12
 8001822:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	6999      	ldr	r1, [r3, #24]
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	689a      	ldr	r2, [r3, #8]
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	430a      	orrs	r2, r1
 8001834:	619a      	str	r2, [r3, #24]
 8001836:	e05a      	b.n	80018ee <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2b04      	cmp	r3, #4
 800183c:	d11c      	bne.n	8001878 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	6818      	ldr	r0, [r3, #0]
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	6819      	ldr	r1, [r3, #0]
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	685a      	ldr	r2, [r3, #4]
 800184a:	68bb      	ldr	r3, [r7, #8]
 800184c:	68db      	ldr	r3, [r3, #12]
 800184e:	f000 fa1d 	bl	8001c8c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	699a      	ldr	r2, [r3, #24]
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001860:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	6999      	ldr	r1, [r3, #24]
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	021a      	lsls	r2, r3, #8
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	430a      	orrs	r2, r1
 8001874:	619a      	str	r2, [r3, #24]
 8001876:	e03a      	b.n	80018ee <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2b08      	cmp	r3, #8
 800187c:	d11b      	bne.n	80018b6 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	6818      	ldr	r0, [r3, #0]
 8001882:	68bb      	ldr	r3, [r7, #8]
 8001884:	6819      	ldr	r1, [r3, #0]
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	685a      	ldr	r2, [r3, #4]
 800188a:	68bb      	ldr	r3, [r7, #8]
 800188c:	68db      	ldr	r3, [r3, #12]
 800188e:	f000 fa68 	bl	8001d62 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	69da      	ldr	r2, [r3, #28]
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f022 020c 	bic.w	r2, r2, #12
 80018a0:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	69d9      	ldr	r1, [r3, #28]
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	689a      	ldr	r2, [r3, #8]
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	430a      	orrs	r2, r1
 80018b2:	61da      	str	r2, [r3, #28]
 80018b4:	e01b      	b.n	80018ee <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	6818      	ldr	r0, [r3, #0]
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	6819      	ldr	r1, [r3, #0]
 80018be:	68bb      	ldr	r3, [r7, #8]
 80018c0:	685a      	ldr	r2, [r3, #4]
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	68db      	ldr	r3, [r3, #12]
 80018c6:	f000 fa87 	bl	8001dd8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	69da      	ldr	r2, [r3, #28]
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80018d8:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	69d9      	ldr	r1, [r3, #28]
 80018e0:	68bb      	ldr	r3, [r7, #8]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	021a      	lsls	r2, r3, #8
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	430a      	orrs	r2, r1
 80018ec:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	2200      	movs	r2, #0
 80018f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80018f6:	2300      	movs	r3, #0
}
 80018f8:	4618      	mov	r0, r3
 80018fa:	3710      	adds	r7, #16
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}

08001900 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001910:	2b01      	cmp	r3, #1
 8001912:	d101      	bne.n	8001918 <HAL_TIM_ConfigClockSource+0x18>
 8001914:	2302      	movs	r3, #2
 8001916:	e0a6      	b.n	8001a66 <HAL_TIM_ConfigClockSource+0x166>
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	2201      	movs	r2, #1
 800191c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2202      	movs	r2, #2
 8001924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001936:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800193e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	68fa      	ldr	r2, [r7, #12]
 8001946:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2b40      	cmp	r3, #64	; 0x40
 800194e:	d067      	beq.n	8001a20 <HAL_TIM_ConfigClockSource+0x120>
 8001950:	2b40      	cmp	r3, #64	; 0x40
 8001952:	d80b      	bhi.n	800196c <HAL_TIM_ConfigClockSource+0x6c>
 8001954:	2b10      	cmp	r3, #16
 8001956:	d073      	beq.n	8001a40 <HAL_TIM_ConfigClockSource+0x140>
 8001958:	2b10      	cmp	r3, #16
 800195a:	d802      	bhi.n	8001962 <HAL_TIM_ConfigClockSource+0x62>
 800195c:	2b00      	cmp	r3, #0
 800195e:	d06f      	beq.n	8001a40 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8001960:	e078      	b.n	8001a54 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001962:	2b20      	cmp	r3, #32
 8001964:	d06c      	beq.n	8001a40 <HAL_TIM_ConfigClockSource+0x140>
 8001966:	2b30      	cmp	r3, #48	; 0x30
 8001968:	d06a      	beq.n	8001a40 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800196a:	e073      	b.n	8001a54 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800196c:	2b70      	cmp	r3, #112	; 0x70
 800196e:	d00d      	beq.n	800198c <HAL_TIM_ConfigClockSource+0x8c>
 8001970:	2b70      	cmp	r3, #112	; 0x70
 8001972:	d804      	bhi.n	800197e <HAL_TIM_ConfigClockSource+0x7e>
 8001974:	2b50      	cmp	r3, #80	; 0x50
 8001976:	d033      	beq.n	80019e0 <HAL_TIM_ConfigClockSource+0xe0>
 8001978:	2b60      	cmp	r3, #96	; 0x60
 800197a:	d041      	beq.n	8001a00 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800197c:	e06a      	b.n	8001a54 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800197e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001982:	d066      	beq.n	8001a52 <HAL_TIM_ConfigClockSource+0x152>
 8001984:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001988:	d017      	beq.n	80019ba <HAL_TIM_ConfigClockSource+0xba>
      break;
 800198a:	e063      	b.n	8001a54 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6818      	ldr	r0, [r3, #0]
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	6899      	ldr	r1, [r3, #8]
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	685a      	ldr	r2, [r3, #4]
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	f000 fa72 	bl	8001e84 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80019ae:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	68fa      	ldr	r2, [r7, #12]
 80019b6:	609a      	str	r2, [r3, #8]
      break;
 80019b8:	e04c      	b.n	8001a54 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6818      	ldr	r0, [r3, #0]
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	6899      	ldr	r1, [r3, #8]
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685a      	ldr	r2, [r3, #4]
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	68db      	ldr	r3, [r3, #12]
 80019ca:	f000 fa5b 	bl	8001e84 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	689a      	ldr	r2, [r3, #8]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80019dc:	609a      	str	r2, [r3, #8]
      break;
 80019de:	e039      	b.n	8001a54 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6818      	ldr	r0, [r3, #0]
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	6859      	ldr	r1, [r3, #4]
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	68db      	ldr	r3, [r3, #12]
 80019ec:	461a      	mov	r2, r3
 80019ee:	f000 f91f 	bl	8001c30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	2150      	movs	r1, #80	; 0x50
 80019f8:	4618      	mov	r0, r3
 80019fa:	f000 fa29 	bl	8001e50 <TIM_ITRx_SetConfig>
      break;
 80019fe:	e029      	b.n	8001a54 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6818      	ldr	r0, [r3, #0]
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	6859      	ldr	r1, [r3, #4]
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	f000 f979 	bl	8001d04 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	2160      	movs	r1, #96	; 0x60
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f000 fa19 	bl	8001e50 <TIM_ITRx_SetConfig>
      break;
 8001a1e:	e019      	b.n	8001a54 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6818      	ldr	r0, [r3, #0]
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	6859      	ldr	r1, [r3, #4]
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	f000 f8ff 	bl	8001c30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2140      	movs	r1, #64	; 0x40
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f000 fa09 	bl	8001e50 <TIM_ITRx_SetConfig>
      break;
 8001a3e:	e009      	b.n	8001a54 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4619      	mov	r1, r3
 8001a4a:	4610      	mov	r0, r2
 8001a4c:	f000 fa00 	bl	8001e50 <TIM_ITRx_SetConfig>
        break;
 8001a50:	e000      	b.n	8001a54 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8001a52:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2201      	movs	r2, #1
 8001a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001a64:	2300      	movs	r3, #0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3710      	adds	r7, #16
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}

08001a6e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a6e:	b480      	push	{r7}
 8001a70:	b083      	sub	sp, #12
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8001a76:	bf00      	nop
 8001a78:	370c      	adds	r7, #12
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bc80      	pop	{r7}
 8001a7e:	4770      	bx	lr

08001a80 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001a88:	bf00      	nop
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bc80      	pop	{r7}
 8001a90:	4770      	bx	lr

08001a92 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001a92:	b480      	push	{r7}
 8001a94:	b083      	sub	sp, #12
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001a9a:	bf00      	nop
 8001a9c:	370c      	adds	r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bc80      	pop	{r7}
 8001aa2:	4770      	bx	lr

08001aa4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001aac:	bf00      	nop
 8001aae:	370c      	adds	r7, #12
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bc80      	pop	{r7}
 8001ab4:	4770      	bx	lr
	...

08001ab8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b085      	sub	sp, #20
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
 8001ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	4a29      	ldr	r2, [pc, #164]	; (8001b70 <TIM_Base_SetConfig+0xb8>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d00b      	beq.n	8001ae8 <TIM_Base_SetConfig+0x30>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ad6:	d007      	beq.n	8001ae8 <TIM_Base_SetConfig+0x30>
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	4a26      	ldr	r2, [pc, #152]	; (8001b74 <TIM_Base_SetConfig+0xbc>)
 8001adc:	4293      	cmp	r3, r2
 8001ade:	d003      	beq.n	8001ae8 <TIM_Base_SetConfig+0x30>
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	4a25      	ldr	r2, [pc, #148]	; (8001b78 <TIM_Base_SetConfig+0xc0>)
 8001ae4:	4293      	cmp	r3, r2
 8001ae6:	d108      	bne.n	8001afa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001aee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	68fa      	ldr	r2, [r7, #12]
 8001af6:	4313      	orrs	r3, r2
 8001af8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	4a1c      	ldr	r2, [pc, #112]	; (8001b70 <TIM_Base_SetConfig+0xb8>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d00b      	beq.n	8001b1a <TIM_Base_SetConfig+0x62>
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b08:	d007      	beq.n	8001b1a <TIM_Base_SetConfig+0x62>
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	4a19      	ldr	r2, [pc, #100]	; (8001b74 <TIM_Base_SetConfig+0xbc>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d003      	beq.n	8001b1a <TIM_Base_SetConfig+0x62>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	4a18      	ldr	r2, [pc, #96]	; (8001b78 <TIM_Base_SetConfig+0xc0>)
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d108      	bne.n	8001b2c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001b22:	683b      	ldr	r3, [r7, #0]
 8001b24:	68db      	ldr	r3, [r3, #12]
 8001b26:	68fa      	ldr	r2, [r7, #12]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	695b      	ldr	r3, [r3, #20]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	68fa      	ldr	r2, [r7, #12]
 8001b3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	689a      	ldr	r2, [r3, #8]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001b48:	683b      	ldr	r3, [r7, #0]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	4a07      	ldr	r2, [pc, #28]	; (8001b70 <TIM_Base_SetConfig+0xb8>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d103      	bne.n	8001b60 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	691a      	ldr	r2, [r3, #16]
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2201      	movs	r2, #1
 8001b64:	615a      	str	r2, [r3, #20]
}
 8001b66:	bf00      	nop
 8001b68:	3714      	adds	r7, #20
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bc80      	pop	{r7}
 8001b6e:	4770      	bx	lr
 8001b70:	40012c00 	.word	0x40012c00
 8001b74:	40000400 	.word	0x40000400
 8001b78:	40000800 	.word	0x40000800

08001b7c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b087      	sub	sp, #28
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	60b9      	str	r1, [r7, #8]
 8001b86:	607a      	str	r2, [r7, #4]
 8001b88:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	6a1b      	ldr	r3, [r3, #32]
 8001b8e:	f023 0201 	bic.w	r2, r3, #1
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	699b      	ldr	r3, [r3, #24]
 8001b9a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	6a1b      	ldr	r3, [r3, #32]
 8001ba0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	4a1f      	ldr	r2, [pc, #124]	; (8001c24 <TIM_TI1_SetConfig+0xa8>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d00b      	beq.n	8001bc2 <TIM_TI1_SetConfig+0x46>
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001bb0:	d007      	beq.n	8001bc2 <TIM_TI1_SetConfig+0x46>
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	4a1c      	ldr	r2, [pc, #112]	; (8001c28 <TIM_TI1_SetConfig+0xac>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d003      	beq.n	8001bc2 <TIM_TI1_SetConfig+0x46>
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	4a1b      	ldr	r2, [pc, #108]	; (8001c2c <TIM_TI1_SetConfig+0xb0>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d101      	bne.n	8001bc6 <TIM_TI1_SetConfig+0x4a>
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e000      	b.n	8001bc8 <TIM_TI1_SetConfig+0x4c>
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d008      	beq.n	8001bde <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	f023 0303 	bic.w	r3, r3, #3
 8001bd2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8001bd4:	697a      	ldr	r2, [r7, #20]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	617b      	str	r3, [r7, #20]
 8001bdc:	e003      	b.n	8001be6 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	f043 0301 	orr.w	r3, r3, #1
 8001be4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001bec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	011b      	lsls	r3, r3, #4
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	697a      	ldr	r2, [r7, #20]
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	f023 030a 	bic.w	r3, r3, #10
 8001c00:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	f003 030a 	and.w	r3, r3, #10
 8001c08:	693a      	ldr	r2, [r7, #16]
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	697a      	ldr	r2, [r7, #20]
 8001c12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	621a      	str	r2, [r3, #32]
}
 8001c1a:	bf00      	nop
 8001c1c:	371c      	adds	r7, #28
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bc80      	pop	{r7}
 8001c22:	4770      	bx	lr
 8001c24:	40012c00 	.word	0x40012c00
 8001c28:	40000400 	.word	0x40000400
 8001c2c:	40000800 	.word	0x40000800

08001c30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b087      	sub	sp, #28
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	60f8      	str	r0, [r7, #12]
 8001c38:	60b9      	str	r1, [r7, #8]
 8001c3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	6a1b      	ldr	r3, [r3, #32]
 8001c40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	6a1b      	ldr	r3, [r3, #32]
 8001c46:	f023 0201 	bic.w	r2, r3, #1
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	699b      	ldr	r3, [r3, #24]
 8001c52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	011b      	lsls	r3, r3, #4
 8001c60:	693a      	ldr	r2, [r7, #16]
 8001c62:	4313      	orrs	r3, r2
 8001c64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	f023 030a 	bic.w	r3, r3, #10
 8001c6c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001c6e:	697a      	ldr	r2, [r7, #20]
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	4313      	orrs	r3, r2
 8001c74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	693a      	ldr	r2, [r7, #16]
 8001c7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	697a      	ldr	r2, [r7, #20]
 8001c80:	621a      	str	r2, [r3, #32]
}
 8001c82:	bf00      	nop
 8001c84:	371c      	adds	r7, #28
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bc80      	pop	{r7}
 8001c8a:	4770      	bx	lr

08001c8c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b087      	sub	sp, #28
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	607a      	str	r2, [r7, #4]
 8001c98:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	6a1b      	ldr	r3, [r3, #32]
 8001c9e:	f023 0210 	bic.w	r2, r3, #16
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	699b      	ldr	r3, [r3, #24]
 8001caa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	6a1b      	ldr	r3, [r3, #32]
 8001cb0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001cb8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	021b      	lsls	r3, r3, #8
 8001cbe:	697a      	ldr	r2, [r7, #20]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001cca:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	031b      	lsls	r3, r3, #12
 8001cd0:	b29b      	uxth	r3, r3
 8001cd2:	697a      	ldr	r2, [r7, #20]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001cde:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	011b      	lsls	r3, r3, #4
 8001ce4:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8001ce8:	693a      	ldr	r2, [r7, #16]
 8001cea:	4313      	orrs	r3, r2
 8001cec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	697a      	ldr	r2, [r7, #20]
 8001cf2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	693a      	ldr	r2, [r7, #16]
 8001cf8:	621a      	str	r2, [r3, #32]
}
 8001cfa:	bf00      	nop
 8001cfc:	371c      	adds	r7, #28
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bc80      	pop	{r7}
 8001d02:	4770      	bx	lr

08001d04 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b087      	sub	sp, #28
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	60f8      	str	r0, [r7, #12]
 8001d0c:	60b9      	str	r1, [r7, #8]
 8001d0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	6a1b      	ldr	r3, [r3, #32]
 8001d14:	f023 0210 	bic.w	r2, r3, #16
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	699b      	ldr	r3, [r3, #24]
 8001d20:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	6a1b      	ldr	r3, [r3, #32]
 8001d26:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001d2e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	031b      	lsls	r3, r3, #12
 8001d34:	697a      	ldr	r2, [r7, #20]
 8001d36:	4313      	orrs	r3, r2
 8001d38:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001d40:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001d42:	68bb      	ldr	r3, [r7, #8]
 8001d44:	011b      	lsls	r3, r3, #4
 8001d46:	693a      	ldr	r2, [r7, #16]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	697a      	ldr	r2, [r7, #20]
 8001d50:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	693a      	ldr	r2, [r7, #16]
 8001d56:	621a      	str	r2, [r3, #32]
}
 8001d58:	bf00      	nop
 8001d5a:	371c      	adds	r7, #28
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bc80      	pop	{r7}
 8001d60:	4770      	bx	lr

08001d62 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8001d62:	b480      	push	{r7}
 8001d64:	b087      	sub	sp, #28
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	60f8      	str	r0, [r7, #12]
 8001d6a:	60b9      	str	r1, [r7, #8]
 8001d6c:	607a      	str	r2, [r7, #4]
 8001d6e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	6a1b      	ldr	r3, [r3, #32]
 8001d74:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	69db      	ldr	r3, [r3, #28]
 8001d80:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	6a1b      	ldr	r3, [r3, #32]
 8001d86:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	f023 0303 	bic.w	r3, r3, #3
 8001d8e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8001d90:	697a      	ldr	r2, [r7, #20]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4313      	orrs	r3, r2
 8001d96:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001d9e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	011b      	lsls	r3, r3, #4
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	697a      	ldr	r2, [r7, #20]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001db2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8001db4:	68bb      	ldr	r3, [r7, #8]
 8001db6:	021b      	lsls	r3, r3, #8
 8001db8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001dbc:	693a      	ldr	r2, [r7, #16]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	697a      	ldr	r2, [r7, #20]
 8001dc6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	693a      	ldr	r2, [r7, #16]
 8001dcc:	621a      	str	r2, [r3, #32]
}
 8001dce:	bf00      	nop
 8001dd0:	371c      	adds	r7, #28
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bc80      	pop	{r7}
 8001dd6:	4770      	bx	lr

08001dd8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b087      	sub	sp, #28
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	607a      	str	r2, [r7, #4]
 8001de4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	6a1b      	ldr	r3, [r3, #32]
 8001dea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	69db      	ldr	r3, [r3, #28]
 8001df6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	6a1b      	ldr	r3, [r3, #32]
 8001dfc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e04:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	021b      	lsls	r3, r3, #8
 8001e0a:	697a      	ldr	r2, [r7, #20]
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001e16:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	031b      	lsls	r3, r3, #12
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	697a      	ldr	r2, [r7, #20]
 8001e20:	4313      	orrs	r3, r2
 8001e22:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001e2a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	031b      	lsls	r3, r3, #12
 8001e30:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001e34:	693a      	ldr	r2, [r7, #16]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	697a      	ldr	r2, [r7, #20]
 8001e3e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	621a      	str	r2, [r3, #32]
}
 8001e46:	bf00      	nop
 8001e48:	371c      	adds	r7, #28
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bc80      	pop	{r7}
 8001e4e:	4770      	bx	lr

08001e50 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001e66:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001e68:	683a      	ldr	r2, [r7, #0]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	f043 0307 	orr.w	r3, r3, #7
 8001e72:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	68fa      	ldr	r2, [r7, #12]
 8001e78:	609a      	str	r2, [r3, #8]
}
 8001e7a:	bf00      	nop
 8001e7c:	3714      	adds	r7, #20
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc80      	pop	{r7}
 8001e82:	4770      	bx	lr

08001e84 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b087      	sub	sp, #28
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	60f8      	str	r0, [r7, #12]
 8001e8c:	60b9      	str	r1, [r7, #8]
 8001e8e:	607a      	str	r2, [r7, #4]
 8001e90:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001e9e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	021a      	lsls	r2, r3, #8
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	431a      	orrs	r2, r3
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	697a      	ldr	r2, [r7, #20]
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	697a      	ldr	r2, [r7, #20]
 8001eb6:	609a      	str	r2, [r3, #8]
}
 8001eb8:	bf00      	nop
 8001eba:	371c      	adds	r7, #28
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bc80      	pop	{r7}
 8001ec0:	4770      	bx	lr

08001ec2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	b087      	sub	sp, #28
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	60f8      	str	r0, [r7, #12]
 8001eca:	60b9      	str	r1, [r7, #8]
 8001ecc:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	f003 031f 	and.w	r3, r3, #31
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	6a1a      	ldr	r2, [r3, #32]
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	43db      	mvns	r3, r3
 8001ee4:	401a      	ands	r2, r3
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	6a1a      	ldr	r2, [r3, #32]
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	f003 031f 	and.w	r3, r3, #31
 8001ef4:	6879      	ldr	r1, [r7, #4]
 8001ef6:	fa01 f303 	lsl.w	r3, r1, r3
 8001efa:	431a      	orrs	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	621a      	str	r2, [r3, #32]
}
 8001f00:	bf00      	nop
 8001f02:	371c      	adds	r7, #28
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bc80      	pop	{r7}
 8001f08:	4770      	bx	lr
	...

08001f0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b085      	sub	sp, #20
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d101      	bne.n	8001f24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001f20:	2302      	movs	r3, #2
 8001f22:	e046      	b.n	8001fb2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2201      	movs	r2, #1
 8001f28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2202      	movs	r2, #2
 8001f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	68fa      	ldr	r2, [r7, #12]
 8001f52:	4313      	orrs	r3, r2
 8001f54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	68fa      	ldr	r2, [r7, #12]
 8001f5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a16      	ldr	r2, [pc, #88]	; (8001fbc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d00e      	beq.n	8001f86 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f70:	d009      	beq.n	8001f86 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	4a12      	ldr	r2, [pc, #72]	; (8001fc0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d004      	beq.n	8001f86 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a10      	ldr	r2, [pc, #64]	; (8001fc4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d10c      	bne.n	8001fa0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001f8c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	68ba      	ldr	r2, [r7, #8]
 8001f94:	4313      	orrs	r3, r2
 8001f96:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68ba      	ldr	r2, [r7, #8]
 8001f9e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2200      	movs	r2, #0
 8001fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001fb0:	2300      	movs	r3, #0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3714      	adds	r7, #20
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bc80      	pop	{r7}
 8001fba:	4770      	bx	lr
 8001fbc:	40012c00 	.word	0x40012c00
 8001fc0:	40000400 	.word	0x40000400
 8001fc4:	40000800 	.word	0x40000800

08001fc8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b083      	sub	sp, #12
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bc80      	pop	{r7}
 8001fd8:	4770      	bx	lr

08001fda <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001fda:	b480      	push	{r7}
 8001fdc:	b083      	sub	sp, #12
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001fe2:	bf00      	nop
 8001fe4:	370c      	adds	r7, #12
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bc80      	pop	{r7}
 8001fea:	4770      	bx	lr

08001fec <__libc_init_array>:
 8001fec:	b570      	push	{r4, r5, r6, lr}
 8001fee:	2500      	movs	r5, #0
 8001ff0:	4e0c      	ldr	r6, [pc, #48]	; (8002024 <__libc_init_array+0x38>)
 8001ff2:	4c0d      	ldr	r4, [pc, #52]	; (8002028 <__libc_init_array+0x3c>)
 8001ff4:	1ba4      	subs	r4, r4, r6
 8001ff6:	10a4      	asrs	r4, r4, #2
 8001ff8:	42a5      	cmp	r5, r4
 8001ffa:	d109      	bne.n	8002010 <__libc_init_array+0x24>
 8001ffc:	f000 f822 	bl	8002044 <_init>
 8002000:	2500      	movs	r5, #0
 8002002:	4e0a      	ldr	r6, [pc, #40]	; (800202c <__libc_init_array+0x40>)
 8002004:	4c0a      	ldr	r4, [pc, #40]	; (8002030 <__libc_init_array+0x44>)
 8002006:	1ba4      	subs	r4, r4, r6
 8002008:	10a4      	asrs	r4, r4, #2
 800200a:	42a5      	cmp	r5, r4
 800200c:	d105      	bne.n	800201a <__libc_init_array+0x2e>
 800200e:	bd70      	pop	{r4, r5, r6, pc}
 8002010:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002014:	4798      	blx	r3
 8002016:	3501      	adds	r5, #1
 8002018:	e7ee      	b.n	8001ff8 <__libc_init_array+0xc>
 800201a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800201e:	4798      	blx	r3
 8002020:	3501      	adds	r5, #1
 8002022:	e7f2      	b.n	800200a <__libc_init_array+0x1e>
 8002024:	08002080 	.word	0x08002080
 8002028:	08002080 	.word	0x08002080
 800202c:	08002080 	.word	0x08002080
 8002030:	08002084 	.word	0x08002084

08002034 <memset>:
 8002034:	4603      	mov	r3, r0
 8002036:	4402      	add	r2, r0
 8002038:	4293      	cmp	r3, r2
 800203a:	d100      	bne.n	800203e <memset+0xa>
 800203c:	4770      	bx	lr
 800203e:	f803 1b01 	strb.w	r1, [r3], #1
 8002042:	e7f9      	b.n	8002038 <memset+0x4>

08002044 <_init>:
 8002044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002046:	bf00      	nop
 8002048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800204a:	bc08      	pop	{r3}
 800204c:	469e      	mov	lr, r3
 800204e:	4770      	bx	lr

08002050 <_fini>:
 8002050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002052:	bf00      	nop
 8002054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002056:	bc08      	pop	{r3}
 8002058:	469e      	mov	lr, r3
 800205a:	4770      	bx	lr
