Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1ef1be09391949da96a2adab2481a55a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/simulation/test_cam_TB.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:149]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'posX' [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:192]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'posY' [D:/UNAL/semester6/digitali/proyecto/wp2-simulacion-captura-grupo-03/src/project_1.srcs/sources_1/new/test_cam.v:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=12.0,...
Compiling module xil_defaultlib.clk24_25_nexys4
Compiling module xil_defaultlib.cam_read2_0
Compiling module xil_defaultlib.buffer_ram_dp_default
Compiling module xil_defaultlib.VGA_Driver160x120_default
Compiling module xil_defaultlib.test_cam_default
Compiling module xil_defaultlib.test_cam_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cam_TB_behav
