<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pciide_sis_reg.h source code [netbsd/sys/dev/pci/pciide_sis_reg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/pciide_sis_reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='pciide_sis_reg.h.html'>pciide_sis_reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: pciide_sis_reg.h,v 1.16 2009/10/19 18:41:16 bouyer Exp $ */</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 1998 Manuel Bouyer.</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="8">8</th><td><i> * are met:</i></td></tr>
<tr><th id="9">9</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="10">10</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="16">16</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="17">17</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="18">18</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="19">19</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="20">20</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="21">21</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="22">22</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="23">23</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="24">24</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="25">25</th><td><i> *</i></td></tr>
<tr><th id="26">26</th><td><i> */</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><i>/*</i></td></tr>
<tr><th id="29">29</th><td><i> * Registers definitions for SiS SiS5597/98 PCI IDE controller.</i></td></tr>
<tr><th id="30">30</th><td><i> * Available from <a href="http://www.sis.com.tw/html/databook.html">http://www.sis.com.tw/html/databook.html</a></i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/* IDE timing control registers (32 bits), for all but 96x */</i></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/SIS_TIM" data-ref="_M/SIS_TIM">SIS_TIM</dfn>(channel) (0x40 + (channel * 4))</u></td></tr>
<tr><th id="35">35</th><td><i>/* for 730, 630 and older (66, 100OLD) */</i></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/SIS_TIM66_REC_OFF" data-ref="_M/SIS_TIM66_REC_OFF">SIS_TIM66_REC_OFF</dfn>(drive) (16 * (drive))</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/SIS_TIM66_ACT_OFF" data-ref="_M/SIS_TIM66_ACT_OFF">SIS_TIM66_ACT_OFF</dfn>(drive) (8 + 16 * (drive))</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/SIS_TIM66_UDMA_TIME_OFF" data-ref="_M/SIS_TIM66_UDMA_TIME_OFF">SIS_TIM66_UDMA_TIME_OFF</dfn>(drive) (12 + 16 * (drive))</u></td></tr>
<tr><th id="39">39</th><td><i>/* for older than 96x (100NEW, 133OLD) */</i></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/SIS_TIM100_REC_OFF" data-ref="_M/SIS_TIM100_REC_OFF">SIS_TIM100_REC_OFF</dfn>(drive) (16 * (drive))</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/SIS_TIM100_ACT_OFF" data-ref="_M/SIS_TIM100_ACT_OFF">SIS_TIM100_ACT_OFF</dfn>(drive) (4 + 16 * (drive))</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/SIS_TIM100_UDMA_TIME_OFF" data-ref="_M/SIS_TIM100_UDMA_TIME_OFF">SIS_TIM100_UDMA_TIME_OFF</dfn>(drive) (8 + 16 * (drive))</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i>/*</i></td></tr>
<tr><th id="45">45</th><td><i> * From FreeBSD: on 96x, the timing registers may start from 0x40 or 0x70</i></td></tr>
<tr><th id="46">46</th><td><i> * depending on the value from register 0x57. 32bits of timing info for</i></td></tr>
<tr><th id="47">47</th><td><i> * each drive.</i></td></tr>
<tr><th id="48">48</th><td><i> */</i></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/SIS_TIM133" data-ref="_M/SIS_TIM133">SIS_TIM133</dfn>(reg57, channel, drive) \</u></td></tr>
<tr><th id="50">50</th><td><u>    ((((reg57) &amp; 0x40) ? 0x70 : 0x40) + ((channel) &lt;&lt; 3) + ((drive) &lt;&lt; 2))</u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><i>/* IDE general control register 0 (8 bits) */</i></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/SIS_CTRL0" data-ref="_M/SIS_CTRL0">SIS_CTRL0</dfn> 0x4a</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/SIS_CTRL0_PCIBURST" data-ref="_M/SIS_CTRL0_PCIBURST">SIS_CTRL0_PCIBURST</dfn>	0x80</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/SIS_CTRL0_FAST_PW" data-ref="_M/SIS_CTRL0_FAST_PW">SIS_CTRL0_FAST_PW</dfn>	0x20</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/SIS_CTRL0_BO" data-ref="_M/SIS_CTRL0_BO">SIS_CTRL0_BO</dfn>		0x08</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/SIS_CTRL0_CHAN0_EN" data-ref="_M/SIS_CTRL0_CHAN0_EN">SIS_CTRL0_CHAN0_EN</dfn>	0x02 /* manual (v2.0) is wrong!!! */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/SIS_CTRL0_CHAN1_EN" data-ref="_M/SIS_CTRL0_CHAN1_EN">SIS_CTRL0_CHAN1_EN</dfn>	0x04 /* manual (v2.0) is wrong!!! */</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i>/* IDE general control register 1 (8 bits) */</i></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/SIS_CTRL1" data-ref="_M/SIS_CTRL1">SIS_CTRL1</dfn> 0x4b</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/SIS_CTRL1_POSTW_EN" data-ref="_M/SIS_CTRL1_POSTW_EN">SIS_CTRL1_POSTW_EN</dfn>(chan, drv) (0x10 &lt;&lt; ((drv) + 2 * (chan)))</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/SIS_CTRL1_PREFETCH_EN" data-ref="_M/SIS_CTRL1_PREFETCH_EN">SIS_CTRL1_PREFETCH_EN</dfn>(chan, drv) (0x01 &lt;&lt; ((drv) + 2 * (chan)))</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i>/* IDE misc control register (8 bit) */</i></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/SIS_MISC" data-ref="_M/SIS_MISC">SIS_MISC</dfn> 0x52</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/SIS_MISC_TIM_SEL" data-ref="_M/SIS_MISC_TIM_SEL">SIS_MISC_TIM_SEL</dfn>	0x08</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/SIS_MISC_GTC" data-ref="_M/SIS_MISC_GTC">SIS_MISC_GTC</dfn>		0x04</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/SIS_MISC_FIFO_SIZE" data-ref="_M/SIS_MISC_FIFO_SIZE">SIS_MISC_FIFO_SIZE</dfn>	0x01</u></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>/* following are from FreeBSD (sorry, no description) */</i></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/SIS_REG_49" data-ref="_M/SIS_REG_49">SIS_REG_49</dfn>	0x49</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/SIS_REG_50" data-ref="_M/SIS_REG_50">SIS_REG_50</dfn>	0x50</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/SIS_REG_51" data-ref="_M/SIS_REG_51">SIS_REG_51</dfn>	0x51</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/SIS_REG_52" data-ref="_M/SIS_REG_52">SIS_REG_52</dfn>	0x52</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/SIS_REG_53" data-ref="_M/SIS_REG_53">SIS_REG_53</dfn>	0x53</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/SIS_REG_57" data-ref="_M/SIS_REG_57">SIS_REG_57</dfn>	0x57</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/SIS_REG_CBL" data-ref="_M/SIS_REG_CBL">SIS_REG_CBL</dfn> 0x48</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/SIS_REG_CBL_33" data-ref="_M/SIS_REG_CBL_33">SIS_REG_CBL_33</dfn>(channel) (0x10 &lt;&lt; (channel))</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/SIS96x_REG_CBL" data-ref="_M/SIS96x_REG_CBL">SIS96x_REG_CBL</dfn>(channel) (0x51 + (channel) * 2)</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/SIS96x_REG_CBL_33" data-ref="_M/SIS96x_REG_CBL_33">SIS96x_REG_CBL_33</dfn> 0x80</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><i>/* SIS96x: when bit 7 in reg 0x40 is 0, the device masquerade as a SIS503 */</i></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/SIS96x_DETECT" data-ref="_M/SIS96x_DETECT">SIS96x_DETECT</dfn>	0x40</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/SIS96x_DETECT_MASQ" data-ref="_M/SIS96x_DETECT_MASQ">SIS96x_DETECT_MASQ</dfn>	0x40</u></td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/SIS_PRODUCT_5518" data-ref="_M/SIS_PRODUCT_5518">SIS_PRODUCT_5518</dfn> 0x5518</u></td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>/* timings values, mostly from FreeBSD */</i></td></tr>
<tr><th id="91">91</th><td><i>/* PIO timings, for all up to 133NEW */</i></td></tr>
<tr><th id="92">92</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="decl def" id="sis_pio_act" title='sis_pio_act' data-ref="sis_pio_act" data-ref-filename="sis_pio_act">sis_pio_act</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="93">93</th><td>    {<var>12</var>, <var>6</var>, <var>4</var>, <var>3</var>, <var>3</var>};</td></tr>
<tr><th id="94">94</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="decl def" id="sis_pio_rec" title='sis_pio_rec' data-ref="sis_pio_rec" data-ref-filename="sis_pio_rec">sis_pio_rec</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="95">95</th><td>    {<var>11</var>, <var>7</var>, <var>4</var>, <var>3</var>, <var>1</var>};</td></tr>
<tr><th id="96">96</th><td><i>/* DMA timings for 66 and 100OLD */</i></td></tr>
<tr><th id="97">97</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="decl def" id="sis_udma66_tim" title='sis_udma66_tim' data-ref="sis_udma66_tim" data-ref-filename="sis_udma66_tim">sis_udma66_tim</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="98">98</th><td>    {<var>15</var>, <var>13</var>, <var>11</var>, <var>10</var>, <var>9</var>, <var>8</var>};</td></tr>
<tr><th id="99">99</th><td><i>/* DMA timings for 100NEW */</i></td></tr>
<tr><th id="100">100</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="decl def" id="sis_udma100new_tim" title='sis_udma100new_tim' data-ref="sis_udma100new_tim" data-ref-filename="sis_udma100new_tim">sis_udma100new_tim</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="101">101</th><td>    {<var>0x8b</var>, <var>0x87</var>, <var>0x85</var>, <var>0x84</var>, <var>0x82</var>, <var>0x81</var>};</td></tr>
<tr><th id="102">102</th><td><i>/* DMA timings for 133OLD */</i></td></tr>
<tr><th id="103">103</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/types.h.html#u_int8_t" title='u_int8_t' data-type='uint8_t' data-ref="u_int8_t" data-ref-filename="u_int8_t">u_int8_t</a> <dfn class="decl def" id="sis_udma133old_tim" title='sis_udma133old_tim' data-ref="sis_udma133old_tim" data-ref-filename="sis_udma133old_tim">sis_udma133old_tim</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="104">104</th><td>    {<var>0x8f</var>, <var>0x8a</var>, <var>0x87</var>, <var>0x85</var>, <var>0x83</var>, <var>0x82</var>, <var>0x81</var>};</td></tr>
<tr><th id="105">105</th><td><i>/* PIO, DMA and UDMA timings for 133NEW */</i></td></tr>
<tr><th id="106">106</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl def" id="sis_pio133new_tim" title='sis_pio133new_tim' data-ref="sis_pio133new_tim" data-ref-filename="sis_pio133new_tim">sis_pio133new_tim</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="107">107</th><td>    {<var>0x28269008</var>, <var>0x0c266008</var>, <var>0x4263008</var>, <var>0x0c0a3008</var>, <var>0x05093008</var>};</td></tr>
<tr><th id="108">108</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl def" id="sis_dma133new_tim" title='sis_dma133new_tim' data-ref="sis_dma133new_tim" data-ref-filename="sis_dma133new_tim">sis_dma133new_tim</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="109">109</th><td>    {<var>0x22196008</var>, <var>0x0c0a3008</var>, <var>0x05093008</var>};</td></tr>
<tr><th id="110">110</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a> <dfn class="decl def" id="sis_udma133new_tim" title='sis_udma133new_tim' data-ref="sis_udma133new_tim" data-ref-filename="sis_udma133new_tim">sis_udma133new_tim</dfn>[] <a class="macro" href="../../sys/cdefs.h.html#263" title="__attribute__((__unused__))" data-ref="_M/__unused">__unused</a> =</td></tr>
<tr><th id="111">111</th><td>    {<var>0x9f4</var>, <var>0x64a</var>, <var>0x474</var>, <var>0x254</var>, <var>0x234</var>, <var>0x224</var>, <var>0x214</var>};</td></tr>
<tr><th id="112">112</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='siside.c.html'>netbsd/sys/dev/pci/siside.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
