--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Program Files\Xilinx ISE\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
C:/Users/Naimul Hoque/Documents/Uni Work/Year 2/Digital Design/Assignment 2/UART/Digital-Design-Assignment-2/fullSystem/PARTIAL_SYSTEM_DATA_PROCESSOR_COMPLETE/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml PEAK_DETECTOR_preroute.twx
PEAK_DETECTOR_map.ncd -o PEAK_DETECTOR_preroute.twr PEAK_DETECTOR.pcf -ucf
C:/Users/Naimul Hoque/Documents/Uni Work/Year 2/Digital Design/Assignment 2/UART/Digital-Design-Assignment-2/uart_rx_tx_stripped/test.ucf

Design file:              PEAK_DETECTOR_map.ncd
Physical constraint file: PEAK_DETECTOR.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8926 paths analyzed, 1459 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.922ns.
--------------------------------------------------------------------------------

Paths for end point tx/txData_5 (SLICE_X16Y38.A3), 87 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.887ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.AMUX    Tshcko                0.455   gen/GND_5_o_GND_5_o_sub_8_OUT<3>
                                                       cmd/byteCount_0
    SLICE_X14Y50.B1      net (fanout=18)    e  1.104   cmd/byteCount<0>
    SLICE_X14Y50.B       Tilo                  0.203   cmd/reg_dataResults_4<7>
                                                       cmd/Mmux_n036661
    SLICE_X15Y49.C2      net (fanout=2)     e  0.755   cmd/Mmux_n03666
    SLICE_X15Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X15Y49.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X15Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X16Y41.A6      net (fanout=2)     e  0.939   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X16Y41.A       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X16Y41.C4      net (fanout=3)     e  0.766   cmd/_n0437<6>
    SLICE_X16Y41.C       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux_txData52
    SLICE_X16Y38.A3      net (fanout=1)     e  0.668   cmd/Mmux_txData51
    SLICE_X16Y38.CLK     Tas                   0.341   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      6.887ns (1.981ns logic, 4.906ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.657ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.AMUX    Tshcko                0.455   gen/GND_5_o_GND_5_o_sub_8_OUT<3>
                                                       cmd/byteCount_0
    SLICE_X14Y49.A3      net (fanout=18)    e  0.899   cmd/byteCount<0>
    SLICE_X14Y49.A       Tilo                  0.203   cmd/Mmux_n036651
                                                       cmd/Mmux_n036662
    SLICE_X15Y49.C1      net (fanout=2)     e  0.730   cmd/Mmux_n036661
    SLICE_X15Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X15Y49.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X15Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X16Y41.A6      net (fanout=2)     e  0.939   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X16Y41.A       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X16Y41.C4      net (fanout=3)     e  0.766   cmd/_n0437<6>
    SLICE_X16Y41.C       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux_txData52
    SLICE_X16Y38.A3      net (fanout=1)     e  0.668   cmd/Mmux_txData51
    SLICE_X16Y38.CLK     Tas                   0.341   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      6.657ns (1.981ns logic, 4.676ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_2 (FF)
  Destination:          tx/txData_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.571ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_2 to tx/txData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.AQ      Tcko                  0.391   cmd/byteCount<1>
                                                       cmd/byteCount_2
    SLICE_X14Y50.B2      net (fanout=18)    e  0.852   cmd/byteCount<2>
    SLICE_X14Y50.B       Tilo                  0.203   cmd/reg_dataResults_4<7>
                                                       cmd/Mmux_n036661
    SLICE_X15Y49.C2      net (fanout=2)     e  0.755   cmd/Mmux_n03666
    SLICE_X15Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X15Y49.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X15Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X16Y41.A6      net (fanout=2)     e  0.939   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X16Y41.A       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X16Y41.C4      net (fanout=3)     e  0.766   cmd/_n0437<6>
    SLICE_X16Y41.C       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux_txData52
    SLICE_X16Y38.A3      net (fanout=1)     e  0.668   cmd/Mmux_txData51
    SLICE_X16Y38.CLK     Tas                   0.341   tx/txData<4>
                                                       cmd/Mmux_txData53
                                                       tx/txData_5
    -------------------------------------------------  ---------------------------
    Total                                      6.571ns (1.917ns logic, 4.654ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point tx/txData_7 (SLICE_X14Y38.C2), 88 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.496ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.AMUX    Tshcko                0.455   gen/GND_5_o_GND_5_o_sub_8_OUT<3>
                                                       cmd/byteCount_0
    SLICE_X14Y50.B1      net (fanout=18)    e  1.104   cmd/byteCount<0>
    SLICE_X14Y50.B       Tilo                  0.203   cmd/reg_dataResults_4<7>
                                                       cmd/Mmux_n036661
    SLICE_X15Y49.C2      net (fanout=2)     e  0.755   cmd/Mmux_n03666
    SLICE_X15Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X15Y49.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X15Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X16Y41.A6      net (fanout=2)     e  0.939   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X16Y41.A       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X16Y41.B6      net (fanout=3)     e  0.119   cmd/_n0437<6>
    SLICE_X16Y41.B       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux_txData71
    SLICE_X14Y38.C2      net (fanout=1)     e  0.976   cmd/Mmux_txData7
    SLICE_X14Y38.CLK     Tas                   0.289   tx/txData<7>
                                                       cmd/Mmux_txData72
                                                       tx/txData_7
    -------------------------------------------------  ---------------------------
    Total                                      6.496ns (1.929ns logic, 4.567ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.266ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.AMUX    Tshcko                0.455   gen/GND_5_o_GND_5_o_sub_8_OUT<3>
                                                       cmd/byteCount_0
    SLICE_X14Y49.A3      net (fanout=18)    e  0.899   cmd/byteCount<0>
    SLICE_X14Y49.A       Tilo                  0.203   cmd/Mmux_n036651
                                                       cmd/Mmux_n036662
    SLICE_X15Y49.C1      net (fanout=2)     e  0.730   cmd/Mmux_n036661
    SLICE_X15Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X15Y49.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X15Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X16Y41.A6      net (fanout=2)     e  0.939   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X16Y41.A       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X16Y41.B6      net (fanout=3)     e  0.119   cmd/_n0437<6>
    SLICE_X16Y41.B       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux_txData71
    SLICE_X14Y38.C2      net (fanout=1)     e  0.976   cmd/Mmux_txData7
    SLICE_X14Y38.CLK     Tas                   0.289   tx/txData<7>
                                                       cmd/Mmux_txData72
                                                       tx/txData_7
    -------------------------------------------------  ---------------------------
    Total                                      6.266ns (1.929ns logic, 4.337ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_2 (FF)
  Destination:          tx/txData_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.180ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_2 to tx/txData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.AQ      Tcko                  0.391   cmd/byteCount<1>
                                                       cmd/byteCount_2
    SLICE_X14Y50.B2      net (fanout=18)    e  0.852   cmd/byteCount<2>
    SLICE_X14Y50.B       Tilo                  0.203   cmd/reg_dataResults_4<7>
                                                       cmd/Mmux_n036661
    SLICE_X15Y49.C2      net (fanout=2)     e  0.755   cmd/Mmux_n03666
    SLICE_X15Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X15Y49.A3      net (fanout=3)     e  0.674   cmd/n0366<5>
    SLICE_X15Y49.A       Tilo                  0.259   cmd/reg_dataResults_2<7>
                                                       cmd/GND_8_o_PWR_8_o_LessThan_182_o1
    SLICE_X16Y41.A6      net (fanout=2)     e  0.939   cmd/GND_8_o_PWR_8_o_LessThan_182_o
    SLICE_X16Y41.A       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux__n043771
    SLICE_X16Y41.B6      net (fanout=3)     e  0.119   cmd/_n0437<6>
    SLICE_X16Y41.B       Tilo                  0.205   cmd/Mmux_txData51
                                                       cmd/Mmux_txData71
    SLICE_X14Y38.C2      net (fanout=1)     e  0.976   cmd/Mmux_txData7
    SLICE_X14Y38.CLK     Tas                   0.289   tx/txData<7>
                                                       cmd/Mmux_txData72
                                                       tx/txData_7
    -------------------------------------------------  ---------------------------
    Total                                      6.180ns (1.865ns logic, 4.315ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point tx/txData_4 (SLICE_X16Y38.C4), 74 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.463ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.AMUX    Tshcko                0.455   gen/GND_5_o_GND_5_o_sub_8_OUT<3>
                                                       cmd/byteCount_0
    SLICE_X14Y50.B1      net (fanout=18)    e  1.104   cmd/byteCount<0>
    SLICE_X14Y50.B       Tilo                  0.203   cmd/reg_dataResults_4<7>
                                                       cmd/Mmux_n036661
    SLICE_X15Y49.C2      net (fanout=2)     e  0.755   cmd/Mmux_n03666
    SLICE_X15Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X17Y41.C3      net (fanout=3)     e  1.112   cmd/n0366<5>
    SLICE_X17Y41.C       Tilo                  0.259   cmd/nibbleCount<2>
                                                       cmd/Mmux_txData41
    SLICE_X17Y41.D2      net (fanout=1)     e  0.737   cmd/Mmux_txData4
    SLICE_X17Y41.D       Tilo                  0.259   cmd/nibbleCount<2>
                                                       cmd/Mmux_txData42
    SLICE_X16Y38.C4      net (fanout=1)     e  0.854   cmd/Mmux_txData41
    SLICE_X16Y38.CLK     Tas                   0.412   tx/txData<4>
                                                       cmd/Mmux_txData410_G
                                                       cmd/Mmux_txData410
                                                       tx/txData_4
    -------------------------------------------------  ---------------------------
    Total                                      6.463ns (1.901ns logic, 4.562ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_0 (FF)
  Destination:          tx/txData_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.233ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_0 to tx/txData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.AMUX    Tshcko                0.455   gen/GND_5_o_GND_5_o_sub_8_OUT<3>
                                                       cmd/byteCount_0
    SLICE_X14Y49.A3      net (fanout=18)    e  0.899   cmd/byteCount<0>
    SLICE_X14Y49.A       Tilo                  0.203   cmd/Mmux_n036651
                                                       cmd/Mmux_n036662
    SLICE_X15Y49.C1      net (fanout=2)     e  0.730   cmd/Mmux_n036661
    SLICE_X15Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X17Y41.C3      net (fanout=3)     e  1.112   cmd/n0366<5>
    SLICE_X17Y41.C       Tilo                  0.259   cmd/nibbleCount<2>
                                                       cmd/Mmux_txData41
    SLICE_X17Y41.D2      net (fanout=1)     e  0.737   cmd/Mmux_txData4
    SLICE_X17Y41.D       Tilo                  0.259   cmd/nibbleCount<2>
                                                       cmd/Mmux_txData42
    SLICE_X16Y38.C4      net (fanout=1)     e  0.854   cmd/Mmux_txData41
    SLICE_X16Y38.CLK     Tas                   0.412   tx/txData<4>
                                                       cmd/Mmux_txData410_G
                                                       cmd/Mmux_txData410
                                                       tx/txData_4
    -------------------------------------------------  ---------------------------
    Total                                      6.233ns (1.901ns logic, 4.332ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cmd/byteCount_2 (FF)
  Destination:          tx/txData_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.147ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cmd/byteCount_2 to tx/txData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y47.AQ      Tcko                  0.391   cmd/byteCount<1>
                                                       cmd/byteCount_2
    SLICE_X14Y50.B2      net (fanout=18)    e  0.852   cmd/byteCount<2>
    SLICE_X14Y50.B       Tilo                  0.203   cmd/reg_dataResults_4<7>
                                                       cmd/Mmux_n036661
    SLICE_X15Y49.C2      net (fanout=2)     e  0.755   cmd/Mmux_n03666
    SLICE_X15Y49.CMUX    Tilo                  0.313   cmd/reg_dataResults_2<7>
                                                       cmd/Mmux_n036663
    SLICE_X17Y41.C3      net (fanout=3)     e  1.112   cmd/n0366<5>
    SLICE_X17Y41.C       Tilo                  0.259   cmd/nibbleCount<2>
                                                       cmd/Mmux_txData41
    SLICE_X17Y41.D2      net (fanout=1)     e  0.737   cmd/Mmux_txData4
    SLICE_X17Y41.D       Tilo                  0.259   cmd/nibbleCount<2>
                                                       cmd/Mmux_txData42
    SLICE_X16Y38.C4      net (fanout=1)     e  0.854   cmd/Mmux_txData41
    SLICE_X16Y38.CLK     Tas                   0.412   tx/txData<4>
                                                       cmd/Mmux_txData410_G
                                                       cmd/Mmux_txData410
                                                       tx/txData_4
    -------------------------------------------------  ---------------------------
    Total                                      6.147ns (1.837ns logic, 4.310ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rx/bitTmr_1 (SLICE_X20Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/bitTmr_0 (FF)
  Destination:          rx/bitTmr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.553ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx/bitTmr_0 to rx/bitTmr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y25.CMUX    Tshcko                0.244   rx/_n0099_inv
                                                       rx/bitTmr_0
    SLICE_X20Y25.A6      net (fanout=5)     e  0.119   rx/bitTmr<0>
    SLICE_X20Y25.CLK     Tah         (-Th)    -0.190   rx/bitTmr<4>
                                                       rx/Mmux_bitTmr[10]_GND_11_o_mux_20_OUT31
                                                       rx/bitTmr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.553ns (0.434ns logic, 0.119ns route)
                                                       (78.5% logic, 21.5% route)

--------------------------------------------------------------------------------

Paths for end point tx/txState_FSM_FFd1 (SLICE_X23Y30.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.578ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tx/txState_FSM_FFd2 (FF)
  Destination:          tx/txState_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tx/txState_FSM_FFd2 to tx/txState_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.BMUX    Tshcko                0.244   tx/txState_FSM_FFd1
                                                       tx/txState_FSM_FFd2
    SLICE_X23Y30.C6      net (fanout=3)     e  0.119   tx/txState_FSM_FFd2
    SLICE_X23Y30.CLK     Tah         (-Th)    -0.215   tx/txState_FSM_FFd1
                                                       tx/txState_FSM_FFd1-In1
                                                       tx/txState_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.459ns logic, 0.119ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------

Paths for end point rx/bitCount_3 (SLICE_X25Y24.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.578ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/bitCount_2 (FF)
  Destination:          rx/bitCount_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx/bitCount_2 to rx/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y24.BMUX    Tshcko                0.244   rx/bitCount<3>
                                                       rx/bitCount_2
    SLICE_X25Y24.C6      net (fanout=4)     e  0.119   rx/bitCount<2>
    SLICE_X25Y24.CLK     Tah         (-Th)    -0.215   rx/bitCount<3>
                                                       rx/Mcount_bitCount_xor<3>11
                                                       rx/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.459ns logic, 0.119ns route)
                                                       (79.4% logic, 20.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gen/index<3>/CLK
  Logical resource: gen/index_1/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: gen/index<3>/CLK
  Logical resource: gen/index_2/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.922|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8926 paths, 0 nets, and 2360 connections

Design statistics:
   Minimum period:   6.922ns{1}   (Maximum frequency: 144.467MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Mar 29 14:05:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



