<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3732" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3732{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3732{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3732{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3732{left:69px;bottom:1003px;letter-spacing:-0.17px;word-spacing:-0.39px;}
#t5_3732{left:69px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_3732{left:69px;bottom:752px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t7_3732{left:69px;bottom:735px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t8_3732{left:69px;bottom:689px;letter-spacing:0.12px;}
#t9_3732{left:155px;bottom:689px;letter-spacing:0.13px;}
#ta_3732{left:69px;bottom:664px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tb_3732{left:69px;bottom:648px;letter-spacing:-0.15px;word-spacing:-1.36px;}
#tc_3732{left:69px;bottom:631px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#td_3732{left:69px;bottom:614px;letter-spacing:-0.21px;word-spacing:-0.94px;}
#te_3732{left:308px;bottom:614px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#tf_3732{left:69px;bottom:597px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tg_3732{left:69px;bottom:450px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#th_3732{left:69px;bottom:434px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_3732{left:70px;bottom:1077px;letter-spacing:-0.14px;}
#tj_3732{left:69px;bottom:1058px;letter-spacing:-0.11px;}
#tk_3732{left:84px;bottom:1041px;letter-spacing:-0.12px;}
#tl_3732{left:291px;bottom:820px;letter-spacing:0.12px;word-spacing:0.02px;}
#tm_3732{left:392px;bottom:820px;letter-spacing:0.15px;word-spacing:-0.05px;}
#tn_3732{left:296px;bottom:553px;letter-spacing:0.11px;word-spacing:0.03px;}
#to_3732{left:382px;bottom:553px;letter-spacing:0.14px;word-spacing:-0.03px;}
#tp_3732{left:76px;bottom:530px;letter-spacing:-0.13px;word-spacing:0.07px;}
#tq_3732{left:76px;bottom:513px;letter-spacing:-0.17px;}
#tr_3732{left:295px;bottom:530px;letter-spacing:-0.13px;word-spacing:0.06px;}
#ts_3732{left:295px;bottom:513px;letter-spacing:-0.17px;}
#tt_3732{left:507px;bottom:513px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tu_3732{left:76px;bottom:489px;letter-spacing:-0.17px;}
#tv_3732{left:295px;bottom:489px;letter-spacing:-0.14px;}
#tw_3732{left:507px;bottom:489px;letter-spacing:-0.13px;}
#tx_3732{left:540px;bottom:964px;letter-spacing:0.14px;}
#ty_3732{left:687px;bottom:964px;}
#tz_3732{left:255px;bottom:857px;letter-spacing:0.11px;}
#t10_3732{left:244px;bottom:965px;letter-spacing:-0.16px;}
#t11_3732{left:223px;bottom:893px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#t12_3732{left:355px;bottom:858px;letter-spacing:-0.22px;word-spacing:0.03px;}

.s1_3732{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3732{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3732{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3732{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3732{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3732{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3732{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_3732{font-size:11px;font-family:Arial_b5v;color:#000;}
.s9_3732{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3732" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3732Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3732" style="-webkit-user-select: none;"><object width="935" height="1210" data="3732/3732.svg" type="image/svg+xml" id="pdf3732" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3732" class="t s1_3732">20-24 </span><span id="t2_3732" class="t s1_3732">Vol. 3B </span>
<span id="t3_3732" class="t s2_3732">PERFORMANCE MONITORING </span>
<span id="t4_3732" class="t s3_3732">The layout of MSR_PEBS_LD_LAT_THRESHOLD is shown in Figure 20-17. </span>
<span id="t5_3732" class="t s3_3732">Bits 15:0 specifies the threshold load latency in core clock cycles. Performance events with latencies greater than </span>
<span id="t6_3732" class="t s3_3732">this value are counted in IA32_PMCx and their latency information is reported in the PEBS record. Otherwise, they </span>
<span id="t7_3732" class="t s3_3732">are ignored. The minimum value that may be programmed in this field is 3. </span>
<span id="t8_3732" class="t s4_3732">20.3.1.1.3 </span><span id="t9_3732" class="t s4_3732">Off-core Response Performance Monitoring in the Processor Core </span>
<span id="ta_3732" class="t s3_3732">Programming a performance event using the off-core response facility can choose any of the four IA32_PERFEVT- </span>
<span id="tb_3732" class="t s3_3732">SELx MSR with specific event codes and predefine mask bit value. Each event code for off-core response monitoring </span>
<span id="tc_3732" class="t s3_3732">requires programming an associated configuration MSR, MSR_OFFCORE_RSP_0. There is only one off-core </span>
<span id="td_3732" class="t s3_3732">response configuration MSR. Table </span><span id="te_3732" class="t s3_3732">20-5 lists the event code, mask value and additional off-core configuration MSR </span>
<span id="tf_3732" class="t s3_3732">that must be programmed to count off-core response events using IA32_PMCx. </span>
<span id="tg_3732" class="t s3_3732">The layout of MSR_OFFCORE_RSP_0 is shown in Figure 20-18. Bits 7:0 specifies the request type of a transaction </span>
<span id="th_3732" class="t s3_3732">request to the uncore. Bits 15:8 specifies the response of the uncore subsystem. </span>
<span id="ti_3732" class="t s5_3732">NOTES: </span>
<span id="tj_3732" class="t s6_3732">1. Bit 7 is supported only for processors with a CPUID DisplayFamily_DisplayModel signature of 06_2A, and 06_2E; otherwise it is </span>
<span id="tk_3732" class="t s6_3732">reserved. </span>
<span id="tl_3732" class="t s4_3732">Figure 20-17. </span><span id="tm_3732" class="t s4_3732">Layout of MSR_PEBS_LD_LAT MSR </span>
<span id="tn_3732" class="t s4_3732">Table 20-5. </span><span id="to_3732" class="t s4_3732">Off-Core Response Event Encoding </span>
<span id="tp_3732" class="t s7_3732">Event code in </span>
<span id="tq_3732" class="t s3_3732">IA32_PERFEVTSELx </span>
<span id="tr_3732" class="t s7_3732">Mask Value in </span>
<span id="ts_3732" class="t s3_3732">IA32_PERFEVTSELx </span><span id="tt_3732" class="t s7_3732">Required Off-core Response MSR </span>
<span id="tu_3732" class="t s6_3732">B7H </span><span id="tv_3732" class="t s6_3732">01H </span><span id="tw_3732" class="t s6_3732">MSR_OFFCORE_RSP_0 (address 1A6H) </span>
<span id="tx_3732" class="t s8_3732">1615 </span><span id="ty_3732" class="t s8_3732">0 </span>
<span id="tz_3732" class="t s9_3732">Reserved </span>
<span id="t10_3732" class="t s8_3732">63 </span>
<span id="t11_3732" class="t s8_3732">THRHLD - Load latency threshold </span>
<span id="t12_3732" class="t s8_3732">RESET Value â€” 00000000_00000000H </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
