Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_min.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/io_max.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/io_min.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/special_max.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/special_min.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_min.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram4x32_max.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram4x32_min.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_min.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram32x64_max.db'
Loading db file '/home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram32x64_min.db'
icc_shell> icc_shell -start
Error: unknown command 'icc_shell' (CMD-005)
icc_shell> icc_shell -gui
Error: unknown command 'icc_shell' (CMD-005)
icc_shell> icc_shell
Error: unknown command 'icc_shell' (CMD-005)
icc_shell> start_gui
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
icc_shell> open_mw_lib /home/crazy/Work/IC_Compiler_2010.12-SP2/lab2_dp/orca_lib.mw
{orca_lib.mw}
icc_shell> ::iccGUI::open_mw_cel  orca_setup
icc_shell> open_mw_cel orca_setup
Warning: The library '/home/crazy/Work/IC_Compiler_2010.12-SP2/lab2_dp/orca_lib.mw' contains cells with older data model versions and must be updated with the convert_mw_lib command. (MW-308)
Information: Performing CEL data model conversion. (MW-310)
Warning: The cell orca_setup.CEL contains following references of child macro cells which need to be converted: 
CLKMUL.FRAM     /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/special
PLL.CEL         /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/special
PLL.FRAM        /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/special
ram32x64.CEL    /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram32x64
CLKMUL.CEL      /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/special
ram16x128.CEL   /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram16x128
ram32x64.FRAM   /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram32x64
ram16x128.FRAM  /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram16x128
ram8x64.FRAM    /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram8x64
ram4x32.FRAM    /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram4x32
ram8x64.CEL     /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram8x64
ram4x32.CEL     /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram4x32
 (MW-365)
Information: Performing data model conversion on cell "orca_setup.CEL". (MW-312)
Information: The cell's data model has been updated from version 5.1 to 8.1. (MW-300)
Preparing data for query................... 
Information: Cannot enable UPF tracking feature for a design that is created by disabling the UPF tracking feature. (MV-774)
Information: Opened "orca_setup.CEL;1" from "/home/crazy/Work/IC_Compiler_2010.12-SP2/lab2_dp/orca_lib.mw" library. (MWUI-068)
{orca_setup}
icc_shell> 
icc_shell> source scripts/opt_ctrl.tcl
Loading db file '/opt/synopsys/icc_2016/libraries/syn/gtech.db'
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/sc. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/io. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/special. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram4x32. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram8x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram32x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram16x128. (PSYN-878)

  Linking design 'ORCA'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (191 designs)             orca_setup.CEL, etc
  cb13fs120_tsmc_max (library) /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db
  cb13io320_tsmc_max (library) /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/io_max.db
  cb13special_max (library)   /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/special_max.db
  ram16x128_max (library)     /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db
  ram4x32_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram4x32_max.db
  ram8x64_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db
  ram32x64_max (library)      /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram32x64_max.db

# GUI Debug: Building dc from empty. -- Time: 7sec 233ms
Information: Updating graph... (UID-83)
icc_shell> source -echo scripts/pad_cell_cons.tcl
# Create corners and P/G pads
create_cell {cornerll cornerlr cornerul cornerur} pfrelr
Creating cell 'cornerll' in design 'ORCA'.
Creating cell 'cornerlr' in design 'ORCA'.
Creating cell 'cornerul' in design 'ORCA'.
Creating cell 'cornerur' in design 'ORCA'.
create_cell {vss1left vss1right vss1top vss1bottom} pv0i
Information: Find library cell pv0i from library cb13io320_tsmc_max. Please run check_mv_design to ensure the lib cell has matching MV constraints. (UIED-89)
Creating cell 'vss1left' in design 'ORCA'.
Creating cell 'vss1right' in design 'ORCA'.
Creating cell 'vss1top' in design 'ORCA'.
Creating cell 'vss1bottom' in design 'ORCA'.
create_cell {vdd1left vdd1right vdd1top vdd1bottom} pvdi
Information: Find library cell pvdi from library cb13io320_tsmc_max. Please run check_mv_design to ensure the lib cell has matching MV constraints. (UIED-89)
Creating cell 'vdd1left' in design 'ORCA'.
Creating cell 'vdd1right' in design 'ORCA'.
Creating cell 'vdd1top' in design 'ORCA'.
Creating cell 'vdd1bottom' in design 'ORCA'.
create_cell {vss2left vss2right vss2top vss2bottom} pv0a
Information: Find library cell pv0a from library cb13io320_tsmc_max. Please run check_mv_design to ensure the lib cell has matching MV constraints. (UIED-89)
Creating cell 'vss2left' in design 'ORCA'.
Creating cell 'vss2right' in design 'ORCA'.
Creating cell 'vss2top' in design 'ORCA'.
Creating cell 'vss2bottom' in design 'ORCA'.
create_cell {vdd2left vdd2right vdd2top vdd2bottom} pvda
Information: Find library cell pvda from library cb13io320_tsmc_max. Please run check_mv_design to ensure the lib cell has matching MV constraints. (UIED-89)
Creating cell 'vdd2left' in design 'ORCA'.
Creating cell 'vdd2right' in design 'ORCA'.
Creating cell 'vdd2top' in design 'ORCA'.
Creating cell 'vdd2bottom' in design 'ORCA'.
# Define corner pad locations
set_pad_physical_constraints -pad_name "cornerul" -side 1
set_pad_physical_constraints -pad_name "cornerur" -side 2
set_pad_physical_constraints -pad_name "cornerlr" -side 3
set_pad_physical_constraints -pad_name "cornerll" -side 4
# Define signal and PG  pad locations
# Left side
set_pad_physical_constraints -pad_name "pad_iopad_0" -side 1 -order 1
set_pad_physical_constraints -pad_name "pad_iopad_1" -side 1 -order 2
set_pad_physical_constraints -pad_name "pad_iopad_2" -side 1 -order 3
set_pad_physical_constraints -pad_name "pad_iopad_3" -side 1 -order 4
set_pad_physical_constraints -pad_name "pad_iopad_4" -side 1 -order 5
set_pad_physical_constraints -pad_name "pad_iopad_5" -side 1 -order 6
set_pad_physical_constraints -pad_name "pad_iopad_6" -side 1 -order 7
set_pad_physical_constraints -pad_name "pad_iopad_7" -side 1 -order 8
set_pad_physical_constraints -pad_name "pad_iopad_8" -side 1 -order 9
set_pad_physical_constraints -pad_name "vdd2left" -side 1 -order 10
set_pad_physical_constraints -pad_name "vdd1left" -side 1 -order 11
set_pad_physical_constraints -pad_name "vss1left" -side 1 -order 12
set_pad_physical_constraints -pad_name "vss2left" -side 1 -order 13
set_pad_physical_constraints -pad_name "pad_iopad_9" -side 1 -order 14
set_pad_physical_constraints -pad_name "pad_iopad_10" -side 1 -order 15
set_pad_physical_constraints -pad_name "pad_iopad_11" -side 1 -order 16
set_pad_physical_constraints -pad_name "pad_iopad_12" -side 1 -order 17
set_pad_physical_constraints -pad_name "pad_iopad_13" -side 1 -order 18
set_pad_physical_constraints -pad_name "pad_iopad_14" -side 1 -order 19
set_pad_physical_constraints -pad_name "pad_iopad_15" -side 1 -order 20
set_pad_physical_constraints -pad_name "pclk_iopad" -side 1 -order 21
set_pad_physical_constraints -pad_name "pll_bypass_iopad" -side 1 -order 22
# Top side
set_pad_physical_constraints -pad_name "pc_be_iopad_0" -side 2 -order 1
set_pad_physical_constraints -pad_name "pc_be_iopad_1" -side 2 -order 2
set_pad_physical_constraints -pad_name "pc_be_iopad_2" -side 2 -order 3
set_pad_physical_constraints -pad_name "pc_be_iopad_3" -side 2 -order 4
set_pad_physical_constraints -pad_name "pdevsel_n_iopad" -side 2 -order 5
set_pad_physical_constraints -pad_name "pframe_n_iopad" -side 2 -order 6
set_pad_physical_constraints -pad_name "pgnt_n_iopad" -side 2 -order 7
set_pad_physical_constraints -pad_name "pidsel_iopad" -side 2 -order 8
set_pad_physical_constraints -pad_name "pirdy_n_iopad" -side 2 -order 9
set_pad_physical_constraints -pad_name "vdd2top" -side 2 -order 10
set_pad_physical_constraints -pad_name "vdd1top" -side 2 -order 11
set_pad_physical_constraints -pad_name "vss1top" -side 2 -order 12
set_pad_physical_constraints -pad_name "vss2top" -side 2 -order 13
set_pad_physical_constraints -pad_name "ppar_iopad" -side 2 -order 14
set_pad_physical_constraints -pad_name "pperr_n_iopad" -side 2 -order 15
set_pad_physical_constraints -pad_name "preq_n_iopad" -side 2 -order 16
set_pad_physical_constraints -pad_name "prst_n_iopad" -side 2 -order 17
set_pad_physical_constraints -pad_name "pstop_n_iopad" -side 2 -order 18
set_pad_physical_constraints -pad_name "pserr_n_iopad" -side 2 -order 19
set_pad_physical_constraints -pad_name "ptrdy_n_iopad" -side 2 -order 20
set_pad_physical_constraints -pad_name "sys_clk_iopad" -side 2 -order 21
set_pad_physical_constraints -pad_name "sdr_clk_iopad" -side 2 -order 22
# Right side
set_pad_physical_constraints -pad_name "sdram_A_iopad_0" -side 3 -order 1
set_pad_physical_constraints -pad_name "sdram_A_iopad_1" -side 3 -order 2
set_pad_physical_constraints -pad_name "sdram_A_iopad_2" -side 3 -order 3
set_pad_physical_constraints -pad_name "sdram_A_iopad_3" -side 3 -order 4
set_pad_physical_constraints -pad_name "sdram_A_iopad_4" -side 3 -order 5
set_pad_physical_constraints -pad_name "sdram_A_iopad_5" -side 3 -order 6
set_pad_physical_constraints -pad_name "sdram_A_iopad_6" -side 3 -order 7
set_pad_physical_constraints -pad_name "sdram_A_iopad_7" -side 3 -order 8
set_pad_physical_constraints -pad_name "sdram_A_iopad_8" -side 3 -order 9
set_pad_physical_constraints -pad_name "vdd2right" -side 3 -order 10
set_pad_physical_constraints -pad_name "vdd1right" -side 3 -order 11
set_pad_physical_constraints -pad_name "vss1right" -side 3 -order 12
set_pad_physical_constraints -pad_name "vss2right" -side 3 -order 13
set_pad_physical_constraints -pad_name "sdram_A_iopad_9" -side 3 -order 14
set_pad_physical_constraints -pad_name "sdram_BWS_iopad_0" -side 3 -order 15
set_pad_physical_constraints -pad_name "sdram_BWS_iopad_1" -side 3 -order 16
set_pad_physical_constraints -pad_name "sdram_LD_iopad" -side 3 -order 17
set_pad_physical_constraints -pad_name "sdram_RW_iopad" -side 3 -order 18
set_pad_physical_constraints -pad_name "powersave_iopad" -side 3 -order 19
set_pad_physical_constraints -pad_name "scan_en_iopad" -side 3 -order 20
set_pad_physical_constraints -pad_name "pm66en_iopad" -side 3 -order 21
set_pad_physical_constraints -pad_name "test_mode_iopad" -side 3 -order 22
# Bottom side
set_pad_physical_constraints -pad_name "sdram_CK_iopad" -side 4 -order 1
set_pad_physical_constraints -pad_name "sdram_CKn_iopad" -side 4 -order 2
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_0" -side 4 -order 3
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_1" -side 4 -order 4
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_2" -side 4 -order 5
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_3" -side 4 -order 6
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_4" -side 4 -order 7
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_5" -side 4 -order 8
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_6" -side 4 -order 9
set_pad_physical_constraints -pad_name "vdd2bottom" -side 4 -order 10
set_pad_physical_constraints -pad_name "vdd1bottom" -side 4 -order 11
set_pad_physical_constraints -pad_name "vss1bottom" -side 4 -order 12
set_pad_physical_constraints -pad_name "vss2bottom" -side 4 -order 13
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_7" -side 4 -order 14
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_8" -side 4 -order 15
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_9" -side 4 -order 16
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_10" -side 4 -order 17
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_11" -side 4 -order 18
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_12" -side 4 -order 19
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_13" -side 4 -order 20
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_14" -side 4 -order 21
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_15" -side 4 -order 22
1
icc_shell> create_floorplan -core_utilization 0.8 -left_io2core 30.0 -bottom_io2core 30.0 -right_io2core 30.0 -top_io2core 30.0
92 pads are constrained in TDF table
There are 88 IO pads 4 corner pads in total
Start to create wire tracks ...
GRC reference (371875,371875), dimensions (3690, 3690)
Start to place pads/pins ...
Information: The orientation of Library cell "pc3b05" is "E". (APLUI-043)
Information: The orientation of Library cell "pc3o05" is "E". (APLUI-043)
Information: The orientation of Library cell "pc3d01" is "E". (APLUI-043)
Information: The orientation of Library cell "pc3b03" is "E". (APLUI-043)
Information: The orientation of Library cell "pfrelr" is "S". (APLUI-043)
Information: The orientation of Library cell "pv0i" is "E". (APLUI-043)
Information: The orientation of Library cell "pvdi" is "E". (APLUI-043)
Information: The orientation of Library cell "pv0a" is "E". (APLUI-043)
Information: The orientation of Library cell "pvda" is "E". (APLUI-043)
There are 0 pads constrained by min IO spacing.

Running IO Placement Refinement...

IO Placement Refinement Completed Successfully.

Place pads/pins successfully
Warning: Pad cells edges are now open for terminal placement (FPHSM-0019)
Information: During terminal creation, some port-connected pins were detected as possible or likely candidates to be a PAD-type pin.  A tcl script, set_pad_attributes_on_cell_orca_setup.tcl, has been created with a set_attribute command for each possible pin candidate. Some pins in this script may not actually be PAD-type pins.  Please edit this fileand correct any lines which are not correctly setting the value (true or false).  Then source this tcl script and then re-run the command which produced this message (place_fp_pins, initialize_floorplan, or initialize_rectilinear_block) again so that terminals are correctly processed.  The command has assumed that all candidate pins which are on padcells or bumpcells are to have terminals stacked onto the corresponding pins.  It has also assumed that all candidate pins which are on hard macros are to to have terminals created on the cell boundary.  If you are happy with these assumptions, you may forego the sourcing of the generated script and just accept the initial results .  If that does not give you satisfactory results, then use set_pin_physical_constraints to explicitly specify terminal locations. (FPHSM-1854)
Number of terminals created: 72.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name         Original Ports
orca_setup               72
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:01, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.801
        Number Of Rows = 380
        Core Width = 1403.43
        Core Height = 1402.2
        Aspect Ratio = 0.999
        Double Back ON
        Flip First Row = NO
        Start From First Row = NO
Planner run through successfully.
1
icc_shell> create_floorplan -core_utilization 0.801063 -core_aspect_ratio 0.999124 -left_io2core 30.0 -bottom_io2core 30.0 -right_io2core 30.0 -top_io2core 30.0
92 pins are constrained in TDF table
There are 72 pins in total
92 pads are constrained in TDF table
There are 88 IO pads 4 corner pads in total
Start to create wire tracks ...
GRC reference (371875,371875), dimensions (3690, 3690)
Start to place pads/pins ...
Info: all the IO pins are purged, since both pad and pin exist.
Information: The orientation of Library cell "pc3b05" is "E". (APLUI-043)
Information: The orientation of Library cell "pc3o05" is "E". (APLUI-043)
Information: The orientation of Library cell "pc3d01" is "E". (APLUI-043)
Information: The orientation of Library cell "pc3b03" is "E". (APLUI-043)
Information: The orientation of Library cell "pfrelr" is "S". (APLUI-043)
Information: The orientation of Library cell "pv0i" is "E". (APLUI-043)
Information: The orientation of Library cell "pvdi" is "E". (APLUI-043)
Information: The orientation of Library cell "pv0a" is "E". (APLUI-043)
Information: The orientation of Library cell "pvda" is "E". (APLUI-043)
There are 0 pads constrained by min IO spacing.

Running IO Placement Refinement...

IO Placement Refinement Completed Successfully.

Place pads/pins successfully
Warning: Pad cells edges are now open for terminal placement (FPHSM-0019)
Information: During terminal creation, some port-connected pins were detected as possible or likely candidates to be a PAD-type pin.  A tcl script, set_pad_attributes_on_cell_orca_setup.tcl, has been created with a set_attribute command for each possible pin candidate. Some pins in this script may not actually be PAD-type pins.  Please edit this fileand correct any lines which are not correctly setting the value (true or false).  Then source this tcl script and then re-run the command which produced this message (place_fp_pins, initialize_floorplan, or initialize_rectilinear_block) again so that terminals are correctly processed.  The command has assumed that all candidate pins which are on padcells or bumpcells are to have terminals stacked onto the corresponding pins.  It has also assumed that all candidate pins which are on hard macros are to to have terminals created on the cell boundary.  If you are happy with these assumptions, you may forego the sourcing of the generated script and just accept the initial results .  If that does not give you satisfactory results, then use set_pin_physical_constraints to explicitly specify terminal locations. (FPHSM-1854)
Number of terminals created: 72.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name         Original Ports
orca_setup               72
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.801
        Number Of Rows = 380
        Core Width = 1403.43
        Core Height = 1402.2
        Aspect Ratio = 0.999
        Double Back ON
        Flip First Row = NO
        Start From First Row = NO
Planner run through successfully.
1
icc_shell> scripts/insert_pad_filler.tcl
Error: unknown command 'scripts/insert_pad_filler.tcl' (CMD-005)
icc_shell> source scripts/insert_pad_filler.tcl
Hierarchical pad insertion...
Information: The orientation of Library cell "pfeed10000" is "E". (APLUI-043)
Information: The orientation of Library cell "pfeed05000" is "E". (APLUI-043)
Information: The orientation of Library cell "pfeed02000" is "E". (APLUI-043)
Information: The orientation of Library cell "pfeed01000" is "E". (APLUI-043)
Information: The orientation of Library cell "pfeed00500" is "E". (APLUI-043)
Information: The orientation of Library cell "pfeed00200" is "E". (APLUI-043)
Information: The orientation of Library cell "pfeed00100" is "E". (APLUI-043)
Information: The orientation of Library cell "pfeed00050" is "E". (APLUI-043)
Information: The orientation of Library cell "pfeed00010" is "E". (APLUI-043)
Information: The orientation of Library cell "pfeed00005" is "E". (APLUI-043)
.... first pad filler name is pfiller0
.... last pad filler name is pfiller639
.... total of 640 pad filler inserted
icc_shell> source -echo scripts/connect_pg.tcl
derive_pg_connection -power_net VDD  -power_pin VDD  -ground_net VSS  -ground_pin VSS
Information: connected 47463 power ports and 47463 ground ports
derive_pg_connection -power_net VDDO -power_pin VDDO -ground_net VSSO -ground_pin VSSO
Information: connected 92 power ports and 92 ground ports
derive_pg_connection -power_net VDDQ -power_pin VDDQ -ground_net VSSQ -ground_pin VSSQ
Information: connected 92 power ports and 92 ground ports
derive_pg_connection -power_net VDD  -ground_net VSS -tie
reconnected total 403 tie highs and 2850 tie lows
1
icc_shell> source scripts/opt_ctrl.tcl
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/sc. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/io. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/special. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram4x32. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram8x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram32x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram16x128. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)

  Linking design 'ORCA'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (191 designs)             orca_setup.CEL, etc
  cb13fs120_tsmc_max (library) /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db
  cb13io320_tsmc_max (library) /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/io_max.db
  cb13special_max (library)   /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/special_max.db
  ram16x128_max (library)     /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db
  ram4x32_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram4x32_max.db
  ram8x64_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db
  ram32x64_max (library)      /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram32x64_max.db

# GUI Debug: Building dc from empty. -- Time: 8sec 155ms
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Derived Core Area : (0 375565) (3812400 2498230) is different from CEL Core Area (375565 375565) (1778995 1777765).
Floorplan loading succeeded.
Information: Updating graph... (UID-83)
icc_shell> source ?echo scripts/pad_cell_cons.tcl
Error: extra positional option 'scripts/pad_cell_cons.tcl' (CMD-012)
icc_shell> source -echo scripts/pad_cell_cons.tcl
# Create corners and P/G pads
create_cell {cornerll cornerlr cornerul cornerur} pfrelr
Error: Cell 'cornerll' already exists in design 'ORCA'. (UIED-5)
create_cell {vss1left vss1right vss1top vss1bottom} pv0i
Error: Cell 'vss1left' already exists in design 'ORCA'. (UIED-5)
create_cell {vdd1left vdd1right vdd1top vdd1bottom} pvdi
Error: Cell 'vdd1left' already exists in design 'ORCA'. (UIED-5)
create_cell {vss2left vss2right vss2top vss2bottom} pv0a
Error: Cell 'vss2left' already exists in design 'ORCA'. (UIED-5)
create_cell {vdd2left vdd2right vdd2top vdd2bottom} pvda
Error: Cell 'vdd2left' already exists in design 'ORCA'. (UIED-5)
# Define corner pad locations
set_pad_physical_constraints -pad_name "cornerul" -side 1
set_pad_physical_constraints -pad_name "cornerur" -side 2
set_pad_physical_constraints -pad_name "cornerlr" -side 3
set_pad_physical_constraints -pad_name "cornerll" -side 4
# Define signal and PG  pad locations
# Left side
set_pad_physical_constraints -pad_name "pad_iopad_0" -side 1 -order 1
set_pad_physical_constraints -pad_name "pad_iopad_1" -side 1 -order 2
set_pad_physical_constraints -pad_name "pad_iopad_2" -side 1 -order 3
set_pad_physical_constraints -pad_name "pad_iopad_3" -side 1 -order 4
set_pad_physical_constraints -pad_name "pad_iopad_4" -side 1 -order 5
set_pad_physical_constraints -pad_name "pad_iopad_5" -side 1 -order 6
set_pad_physical_constraints -pad_name "pad_iopad_6" -side 1 -order 7
set_pad_physical_constraints -pad_name "pad_iopad_7" -side 1 -order 8
set_pad_physical_constraints -pad_name "pad_iopad_8" -side 1 -order 9
set_pad_physical_constraints -pad_name "vdd2left" -side 1 -order 10
set_pad_physical_constraints -pad_name "vdd1left" -side 1 -order 11
set_pad_physical_constraints -pad_name "vss1left" -side 1 -order 12
set_pad_physical_constraints -pad_name "vss2left" -side 1 -order 13
set_pad_physical_constraints -pad_name "pad_iopad_9" -side 1 -order 14
set_pad_physical_constraints -pad_name "pad_iopad_10" -side 1 -order 15
set_pad_physical_constraints -pad_name "pad_iopad_11" -side 1 -order 16
set_pad_physical_constraints -pad_name "pad_iopad_12" -side 1 -order 17
set_pad_physical_constraints -pad_name "pad_iopad_13" -side 1 -order 18
set_pad_physical_constraints -pad_name "pad_iopad_14" -side 1 -order 19
set_pad_physical_constraints -pad_name "pad_iopad_15" -side 1 -order 20
set_pad_physical_constraints -pad_name "pclk_iopad" -side 1 -order 21
set_pad_physical_constraints -pad_name "pll_bypass_iopad" -side 1 -order 22
# Top side
set_pad_physical_constraints -pad_name "pc_be_iopad_0" -side 2 -order 1
set_pad_physical_constraints -pad_name "pc_be_iopad_1" -side 2 -order 2
set_pad_physical_constraints -pad_name "pc_be_iopad_2" -side 2 -order 3
set_pad_physical_constraints -pad_name "pc_be_iopad_3" -side 2 -order 4
set_pad_physical_constraints -pad_name "pdevsel_n_iopad" -side 2 -order 5
set_pad_physical_constraints -pad_name "pframe_n_iopad" -side 2 -order 6
set_pad_physical_constraints -pad_name "pgnt_n_iopad" -side 2 -order 7
set_pad_physical_constraints -pad_name "pidsel_iopad" -side 2 -order 8
set_pad_physical_constraints -pad_name "pirdy_n_iopad" -side 2 -order 9
set_pad_physical_constraints -pad_name "vdd2top" -side 2 -order 10
set_pad_physical_constraints -pad_name "vdd1top" -side 2 -order 11
set_pad_physical_constraints -pad_name "vss1top" -side 2 -order 12
set_pad_physical_constraints -pad_name "vss2top" -side 2 -order 13
set_pad_physical_constraints -pad_name "ppar_iopad" -side 2 -order 14
set_pad_physical_constraints -pad_name "pperr_n_iopad" -side 2 -order 15
set_pad_physical_constraints -pad_name "preq_n_iopad" -side 2 -order 16
set_pad_physical_constraints -pad_name "prst_n_iopad" -side 2 -order 17
set_pad_physical_constraints -pad_name "pstop_n_iopad" -side 2 -order 18
set_pad_physical_constraints -pad_name "pserr_n_iopad" -side 2 -order 19
set_pad_physical_constraints -pad_name "ptrdy_n_iopad" -side 2 -order 20
set_pad_physical_constraints -pad_name "sys_clk_iopad" -side 2 -order 21
set_pad_physical_constraints -pad_name "sdr_clk_iopad" -side 2 -order 22
# Right side
set_pad_physical_constraints -pad_name "sdram_A_iopad_0" -side 3 -order 1
set_pad_physical_constraints -pad_name "sdram_A_iopad_1" -side 3 -order 2
set_pad_physical_constraints -pad_name "sdram_A_iopad_2" -side 3 -order 3
set_pad_physical_constraints -pad_name "sdram_A_iopad_3" -side 3 -order 4
set_pad_physical_constraints -pad_name "sdram_A_iopad_4" -side 3 -order 5
set_pad_physical_constraints -pad_name "sdram_A_iopad_5" -side 3 -order 6
set_pad_physical_constraints -pad_name "sdram_A_iopad_6" -side 3 -order 7
set_pad_physical_constraints -pad_name "sdram_A_iopad_7" -side 3 -order 8
set_pad_physical_constraints -pad_name "sdram_A_iopad_8" -side 3 -order 9
set_pad_physical_constraints -pad_name "vdd2right" -side 3 -order 10
set_pad_physical_constraints -pad_name "vdd1right" -side 3 -order 11
set_pad_physical_constraints -pad_name "vss1right" -side 3 -order 12
set_pad_physical_constraints -pad_name "vss2right" -side 3 -order 13
set_pad_physical_constraints -pad_name "sdram_A_iopad_9" -side 3 -order 14
set_pad_physical_constraints -pad_name "sdram_BWS_iopad_0" -side 3 -order 15
set_pad_physical_constraints -pad_name "sdram_BWS_iopad_1" -side 3 -order 16
set_pad_physical_constraints -pad_name "sdram_LD_iopad" -side 3 -order 17
set_pad_physical_constraints -pad_name "sdram_RW_iopad" -side 3 -order 18
set_pad_physical_constraints -pad_name "powersave_iopad" -side 3 -order 19
set_pad_physical_constraints -pad_name "scan_en_iopad" -side 3 -order 20
set_pad_physical_constraints -pad_name "pm66en_iopad" -side 3 -order 21
set_pad_physical_constraints -pad_name "test_mode_iopad" -side 3 -order 22
# Bottom side
set_pad_physical_constraints -pad_name "sdram_CK_iopad" -side 4 -order 1
set_pad_physical_constraints -pad_name "sdram_CKn_iopad" -side 4 -order 2
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_0" -side 4 -order 3
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_1" -side 4 -order 4
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_2" -side 4 -order 5
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_3" -side 4 -order 6
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_4" -side 4 -order 7
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_5" -side 4 -order 8
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_6" -side 4 -order 9
set_pad_physical_constraints -pad_name "vdd2bottom" -side 4 -order 10
set_pad_physical_constraints -pad_name "vdd1bottom" -side 4 -order 11
set_pad_physical_constraints -pad_name "vss1bottom" -side 4 -order 12
set_pad_physical_constraints -pad_name "vss2bottom" -side 4 -order 13
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_7" -side 4 -order 14
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_8" -side 4 -order 15
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_9" -side 4 -order 16
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_10" -side 4 -order 17
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_11" -side 4 -order 18
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_12" -side 4 -order 19
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_13" -side 4 -order 20
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_14" -side 4 -order 21
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_15" -side 4 -order 22
1
icc_shell> source -echo scripts/pad_cell_cons.tcl
# Create corners and P/G pads
create_cell {cornerll cornerlr cornerul cornerur} pfrelr
Error: Cell 'cornerll' already exists in design 'ORCA'. (UIED-5)
create_cell {vss1left vss1right vss1top vss1bottom} pv0i
Error: Cell 'vss1left' already exists in design 'ORCA'. (UIED-5)
create_cell {vdd1left vdd1right vdd1top vdd1bottom} pvdi
Error: Cell 'vdd1left' already exists in design 'ORCA'. (UIED-5)
create_cell {vss2left vss2right vss2top vss2bottom} pv0a
Error: Cell 'vss2left' already exists in design 'ORCA'. (UIED-5)
create_cell {vdd2left vdd2right vdd2top vdd2bottom} pvda
Error: Cell 'vdd2left' already exists in design 'ORCA'. (UIED-5)
# Define corner pad locations
set_pad_physical_constraints -pad_name "cornerul" -side 1
set_pad_physical_constraints -pad_name "cornerur" -side 2
set_pad_physical_constraints -pad_name "cornerlr" -side 3
set_pad_physical_constraints -pad_name "cornerll" -side 4
# Define signal and PG  pad locations
# Left side
set_pad_physical_constraints -pad_name "pad_iopad_0" -side 1 -order 1
set_pad_physical_constraints -pad_name "pad_iopad_1" -side 1 -order 2
set_pad_physical_constraints -pad_name "pad_iopad_2" -side 1 -order 3
set_pad_physical_constraints -pad_name "pad_iopad_3" -side 1 -order 4
set_pad_physical_constraints -pad_name "pad_iopad_4" -side 1 -order 5
set_pad_physical_constraints -pad_name "pad_iopad_5" -side 1 -order 6
set_pad_physical_constraints -pad_name "pad_iopad_6" -side 1 -order 7
set_pad_physical_constraints -pad_name "pad_iopad_7" -side 1 -order 8
set_pad_physical_constraints -pad_name "pad_iopad_8" -side 1 -order 9
set_pad_physical_constraints -pad_name "vdd2left" -side 1 -order 10
set_pad_physical_constraints -pad_name "vdd1left" -side 1 -order 11
set_pad_physical_constraints -pad_name "vss1left" -side 1 -order 12
set_pad_physical_constraints -pad_name "vss2left" -side 1 -order 13
set_pad_physical_constraints -pad_name "pad_iopad_9" -side 1 -order 14
set_pad_physical_constraints -pad_name "pad_iopad_10" -side 1 -order 15
set_pad_physical_constraints -pad_name "pad_iopad_11" -side 1 -order 16
set_pad_physical_constraints -pad_name "pad_iopad_12" -side 1 -order 17
set_pad_physical_constraints -pad_name "pad_iopad_13" -side 1 -order 18
set_pad_physical_constraints -pad_name "pad_iopad_14" -side 1 -order 19
set_pad_physical_constraints -pad_name "pad_iopad_15" -side 1 -order 20
set_pad_physical_constraints -pad_name "pclk_iopad" -side 1 -order 21
set_pad_physical_constraints -pad_name "pll_bypass_iopad" -side 1 -order 22
# Top side
set_pad_physical_constraints -pad_name "pc_be_iopad_0" -side 2 -order 1
set_pad_physical_constraints -pad_name "pc_be_iopad_1" -side 2 -order 2
set_pad_physical_constraints -pad_name "pc_be_iopad_2" -side 2 -order 3
set_pad_physical_constraints -pad_name "pc_be_iopad_3" -side 2 -order 4
set_pad_physical_constraints -pad_name "pdevsel_n_iopad" -side 2 -order 5
set_pad_physical_constraints -pad_name "pframe_n_iopad" -side 2 -order 6
set_pad_physical_constraints -pad_name "pgnt_n_iopad" -side 2 -order 7
set_pad_physical_constraints -pad_name "pidsel_iopad" -side 2 -order 8
set_pad_physical_constraints -pad_name "pirdy_n_iopad" -side 2 -order 9
set_pad_physical_constraints -pad_name "vdd2top" -side 2 -order 10
set_pad_physical_constraints -pad_name "vdd1top" -side 2 -order 11
set_pad_physical_constraints -pad_name "vss1top" -side 2 -order 12
set_pad_physical_constraints -pad_name "vss2top" -side 2 -order 13
set_pad_physical_constraints -pad_name "ppar_iopad" -side 2 -order 14
set_pad_physical_constraints -pad_name "pperr_n_iopad" -side 2 -order 15
set_pad_physical_constraints -pad_name "preq_n_iopad" -side 2 -order 16
set_pad_physical_constraints -pad_name "prst_n_iopad" -side 2 -order 17
set_pad_physical_constraints -pad_name "pstop_n_iopad" -side 2 -order 18
set_pad_physical_constraints -pad_name "pserr_n_iopad" -side 2 -order 19
set_pad_physical_constraints -pad_name "ptrdy_n_iopad" -side 2 -order 20
set_pad_physical_constraints -pad_name "sys_clk_iopad" -side 2 -order 21
set_pad_physical_constraints -pad_name "sdr_clk_iopad" -side 2 -order 22
# Right side
set_pad_physical_constraints -pad_name "sdram_A_iopad_0" -side 3 -order 1
set_pad_physical_constraints -pad_name "sdram_A_iopad_1" -side 3 -order 2
set_pad_physical_constraints -pad_name "sdram_A_iopad_2" -side 3 -order 3
set_pad_physical_constraints -pad_name "sdram_A_iopad_3" -side 3 -order 4
set_pad_physical_constraints -pad_name "sdram_A_iopad_4" -side 3 -order 5
set_pad_physical_constraints -pad_name "sdram_A_iopad_5" -side 3 -order 6
set_pad_physical_constraints -pad_name "sdram_A_iopad_6" -side 3 -order 7
set_pad_physical_constraints -pad_name "sdram_A_iopad_7" -side 3 -order 8
set_pad_physical_constraints -pad_name "sdram_A_iopad_8" -side 3 -order 9
set_pad_physical_constraints -pad_name "vdd2right" -side 3 -order 10
set_pad_physical_constraints -pad_name "vdd1right" -side 3 -order 11
set_pad_physical_constraints -pad_name "vss1right" -side 3 -order 12
set_pad_physical_constraints -pad_name "vss2right" -side 3 -order 13
set_pad_physical_constraints -pad_name "sdram_A_iopad_9" -side 3 -order 14
set_pad_physical_constraints -pad_name "sdram_BWS_iopad_0" -side 3 -order 15
set_pad_physical_constraints -pad_name "sdram_BWS_iopad_1" -side 3 -order 16
set_pad_physical_constraints -pad_name "sdram_LD_iopad" -side 3 -order 17
set_pad_physical_constraints -pad_name "sdram_RW_iopad" -side 3 -order 18
set_pad_physical_constraints -pad_name "powersave_iopad" -side 3 -order 19
set_pad_physical_constraints -pad_name "scan_en_iopad" -side 3 -order 20
set_pad_physical_constraints -pad_name "pm66en_iopad" -side 3 -order 21
set_pad_physical_constraints -pad_name "test_mode_iopad" -side 3 -order 22
# Bottom side
set_pad_physical_constraints -pad_name "sdram_CK_iopad" -side 4 -order 1
set_pad_physical_constraints -pad_name "sdram_CKn_iopad" -side 4 -order 2
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_0" -side 4 -order 3
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_1" -side 4 -order 4
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_2" -side 4 -order 5
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_3" -side 4 -order 6
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_4" -side 4 -order 7
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_5" -side 4 -order 8
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_6" -side 4 -order 9
set_pad_physical_constraints -pad_name "vdd2bottom" -side 4 -order 10
set_pad_physical_constraints -pad_name "vdd1bottom" -side 4 -order 11
set_pad_physical_constraints -pad_name "vss1bottom" -side 4 -order 12
set_pad_physical_constraints -pad_name "vss2bottom" -side 4 -order 13
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_7" -side 4 -order 14
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_8" -side 4 -order 15
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_9" -side 4 -order 16
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_10" -side 4 -order 17
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_11" -side 4 -order 18
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_12" -side 4 -order 19
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_13" -side 4 -order 20
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_14" -side 4 -order 21
set_pad_physical_constraints -pad_name "sdram_DQ_iopad_15" -side 4 -order 22
1
icc_shell> source -echo scripts/connect_pg.tcl
derive_pg_connection -power_net VDD  -power_pin VDD  -ground_net VSS  -ground_pin VSS
Information: connected 0 power ports and 0 ground ports
derive_pg_connection -power_net VDDO -power_pin VDDO -ground_net VSSO -ground_pin VSSO
Information: connected 0 power ports and 0 ground ports
derive_pg_connection -power_net VDDQ -power_pin VDDQ -ground_net VSSQ -ground_pin VSSQ
Information: connected 0 power ports and 0 ground ports
derive_pg_connection -power_net VDD  -ground_net VSS -tie
reconnected total 0 tie highs and 0 tie lows
1
icc_shell> ::iccGUI::open_mw_cel  ORCA
icc_shell> open_mw_cel ORCA
Warning: CEL does not have hierarchy preservation. (MWDC-133)
Preparing data for query................... 
Information: Opened "ORCA.CEL;1" from "/home/crazy/Work/IC_Compiler_2010.12-SP2/lab2_dp/orca_lib.mw" library. (MWUI-068)
{ORCA}
icc_shell> 
icc_shell> change_working_design_stack {orca_setup.CEL;1}
icc_shell> create_pad_rings
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
47371 cells out of bound
732 pad-cells out of bound

xglAddPrerouteGuides: 4962 of 4962 route guides ignored.

                      BBox = {{0.000000 2163.330000} {3812.400000 2497.830000}}
Number of boundaries processed:
Warning: Cannot connect pad pin (344.565 331.375)(345.565 339.615) METAL3 because of obstruction: (345.565 340.215)(345.705 345.565) METAL3 (PGRT-059)
Warning: Cannot connect pad pin (344.565 326.965)(345.565 336.865) METAL4 because of obstruction: (345.565 337.465)(345.705 345.565) METAL4 (PGRT-059)
Warning: Cannot connect pad pin (344.565 1813.715)(345.565 1821.955) METAL3 because of obstruction: (0.565 1809.365)(345.705 1813.115) METAL3 (PGRT-059)
Warning: Cannot connect pad pin (344.565 1816.465)(345.565 1826.365) METAL4 because of obstruction: (0.565 1809.365)(345.705 1815.865) METAL4 (PGRT-059)
 [1]  
Warning: Cannot connect pad pin (331.375 1807.765)(339.615 1808.765) METAL3 because of obstruction: (340.215 1807.625)(345.565 1807.765) METAL3 (PGRT-059)
Warning: Cannot connect pad pin (326.965 1807.765)(336.865 1808.765) METAL4 because of obstruction: (337.465 1807.625)(345.565 1807.765) METAL4 (PGRT-059)
Warning: Cannot connect pad pin (1814.945 1807.765)(1823.185 1808.765) METAL3 because of obstruction: (1808.995 1807.625)(1810.595 1813.115) METAL3 (PGRT-059)
Warning: Cannot connect pad pin (1817.695 1807.765)(1827.595 1808.765) METAL4 because of obstruction: (1810.595 1807.625)(1817.095 2152.765) METAL4 (PGRT-059)
 [2]  
Warning: Cannot connect pad pin (1808.995 331.375)(1809.995 339.615) METAL3 because of obstruction: (1808.855 343.965)(1814.345 345.565) METAL3 (PGRT-059)
Warning: Cannot connect pad pin (1808.995 326.965)(1809.995 336.865) METAL4 because of obstruction: (1808.855 337.465)(2153.995 343.965) METAL4 (PGRT-059)
Warning: Cannot connect pad pin (1808.995 1813.715)(1809.995 1821.955) METAL3 because of obstruction: (1808.995 1807.625)(1810.595 1813.115) METAL3 (PGRT-059)
Warning: Cannot connect pad pin (1808.995 1816.465)(1809.995 1826.365) METAL4 because of obstruction: (1808.995 1807.625)(1810.595 1815.865) METAL4 (PGRT-059)
 [3]  
Warning: Cannot connect pad pin (331.375 344.565)(339.615 345.565) METAL3 because of obstruction: (345.565 340.215)(345.705 345.565) METAL3 (PGRT-059)
Warning: Cannot connect pad pin (326.965 344.565)(336.865 345.565) METAL4 because of obstruction: (345.565 337.465)(345.705 345.565) METAL4 (PGRT-059)
Warning: Cannot connect pad pin (1814.945 344.565)(1823.185 345.565) METAL3 because of obstruction: (1808.855 343.965)(1814.345 345.565) METAL3 (PGRT-059)
Warning: Cannot connect pad pin (1817.695 344.565)(1827.595 345.565) METAL4 because of obstruction: (1808.855 343.965)(1817.095 345.565) METAL4 (PGRT-059)
 [4]  
 [done] 

[Prerouter] CPU = 0:00:02, Elapsed = 0:00:03
        Peak Memory =      443M Data =       10M
1
icc_shell> source -echo scripts/preplace_macros.tcl
# Set pre-defined placement for the PLLs and CLKMUL macros
set_attribute [all_macro_cells] is_fixed false
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_1_4'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_1_3'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_1_2'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_1_1'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_0_4'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_0_3'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_0_2'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_0_1'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_4'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_3'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_2'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_1'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_4'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_3'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_2'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_1'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_8'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_7'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_6'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_8'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_7'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_6'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_CLOCK_GEN/I_CLKMUL'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_CLOCK_GEN/I_PLL_SD'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_CLOCK_GEN/I_PLL_PCI'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM'. (MWUI-031)
Information: Setting attribute 'is_fixed' on cell 'I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM'. (MWUI-031)
remove_placement -object_type all
set obj [get_cells {"I_CLOCK_GEN/I_CLKMUL"} -all]
set_attribute -quiet $obj orientation FN
set_attribute -quiet $obj origin {1568.995 1677.765}
set_attribute -quiet $obj is_placed true
set_attribute -quiet $obj is_fixed true
set_attribute -quiet $obj is_soft_fixed false
set_attribute -quiet $obj eco_status eco_reset
set obj [get_cells {"I_CLOCK_GEN/I_PLL_PCI"} -all]
set_attribute -quiet $obj orientation N
set_attribute -quiet $obj origin {375.565 1677.765}
set_attribute -quiet $obj is_placed true
set_attribute -quiet $obj is_fixed true
set_attribute -quiet $obj is_soft_fixed false
set_attribute -quiet $obj eco_status eco_reset
set obj [get_cells {"I_CLOCK_GEN/I_PLL_SD"} -all]
set_attribute -quiet $obj orientation S
set_attribute -quiet $obj origin {1778.995 1777.765}
set_attribute -quiet $obj is_placed true
set_attribute -quiet $obj is_fixed true
set_attribute -quiet $obj is_soft_fixed false
set_attribute -quiet $obj eco_status eco_reset
{I_CLOCK_GEN/I_PLL_SD}
icc_shell> set_fp_placement_strategy -sliver_size 10
Information: Tcl variable placer_soft_keepout_channel_width is set to 10.000 (VFP-801)
Setting sliver_size = 10.00
1
icc_shell> create_fp_placement -timing_driven \-no_hierarchy_gravity
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
  53 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 47330 (fixed = 0)
Num macros  cells  = 41 (fixed = 3)
Num IOs     cells  = 92
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 1
A macro with most pins (150) is I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM
Num non-zero wt nets = 54767
Num     zero wt nets = 0
A net with highest fanout (257) is buf_sys_2x_clk
grouping macros ...
2 macro arrays generated automatically.
2 array cells created
No large HMs were processed
2 macro arrays to place.
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
   24 macros to place
  3 blocks freed
2 macro arrays to place.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Transferring Data to Milkyway ...
Calculating timing weight ...
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/sc. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/io. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/special. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram4x32. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram8x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram32x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram16x128. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)

  Linking design 'ORCA'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (191 designs)             orca_setup.CEL, etc
  cb13fs120_tsmc_max (library) /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db
  cb13io320_tsmc_max (library) /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/io_max.db
  cb13special_max (library)   /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/special_max.db
  ram16x128_max (library)     /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db
  ram4x32_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram4x32_max.db
  ram8x64_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db
  ram32x64_max (library)      /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram32x64_max.db

# GUI Debug: Building dc from empty. -- Time: 6sec 81ms
(Running rc extraction with virtual route...)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

  Loading design 'ORCA'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

TLU+ File = ../ref/tlup/cb13_6m_max.tluplus
TLU+ File = ../ref/tlup/cb13_6m_min.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)

54705 nets processed. 
Router succeeded.
rc extraction finished.
CPU time for rc extraction =    0:00:14
Elapsed time for rc extraction =    0:00:15
Warning: High fanout net synthesis has not performed on the design yet. (VFP-432)
Information: Updating design information... (UID-85)

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.93
  Critical Path Slack:           1.69
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          2.22
  Critical Path Slack:           2.78
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.53
  Total Hold Violation:         -8.54
  No. of Hold Violations:       16.00
  -----------------------------------

  Timing Path Group 'PCI_CLK'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          4.41
  Critical Path Slack:          10.07
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SDRAM_CLK'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          1.84
  Critical Path Slack:           1.59
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_2x_CLK'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          3.22
  Critical Path Slack:           0.20
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_CLK'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          6.84
  Critical Path Slack:           0.74
  Critical Path Clk Period:      8.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'pclk'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.34
  Critical Path Slack:           7.16
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'sdr_clk'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.47
  Critical Path Slack:           6.79
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        190
  Hierarchical Port Count:      11304
  Leaf Cell Count:              47443
  Buf/Inv Cell Count:            4589
  Buf Cell Count:                 851
  Inv Cell Count:                3742
  CT Buf/Inv Cell Count:            4
  Combinational Cell Count:     36342
  Sequential Cell Count:        11101
  Macro Count:                     41
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       178321.42
  Noncombinational Area:    236603.63
  Buf/Inv Area:              99741.42
  Total Buffer Area:           939.00
  Total Inverter Area:        2891.25
  Macro/Black Box Area:     133661.04
  Net Area:                  85227.82
  Net XLength        :     1102625.50
  Net YLength        :     1030286.31
  -----------------------------------
  Cell Area:                548586.10
  Design Area:              633813.92
  Net Length        :      2132911.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         54846
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------

CPU time for timing report =    0:00:05
Elapsed time for timing report =    0:00:05
Info: worst slack in the design is 0.198983
CPU time for freeing timing design =    0:00:04
Elapsed time for freeing timing design =    0:00:04
No timing violation found. Will not run timing-driven placement.
Reference Point: Lower Left-hand corner of Core Base Array
Number of plan group pins = 0
  66 blocks freed
  0 bytes freed
*********************************************
Report     : Virtual Flat Placement
Design     : orca_setup
Version    : L-2016.03-SP1
Date       : Sun May 14 02:07:56 2023
*********************************************

Total wirelength: 1573085.29
Number of 100x100 tracks cell density regions: 1156
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 100.00% (at 375 1697 415 1737)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 380 horizontal rows
    3528 pre-routes for placement blockage/checking
    3528 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
Warning: lib cell "pfeed01000" of size (3 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed00500" of size (2 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed00200" of size (1 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed00050" of size (1 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed00010" of size (1 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed05000" of size (13 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed00005" of size (1 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed00100" of size (1 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pc3b03" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pc3d01" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfrelr" of size (843 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pv0i" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pvdi" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pv0a" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pvda" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pc3b05" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pc3o05" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
 
****************************************
  Report : Chip Summary
  Design : ORCA
  Version: L-2016.03-SP1
  Date   : Sun May 14 02:07:58 2023
****************************************
Std cell utilization: 73.52%  (673169/(1300740-385150))
(Non-fixed + Fixed)
Std cell utilization: 73.52%  (673169/(1300740-385150))
(Non-fixed only)
Chip area:            1300740  sites, bbox (375.56 375.56 1778.99 1777.77) um
Std cell area:        673169   sites, (non-fixed:673169 fixed:0)
                      47330    cells, (non-fixed:47330  fixed:0)
Macro cell area:      377970   sites
                      41       cells
Placement blockages:  385150   sites, (excluding fixed std cells)
                      385150   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       109 
Avg. std cell width:  20.88 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 380)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : ORCA
  Version: L-2016.03-SP1
  Date   : Sun May 14 02:07:58 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 47330 illegal cells...
Starting legalizer.
Initial legalization:  100% (1 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.3 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.2 sec)
Legalization complete (7 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : ORCA
  Version: L-2016.03-SP1
  Date   : Sun May 14 02:08:04 2023
****************************************

avg cell displacement:    1.182 um ( 0.32 row height)
max cell displacement:    5.466 um ( 1.48 row height)
std deviation:            0.658 um ( 0.18 row height)
number of cell moved:     47330 cells (out of 47330 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
icc_shell> source -echo scripts/macro_place_cons.tcl
### Apply macro placement constraints:
set_fp_placement_strategy     -auto_grouping high     -macros_on_edge on     -sliver_size 10     -virtual_IPO on
Setting auto_grouping = high
Setting macros_on_edge = on
Information: Tcl variable placer_soft_keepout_channel_width is set to 10.000 (VFP-801)
Setting sliver_size = 10.00
Setting virtual_IPO = true
set_fp_macro_options -legal_orientation {W E} [get_cells I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_*]
Info: Legal orientation constraint set on 8 macro instances.
1
icc_shell> report_congestion -grc_based -by_layer \-routing_stage global
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/sc. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/io. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/special. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram4x32. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram8x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram32x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram16x128. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Information: Loading local_link_library attribute {sc_max.db}. (MWDC-290)

  Linking design 'ORCA'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (191 designs)             orca_setup.CEL, etc
  cb13fs120_tsmc_max (library)
                              /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db
  cb13io320_tsmc_max (library)
                              /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/io_max.db
  cb13special_max (library)   /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/special_max.db
  ram16x128_max (library)     /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db
  ram4x32_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram4x32_max.db
  ram8x64_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db
  ram32x64_max (library)      /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram32x64_max.db

# GUI Debug: Building dc from empty. -- Time: 6sec 462ms
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 380 horizontal rows
    3528 pre-routes for placement blockage/checking
    3528 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Error: Macro cell I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 is not fixed. (PSYN-348)
Running global router for congestion map ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    6  Alloctr    6  Proc 1705 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used   52  Alloctr   53  Proc    0 
[End of Read DB] Total (MB): Used   59  Alloctr   60  Proc 1705 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,2154.56,2153.33)
Number of routing layers = 6
layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Build Tech Data] Total (MB): Used   73  Alloctr   75  Proc 1705 
Net statistics:
Total number of nets     = 55139
Number of nets to route  = 54710
Number of single or zero port nets = 353
76 nets are fully connected,
 of which 76 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:01 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Build All Nets] Total (MB): Used   92  Alloctr   93  Proc 1705 
Average gCell capacity  0.88     on layer (1)    METAL
Average gCell capacity  3.29     on layer (2)    METAL2
Average gCell capacity  3.33     on layer (3)    METAL3
Average gCell capacity  2.62     on layer (4)    METAL4
Average gCell capacity  4.55     on layer (5)    METAL5
Average gCell capacity  3.80     on layer (6)    METAL6
Average number of tracks per gCell 8.99  on layer (1)    METAL
Average number of tracks per gCell 9.00  on layer (2)    METAL2
Average number of tracks per gCell 8.99  on layer (3)    METAL3
Average number of tracks per gCell 7.16  on layer (4)    METAL4
Average number of tracks per gCell 4.55  on layer (5)    METAL5
Average number of tracks per gCell 3.80  on layer (6)    METAL6
Number of gCells = 2046336
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    4  Proc    0 
[End of Build Congestion map] Total (MB): Used   93  Alloctr   97  Proc 1705 
Warning: Macro pin (pc3o05 PAD) does not have access edge. (ZRT-105)
Warning: Macro pin (pc3b03 PAD) does not have access edge. (ZRT-105)
Warning: Macro pin (pc3d01 PAD) does not have access edge. (ZRT-105)
Warning: Macro pin (pc3b05 PAD) does not have access edge. (ZRT-105)
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   34  Alloctr   37  Proc    0 
[End of Build Data] Total (MB): Used   93  Alloctr   97  Proc 1705 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:05 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   93  Alloctr   97  Proc 1706 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:09 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Initial Routing] Stage (MB): Used   33  Alloctr   32  Proc    0 
[End of Initial Routing] Total (MB): Used  126  Alloctr  130  Proc 1706 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1026 Max = 5 GRCs =  1510 (0.22%)
Initial. H routing: Overflow =   507 Max = 3 (GRCs =   4) GRCs =   595 (0.17%)
Initial. V routing: Overflow =   518 Max = 5 (GRCs =   1) GRCs =   915 (0.27%)
Initial. METAL      Overflow =   137 Max = 1 (GRCs = 113) GRCs =   161 (0.05%)
Initial. METAL2     Overflow =   367 Max = 2 (GRCs =   8) GRCs =   721 (0.21%)
Initial. METAL3     Overflow =   347 Max = 3 (GRCs =   3) GRCs =   401 (0.12%)
Initial. METAL4     Overflow =   149 Max = 5 (GRCs =   1) GRCs =   191 (0.06%)
Initial. METAL5     Overflow =    23 Max = 3 (GRCs =   1) GRCs =    33 (0.01%)
Initial. METAL6     Overflow =     1 Max = 0 (GRCs =   3) GRCs =     3 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   159 Max =  4 GRCs =   358 (0.41%)
Initial. H routing: Overflow =    64 Max =  3 (GRCs =  1) GRCs =   156 (0.36%)
Initial. V routing: Overflow =    94 Max =  4 (GRCs =  2) GRCs =   202 (0.47%)
Initial. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. METAL2     Overflow =    24 Max =  2 (GRCs =  1) GRCs =    73 (0.17%)
Initial. METAL3     Overflow =    41 Max =  1 (GRCs = 25) GRCs =   123 (0.28%)
Initial. METAL4     Overflow =    69 Max =  4 (GRCs =  2) GRCs =   126 (0.29%)
Initial. METAL5     Overflow =    23 Max =  3 (GRCs =  1) GRCs =    33 (0.08%)
Initial. METAL6     Overflow =     1 Max =  0 (GRCs =  3) GRCs =     3 (0.01%)

Initial. Total Wire Length = 2403791.72
Initial. Layer METAL wire length = 17601.38
Initial. Layer METAL2 wire length = 888863.77
Initial. Layer METAL3 wire length = 1077275.36
Initial. Layer METAL4 wire length = 257208.72
Initial. Layer METAL5 wire length = 108336.43
Initial. Layer METAL6 wire length = 54506.06
Initial. Total Number of Contacts = 343143
Initial. Via VIA12A count = 184010
Initial. Via VIA23 count = 150431
Initial. Via VIA34 count = 6620
Initial. Via VIA45 count = 1454
Initial. Via VIA56 count = 628
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:03 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  127  Alloctr  130  Proc 1706 
phase1. Routing result:
phase1. Both Dirs: Overflow =    77 Max = 1 GRCs =   183 (0.03%)
phase1. H routing: Overflow =    57 Max = 1 (GRCs = 27) GRCs =   115 (0.03%)
phase1. V routing: Overflow =    20 Max = 1 (GRCs =  2) GRCs =    68 (0.02%)
phase1. METAL      Overflow =    51 Max = 1 (GRCs = 27) GRCs =    75 (0.02%)
phase1. METAL2     Overflow =    14 Max = 1 (GRCs =  1) GRCs =    39 (0.01%)
phase1. METAL3     Overflow =     5 Max = 0 (GRCs = 40) GRCs =    40 (0.01%)
phase1. METAL4     Overflow =     5 Max = 1 (GRCs =  1) GRCs =    29 (0.01%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    11 Max =  1 GRCs =    71 (0.08%)
phase1. H routing: Overflow =     5 Max =  0 (GRCs = 40) GRCs =    40 (0.09%)
phase1. V routing: Overflow =     5 Max =  1 (GRCs =  1) GRCs =    31 (0.07%)
phase1. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =     0 Max =  0 (GRCs =  2) GRCs =     2 (0.00%)
phase1. METAL3     Overflow =     5 Max =  0 (GRCs = 40) GRCs =    40 (0.09%)
phase1. METAL4     Overflow =     5 Max =  1 (GRCs =  1) GRCs =    29 (0.07%)
phase1. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2405309.25
phase1. Layer METAL wire length = 17694.39
phase1. Layer METAL2 wire length = 871641.78
phase1. Layer METAL3 wire length = 1062915.17
phase1. Layer METAL4 wire length = 268218.39
phase1. Layer METAL5 wire length = 123818.03
phase1. Layer METAL6 wire length = 61021.50
phase1. Total Number of Contacts = 344640
phase1. Via VIA12A count = 183976
phase1. Via VIA23 count = 150670
phase1. Via VIA34 count = 7461
phase1. Via VIA45 count = 1766
phase1. Via VIA56 count = 767
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  126  Alloctr  129  Proc 1706 
phase2. Routing result:
phase2. Both Dirs: Overflow =    45 Max = 1 GRCs =    69 (0.01%)
phase2. H routing: Overflow =    45 Max = 1 (GRCs = 22) GRCs =    69 (0.02%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL      Overflow =    45 Max = 1 (GRCs = 22) GRCs =    69 (0.02%)
phase2. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2405245.73
phase2. Layer METAL wire length = 17679.48
phase2. Layer METAL2 wire length = 871611.16
phase2. Layer METAL3 wire length = 1061774.91
phase2. Layer METAL4 wire length = 268330.70
phase2. Layer METAL5 wire length = 124889.93
phase2. Layer METAL6 wire length = 60959.56
phase2. Total Number of Contacts = 344660
phase2. Via VIA12A count = 183976
phase2. Via VIA23 count = 150671
phase2. Via VIA34 count = 7470
phase2. Via VIA45 count = 1775
phase2. Via VIA56 count = 768
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  126  Alloctr  129  Proc 1706 
phase3. Routing result:
phase3. Both Dirs: Overflow =    44 Max = 1 GRCs =    68 (0.01%)
phase3. H routing: Overflow =    44 Max = 1 (GRCs = 21) GRCs =    68 (0.02%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL      Overflow =    44 Max = 1 (GRCs = 21) GRCs =    68 (0.02%)
phase3. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL4     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL4     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 2405241.77
phase3. Layer METAL wire length = 17675.49
phase3. Layer METAL2 wire length = 871603.81
phase3. Layer METAL3 wire length = 1061774.91
phase3. Layer METAL4 wire length = 268338.08
phase3. Layer METAL5 wire length = 124889.93
phase3. Layer METAL6 wire length = 60959.56
phase3. Total Number of Contacts = 344662
phase3. Via VIA12A count = 183976
phase3. Via VIA23 count = 150671
phase3. Via VIA34 count = 7472
phase3. Via VIA45 count = 1775
phase3. Via VIA56 count = 768
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:25 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:25
[End of Whole Chip Routing] Stage (MB): Used   67  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  126  Alloctr  129  Proc 1706 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 12.89 %
Peak    vertical track utilization   = 89.47 %
Average horizontal track utilization = 13.15 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -12  Alloctr  -14  Proc    0 
[GR: Done] Total (MB): Used  123  Alloctr  125  Proc 1706 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:28 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:28
[GR: Done] Stage (MB): Used  116  Alloctr  118  Proc    0 
[GR: Done] Total (MB): Used  123  Alloctr  125  Proc 1706 
Writing out congestion map...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[DBOUT] Stage (MB): Used  -97  Alloctr  -99  Proc    0 
[DBOUT] Total (MB): Used    6  Alloctr    7  Proc 1706 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:29 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:29
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    6  Alloctr    7  Proc 1706 

Information: Reporting global route congestion data from Milkyway...

++++++++++++++++++++++++++++++++++++++++++++++++
Layer METAL Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 341056 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  21 GRCs with overflow: 21 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {847885 1109875 851575 1113565}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {615415 1239025 619105 1242715}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {766705 943825 770395 947515}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {608035 1135705 611725 1139395}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {663385 1493635 667075 1497325}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {711355 523165 715045 526855}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {1028695 836815 1032385 840505}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {1751935 1537915 1755625 1541605}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {1294375 508405 1298065 512095}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1
 GRC {1456735 1630165 1460425 1633855}: H routing capacity/demand =  0/1 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) with overflow 1

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {1751935 1537915 1755625 1541605}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {596965 1205815 600655 1209505}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {847885 1109875 851575 1113565}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {563755 1087735 567445 1091425}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {1456735 1630165 1460425 1633855}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {1397695 1216885 1401385 1220575}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {1294375 508405 1298065 512095}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {1478875 1648615 1482565 1652305}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {1316515 1253785 1320205 1257475}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1
 GRC {766705 943825 770395 947515}: H routing capacity/demand =  0/1 (occupy rate = inf) with overflow 1

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {512095 1434595 515785 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {515785 1434595 519475 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {519475 1434595 523165 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {523165 1434595 526855 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {526855 1434595 530545 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {530545 1434595 534235 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {534235 1434595 537925 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {537925 1434595 541615 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {541615 1434595 545305 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {545305 1434595 548995 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
++++++++++++++++++++++++++++++++++++++++++++++++
Layer METAL2 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 341056 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  0 GRCs with overflow: 0 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {512095 1434595 515785 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {515785 1434595 519475 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {519475 1434595 523165 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {523165 1434595 526855 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {526855 1434595 530545 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {530545 1434595 534235 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {534235 1434595 537925 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {537925 1434595 541615 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {541615 1434595 545305 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {545305 1434595 548995 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  5/3 (occupy rate = 0.60) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {512095 1434595 515785 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {515785 1434595 519475 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {519475 1434595 523165 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {523165 1434595 526855 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {526855 1434595 530545 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {530545 1434595 534235 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {534235 1434595 537925 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {537925 1434595 541615 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {541615 1434595 545305 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {545305 1434595 548995 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {449365 1464115 453055 1467805}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {453055 1464115 456745 1467805}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {456745 1464115 460435 1467805}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {460435 1464115 464125 1467805}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {464125 1464115 467815 1467805}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {467815 1464115 471505 1467805}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {471505 1464115 475195 1467805}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {475195 1464115 478885 1467805}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {478885 1464115 482575 1467805}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {482575 1464115 486265 1467805}: V routing capacity/demand =  0/0 (occupy rate = inf) 
++++++++++++++++++++++++++++++++++++++++++++++++
Layer METAL3 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 341056 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  0 GRCs with overflow: 0 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {512095 1434595 515785 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {515785 1434595 519475 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {519475 1434595 523165 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {523165 1434595 526855 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {526855 1434595 530545 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {530545 1434595 534235 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {534235 1434595 537925 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {537925 1434595 541615 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {541615 1434595 545305 1438285}: H routing capacity/demand =  6/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {545305 1434595 548995 1438285}: H routing capacity/demand =  6/0 (occupy rate = 0.00), V routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {1818355 1453045 1822045 1456735}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1822045 1453045 1825735 1456735}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1825735 1453045 1829425 1456735}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1829425 1453045 1833115 1456735}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1833115 1453045 1836805 1456735}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1836805 1453045 1840495 1456735}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1840495 1453045 1844185 1456735}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1844185 1453045 1847875 1456735}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1847875 1453045 1851565 1456735}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {1851565 1453045 1855255 1456735}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {512095 1434595 515785 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {515785 1434595 519475 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {519475 1434595 523165 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {523165 1434595 526855 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {526855 1434595 530545 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {530545 1434595 534235 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {534235 1434595 537925 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {537925 1434595 541615 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {541615 1434595 545305 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {545305 1434595 548995 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
++++++++++++++++++++++++++++++++++++++++++++++++
Layer METAL4 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 341056 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  0 GRCs with overflow: 0 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {512095 1434595 515785 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {515785 1434595 519475 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {519475 1434595 523165 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {523165 1434595 526855 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {526855 1434595 530545 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {530545 1434595 534235 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {534235 1434595 537925 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {537925 1434595 541615 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {541615 1434595 545305 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  2/0 (occupy rate = 0.00) 
 GRC {545305 1434595 548995 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  7/2 (occupy rate = 0.29) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {512095 1434595 515785 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {515785 1434595 519475 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {519475 1434595 523165 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {523165 1434595 526855 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {526855 1434595 530545 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {530545 1434595 534235 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {534235 1434595 537925 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {537925 1434595 541615 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {541615 1434595 545305 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {545305 1434595 548995 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {231655 1467805 235345 1471495}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {235345 1467805 239035 1471495}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {239035 1467805 242725 1471495}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {242725 1467805 246415 1471495}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {246415 1467805 250105 1471495}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {250105 1467805 253795 1471495}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {253795 1467805 257485 1471495}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {257485 1467805 261175 1471495}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {261175 1467805 264865 1471495}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {264865 1467805 268555 1471495}: V routing capacity/demand =  0/0 (occupy rate = inf) 
++++++++++++++++++++++++++++++++++++++++++++++++
Layer METAL5 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 341056 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  0 GRCs with overflow: 0 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {512095 1434595 515785 1438285}: H routing capacity/demand =  4/2 (occupy rate = 0.50), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {515785 1434595 519475 1438285}: H routing capacity/demand =  4/2 (occupy rate = 0.50), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {519475 1434595 523165 1438285}: H routing capacity/demand =  4/2 (occupy rate = 0.50), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {523165 1434595 526855 1438285}: H routing capacity/demand =  4/2 (occupy rate = 0.50), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {526855 1434595 530545 1438285}: H routing capacity/demand =  4/2 (occupy rate = 0.50), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {530545 1434595 534235 1438285}: H routing capacity/demand =  4/2 (occupy rate = 0.50), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {534235 1434595 537925 1438285}: H routing capacity/demand =  4/2 (occupy rate = 0.50), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {537925 1434595 541615 1438285}: H routing capacity/demand =  4/2 (occupy rate = 0.50), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {541615 1434595 545305 1438285}: H routing capacity/demand =  4/2 (occupy rate = 0.50), V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {545305 1434595 548995 1438285}: H routing capacity/demand =  4/2 (occupy rate = 0.50), V routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {1312825 1268545 1316515 1272235}: H routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {1316515 1268545 1320205 1272235}: H routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {1305445 1268545 1309135 1272235}: H routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {1320205 1268545 1323895 1272235}: H routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {1323895 1268545 1327585 1272235}: H routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {1327585 1268545 1331275 1272235}: H routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {1331275 1268545 1334965 1272235}: H routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {1334965 1268545 1338655 1272235}: H routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {1338655 1268545 1342345 1272235}: H routing capacity/demand =  4/4 (occupy rate = 1.00) 
 GRC {1342345 1268545 1346035 1272235}: H routing capacity/demand =  4/4 (occupy rate = 1.00) 

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {512095 1434595 515785 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {515785 1434595 519475 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {519475 1434595 523165 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {523165 1434595 526855 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {526855 1434595 530545 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {530545 1434595 534235 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {534235 1434595 537925 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {537925 1434595 541615 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {541615 1434595 545305 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {545305 1434595 548995 1438285}: V routing capacity/demand =  0/0 (occupy rate = inf) 
++++++++++++++++++++++++++++++++++++++++++++++++
Layer METAL6 Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 341056 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  0 GRCs with overflow: 0 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {512095 1434595 515785 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {515785 1434595 519475 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {519475 1434595 523165 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  3/0 (occupy rate = 0.00) 
 GRC {523165 1434595 526855 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {526855 1434595 530545 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/0 (occupy rate = 0.00) 
 GRC {530545 1434595 534235 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/1 (occupy rate = 0.25) 
 GRC {534235 1434595 537925 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/1 (occupy rate = 0.25) 
 GRC {537925 1434595 541615 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  3/1 (occupy rate = 0.33) 
 GRC {541615 1434595 545305 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/2 (occupy rate = 0.50) 
 GRC {545305 1434595 548995 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf), V routing capacity/demand =  4/1 (occupy rate = 0.25) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {512095 1434595 515785 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {515785 1434595 519475 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {519475 1434595 523165 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {523165 1434595 526855 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {526855 1434595 530545 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {530545 1434595 534235 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {534235 1434595 537925 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {537925 1434595 541615 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {541615 1434595 545305 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 
 GRC {545305 1434595 548995 1438285}: H routing capacity/demand =  0/0 (occupy rate = inf) 

++++++++ Top 10 vertically congested GRCs ++++++++
++++++++++++++++++++++++++++++++++++++++++++++++
 Overall Congestion Map Data:
++++++++++++++++++++++++++++++++++++++++++++++++
There are 341056 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  0 GRCs with overflow: 0 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {1334965 1268545 1338655 1272235}: H routing capacity/demand =  13/13 (occupy rate = 1.00), V routing capacity/demand =  20/6 (occupy rate = 0.30) 
 GRC {1327585 1268545 1331275 1272235}: H routing capacity/demand =  13/13 (occupy rate = 1.00), V routing capacity/demand =  20/5 (occupy rate = 0.25) 
 GRC {1397695 1268545 1401385 1272235}: H routing capacity/demand =  13/13 (occupy rate = 1.00), V routing capacity/demand =  20/12 (occupy rate = 0.60) 
 GRC {1349725 1268545 1353415 1272235}: H routing capacity/demand =  13/13 (occupy rate = 1.00), V routing capacity/demand =  19/5 (occupy rate = 0.26) 
 GRC {1331275 1268545 1334965 1272235}: H routing capacity/demand =  13/13 (occupy rate = 1.00), V routing capacity/demand =  19/6 (occupy rate = 0.32) 
 GRC {1102495 1486255 1106185 1489945}: H routing capacity/demand =  14/14 (occupy rate = 1.00), V routing capacity/demand =  20/10 (occupy rate = 0.50) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {1102495 1486255 1106185 1489945}: H routing capacity/demand =  14/14 (occupy rate = 1.00) 
 GRC {1349725 1268545 1353415 1272235}: H routing capacity/demand =  13/13 (occupy rate = 1.00) 
 GRC {1327585 1268545 1331275 1272235}: H routing capacity/demand =  13/13 (occupy rate = 1.00) 
 GRC {1397695 1268545 1401385 1272235}: H routing capacity/demand =  13/13 (occupy rate = 1.00) 
 GRC {1334965 1268545 1338655 1272235}: H routing capacity/demand =  13/13 (occupy rate = 1.00) 
 GRC {1331275 1268545 1334965 1272235}: H routing capacity/demand =  13/13 (occupy rate = 1.00) 

++++++++ Top 10 vertically congested GRCs ++++++++

1
icc_shell> source -echo scripts/keepout.tcl
## Set hard keepout margin as 10 for all macros
set_keepout_margin -type hard -all_macros -outer {10 10 10 10}
1
icc_shell> create_fp_placement -timing_driven \-no_hierarchy_gravity
CPU time for freeing timing design =    0:00:04
Elapsed time for freeing timing design =    0:00:04
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
41 macro cells have user defined keepout margin.
  67 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 47330 (fixed = 0)
Num macros  cells  = 41 (fixed = 3)
Num IOs     cells  = 92
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 1
A macro with most pins (150) is I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM
Num non-zero wt nets = 54767
Num     zero wt nets = 0
A net with highest fanout (257) is buf_sys_2x_clk
grouping macros ...
5 macro arrays generated automatically.
5 array cells created
No large HMs were processed
5 macro arrays to place.
coarse place 0% done.
coarse place 20% done.
   5 macros to place
  6 blocks freed
5 macro arrays to place.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Transferring Data to Milkyway ...
Calculating timing weight ...
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/sc. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/io. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/special. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram4x32. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram8x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram32x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram16x128. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Information: Loading local_link_library attribute {sc_max.db}. (MWDC-290)

  Linking design 'ORCA'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (191 designs)             orca_setup.CEL, etc
  cb13fs120_tsmc_max (library)
                              /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db
  cb13io320_tsmc_max (library)
                              /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/io_max.db
  cb13special_max (library)   /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/special_max.db
  ram16x128_max (library)     /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db
  ram4x32_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram4x32_max.db
  ram8x64_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db
  ram32x64_max (library)      /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram32x64_max.db

# GUI Debug: Building dc from empty. -- Time: 6sec 799ms
(Running rc extraction with virtual route...)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

  Loading design 'ORCA'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)

54705 nets processed. 
Router succeeded.
rc extraction finished.
CPU time for rc extraction =    0:00:11
Elapsed time for rc extraction =    0:00:11
Running virtual ipo...
VIPO: Initializing VR service.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
VIPO: detected placement blockages, 110 hard, 0 soft.
VIPO: initializing estimation model ...
VIPO: estimation model initialized, cpuTime = 0 sec.
VIPO: estimating delays and capacitances ...
VIPO: design has annotation. All annotation will be overwritten.
VIPO: delays and capacitances estimated, cpuTime = 1 sec.
virtual ipo finished.
CPU time for virtual ipo =    0:00:11
Elapsed time for virtual ipo =    0:00:12
Warning: High fanout net synthesis has not performed on the design yet. (VFP-432)

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.94
  Critical Path Slack:           1.69
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          2.32
  Critical Path Slack:           2.68
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.53
  Total Hold Violation:         -8.54
  No. of Hold Violations:       16.00
  -----------------------------------

  Timing Path Group 'PCI_CLK'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          4.42
  Critical Path Slack:          10.06
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SDRAM_CLK'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          1.87
  Critical Path Slack:           1.55
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_2x_CLK'
  -----------------------------------
  Levels of Logic:              22.00
  Critical Path Length:          3.55
  Critical Path Slack:          -0.15
  Critical Path Clk Period:      4.00
  Total Negative Slack:         -0.16
  No. of Violating Paths:        2.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_CLK'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          7.05
  Critical Path Slack:           0.53
  Critical Path Clk Period:      8.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'pclk'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.36
  Critical Path Slack:           7.14
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'sdr_clk'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.55
  Critical Path Slack:           6.71
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        190
  Hierarchical Port Count:      11304
  Leaf Cell Count:              47443
  Buf/Inv Cell Count:            4589
  Buf Cell Count:                 851
  Inv Cell Count:                3742
  CT Buf/Inv Cell Count:            4
  Combinational Cell Count:     36342
  Sequential Cell Count:        11101
  Macro Count:                     41
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       178321.42
  Noncombinational Area:    236603.63
  Buf/Inv Area:              99741.42
  Total Buffer Area:           939.00
  Total Inverter Area:        2891.25
  Macro/Black Box Area:     133661.04
  Net Area:                  85227.82
  Net XLength        :      981168.75
  Net YLength        :      976232.38
  -----------------------------------
  Cell Area:                548586.10
  Design Area:              633813.92
  Net Length        :      1957401.12


  Design Rules
  -----------------------------------
  Total Number of Nets:         54846
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------

CPU time for timing report =    0:00:00
Elapsed time for timing report =    0:00:01
Info: worst slack in the design is -0.154281
CPU time for net weight calculation =    0:00:00
Elapsed time for net weight calculation =    0:00:00
Timing weight calculated.
Turning off virtual ipo...
VIPO: All original annotations are removed.
virtual ipo turned off.
CPU time for turning off virtual ipo =    0:00:00
Elapsed time for turning off virtual ipo =    0:00:00
CPU time for freeing timing design =    0:00:03
Elapsed time for freeing timing design =    0:00:04
Number of plan group pins = 0
net weight set.
54767 timing weight set.
max net weight: 10.500439
min net weight: 0.808160
0 net set to minimum weight 0.808160.
41 macro cells have user defined keepout margin.
  65 blocks freed
  0 bytes freed
Doing Incremental Timing Driven Placement...
grouping macros ...
5 macro arrays generated automatically.
5 array cells created
No large HMs were processed
5 macro arrays to place.
coarse place 40% done.
   5 macros to place
  4 blocks freed
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : orca_setup
Version    : L-2016.03-SP1
Date       : Sun May 14 02:15:31 2023
*********************************************

Total wirelength: 1504292.56
Number of 100x100 tracks cell density regions: 1156
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 100.00% (at 375 1697 415 1737)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 380 horizontal rows
    3528 pre-routes for placement blockage/checking
    3528 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
Warning: lib cell "pfeed01000" of size (3 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed00500" of size (2 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed00200" of size (1 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed00050" of size (1 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed00010" of size (1 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed05000" of size (13 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed00005" of size (1 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed00100" of size (1 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pc3b03" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pc3d01" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfrelr" of size (843 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pv0i" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pvdi" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pv0a" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pvda" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pc3b05" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pc3o05" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
 
****************************************
  Report : Chip Summary
  Design : ORCA
  Version: L-2016.03-SP1
  Date   : Sun May 14 02:15:32 2023
****************************************
Std cell utilization: 84.24%  (673169/(1300740-501626))
(Non-fixed + Fixed)
Std cell utilization: 84.26%  (673169/(1300740-501782))
(Non-fixed only)
Chip area:            1300740  sites, bbox (375.56 375.56 1778.99 1777.77) um
Std cell area:        673169   sites, (non-fixed:673169 fixed:0)
                      47330    cells, (non-fixed:47330  fixed:0)
Macro cell area:      378060   sites
                      41       cells
Placement blockages:  501626   sites, (excluding fixed std cells)
                      501782   sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       109 
Avg. std cell width:  20.88 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 380)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : ORCA
  Version: L-2016.03-SP1
  Date   : Sun May 14 02:15:32 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 47330 illegal cells...
Starting legalizer.
Initial legalization:  100% (1 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.3 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.1 sec)
Legalization complete (7 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : ORCA
  Version: L-2016.03-SP1
  Date   : Sun May 14 02:15:40 2023
****************************************

avg cell displacement:    1.345 um ( 0.36 row height)
max cell displacement:   10.818 um ( 2.93 row height)
std deviation:            0.771 um ( 0.21 row height)
number of cell moved:     47330 cells (out of 47330 cells)

Total 0 cells has large displacement (e.g. > 11.070 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
icc_shell> 
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/sc. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/io. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/special. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram4x32. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram8x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram32x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram16x128. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Information: Loading local_link_library attribute {sc_max.db}. (MWDC-290)

  Linking design 'ORCA'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (191 designs)             orca_setup.CEL, etc
  cb13fs120_tsmc_max (library)
                              /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db
  cb13io320_tsmc_max (library)
                              /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/io_max.db
  cb13special_max (library)   /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/special_max.db
  ram16x128_max (library)     /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db
  ram4x32_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram4x32_max.db
  ram8x64_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db
  ram32x64_max (library)      /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram32x64_max.db

# GUI Debug: Building dc from empty. -- Time: 5sec 931ms
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 380 horizontal rows
    3528 pre-routes for placement blockage/checking
    3528 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Error: Macro cell I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 is not fixed. (PSYN-348)
Running global router for congestion map ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    6  Alloctr    7  Proc 1874 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   52  Alloctr   53  Proc    0 
[End of Read DB] Total (MB): Used   59  Alloctr   60  Proc 1874 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,2154.56,2153.33)
Number of routing layers = 6
layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Build Tech Data] Total (MB): Used   73  Alloctr   75  Proc 1874 
Net statistics:
Total number of nets     = 55139
Number of nets to route  = 54710
Number of single or zero port nets = 353
76 nets are fully connected,
 of which 76 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:01 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Build All Nets] Total (MB): Used   92  Alloctr   93  Proc 1874 
Average gCell capacity  0.97     on layer (1)    METAL
Average gCell capacity  3.30     on layer (2)    METAL2
Average gCell capacity  3.32     on layer (3)    METAL3
Average gCell capacity  2.62     on layer (4)    METAL4
Average gCell capacity  4.55     on layer (5)    METAL5
Average gCell capacity  3.80     on layer (6)    METAL6
Average number of tracks per gCell 8.99  on layer (1)    METAL
Average number of tracks per gCell 9.00  on layer (2)    METAL2
Average number of tracks per gCell 8.99  on layer (3)    METAL3
Average number of tracks per gCell 7.16  on layer (4)    METAL4
Average number of tracks per gCell 4.55  on layer (5)    METAL5
Average number of tracks per gCell 3.80  on layer (6)    METAL6
Number of gCells = 2046336
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    4  Proc    0 
[End of Build Congestion map] Total (MB): Used   93  Alloctr   97  Proc 1874 
Warning: Macro pin (pc3b05 PAD) does not have access edge. (ZRT-105)
Warning: Macro pin (pc3o05 PAD) does not have access edge. (ZRT-105)
Warning: Macro pin (pc3d01 PAD) does not have access edge. (ZRT-105)
Warning: Macro pin (pc3b03 PAD) does not have access edge. (ZRT-105)
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   34  Alloctr   37  Proc    0 
[End of Build Data] Total (MB): Used   93  Alloctr   97  Proc 1874 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:05 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   93  Alloctr   97  Proc 1874 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
60% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
70% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
80% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
90% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:09 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Initial Routing] Stage (MB): Used   33  Alloctr   32  Proc    0 
[End of Initial Routing] Total (MB): Used  126  Alloctr  130  Proc 1874 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1103 Max = 4 GRCs =  1441 (0.21%)
Initial. H routing: Overflow =   617 Max = 4 (GRCs =  3) GRCs =   547 (0.16%)
Initial. V routing: Overflow =   486 Max = 2 (GRCs = 10) GRCs =   894 (0.26%)
Initial. METAL      Overflow =    67 Max = 1 (GRCs = 49) GRCs =    88 (0.03%)
Initial. METAL2     Overflow =   432 Max = 2 (GRCs =  9) GRCs =   801 (0.23%)
Initial. METAL3     Overflow =   548 Max = 4 (GRCs =  3) GRCs =   456 (0.13%)
Initial. METAL4     Overflow =    53 Max = 2 (GRCs =  1) GRCs =    93 (0.03%)
Initial. METAL5     Overflow =     1 Max = 0 (GRCs =  3) GRCs =     3 (0.00%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    48 Max =  1 GRCs =   122 (0.14%)
Initial. H routing: Overflow =     7 Max =  0 (GRCs = 29) GRCs =    29 (0.07%)
Initial. V routing: Overflow =    41 Max =  1 (GRCs = 25) GRCs =    93 (0.21%)
Initial. METAL      Overflow =     0 Max =  0 (GRCs =  2) GRCs =     2 (0.00%)
Initial. METAL2     Overflow =     3 Max =  0 (GRCs = 15) GRCs =    15 (0.03%)
Initial. METAL3     Overflow =     5 Max =  0 (GRCs = 24) GRCs =    24 (0.06%)
Initial. METAL4     Overflow =    37 Max =  1 (GRCs = 25) GRCs =    78 (0.18%)
Initial. METAL5     Overflow =     1 Max =  0 (GRCs =  3) GRCs =     3 (0.01%)
Initial. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2242876.71
Initial. Layer METAL wire length = 29145.35
Initial. Layer METAL2 wire length = 884436.80
Initial. Layer METAL3 wire length = 1007655.43
Initial. Layer METAL4 wire length = 239184.76
Initial. Layer METAL5 wire length = 52502.96
Initial. Layer METAL6 wire length = 29951.44
Initial. Total Number of Contacts = 342862
Initial. Via VIA12A count = 183648
Initial. Via VIA23 count = 150388
Initial. Via VIA34 count = 7376
Initial. Via VIA45 count = 1092
Initial. Via VIA56 count = 358
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  126  Alloctr  130  Proc 1874 
phase1. Routing result:
phase1. Both Dirs: Overflow =    61 Max = 1 GRCs =   120 (0.02%)
phase1. H routing: Overflow =    31 Max = 1 (GRCs = 13) GRCs =    53 (0.02%)
phase1. V routing: Overflow =    29 Max = 1 (GRCs =  8) GRCs =    67 (0.02%)
phase1. METAL      Overflow =    31 Max = 1 (GRCs = 13) GRCs =    50 (0.01%)
phase1. METAL2     Overflow =    22 Max = 1 (GRCs =  4) GRCs =    46 (0.01%)
phase1. METAL3     Overflow =     0 Max = 0 (GRCs =  3) GRCs =     3 (0.00%)
phase1. METAL4     Overflow =     7 Max = 1 (GRCs =  4) GRCs =    21 (0.01%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     7 Max =  1 GRCs =    28 (0.03%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  3) GRCs =     3 (0.01%)
phase1. V routing: Overflow =     7 Max =  1 (GRCs =  4) GRCs =    25 (0.06%)
phase1. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =     0 Max =  0 (GRCs =  4) GRCs =     4 (0.01%)
phase1. METAL3     Overflow =     0 Max =  0 (GRCs =  3) GRCs =     3 (0.01%)
phase1. METAL4     Overflow =     7 Max =  1 (GRCs =  4) GRCs =    21 (0.05%)
phase1. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2245003.59
phase1. Layer METAL wire length = 29541.76
phase1. Layer METAL2 wire length = 860089.65
phase1. Layer METAL3 wire length = 995834.11
phase1. Layer METAL4 wire length = 264056.03
phase1. Layer METAL5 wire length = 63732.12
phase1. Layer METAL6 wire length = 31749.92
phase1. Total Number of Contacts = 344537
phase1. Via VIA12A count = 183622
phase1. Via VIA23 count = 150566
phase1. Via VIA34 count = 8515
phase1. Via VIA45 count = 1441
phase1. Via VIA56 count = 393
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  126  Alloctr  129  Proc 1874 
phase2. Routing result:
phase2. Both Dirs: Overflow =    32 Max = 1 GRCs =    51 (0.01%)
phase2. H routing: Overflow =    28 Max = 1 (GRCs = 10) GRCs =    47 (0.01%)
phase2. V routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. METAL      Overflow =    28 Max = 1 (GRCs = 10) GRCs =    47 (0.01%)
phase2. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL4     Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     4 Max =  1 GRCs =     4 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.01%)
phase2. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL4     Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.01%)
phase2. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2245048.07
phase2. Layer METAL wire length = 29663.97
phase2. Layer METAL2 wire length = 859960.65
phase2. Layer METAL3 wire length = 995892.33
phase2. Layer METAL4 wire length = 264186.76
phase2. Layer METAL5 wire length = 63586.40
phase2. Layer METAL6 wire length = 31757.96
phase2. Total Number of Contacts = 344559
phase2. Via VIA12A count = 183625
phase2. Via VIA23 count = 150576
phase2. Via VIA34 count = 8526
phase2. Via VIA45 count = 1439
phase2. Via VIA56 count = 393
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:01 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  126  Alloctr  129  Proc 1874 
phase3. Routing result:
phase3. Both Dirs: Overflow =    32 Max = 1 GRCs =    51 (0.01%)
phase3. H routing: Overflow =    28 Max = 1 (GRCs = 10) GRCs =    47 (0.01%)
phase3. V routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase3. METAL      Overflow =    28 Max = 1 (GRCs = 10) GRCs =    47 (0.01%)
phase3. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL4     Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase3. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     4 Max =  1 GRCs =     4 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.01%)
phase3. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL4     Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.01%)
phase3. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 2245048.07
phase3. Layer METAL wire length = 29663.97
phase3. Layer METAL2 wire length = 859960.65
phase3. Layer METAL3 wire length = 995892.33
phase3. Layer METAL4 wire length = 264186.76
phase3. Layer METAL5 wire length = 63586.40
phase3. Layer METAL6 wire length = 31757.96
phase3. Total Number of Contacts = 344559
phase3. Via VIA12A count = 183625
phase3. Via VIA23 count = 150576
phase3. Via VIA34 count = 8526
phase3. Via VIA45 count = 1439
phase3. Via VIA56 count = 393
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:23 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:23
[End of Whole Chip Routing] Stage (MB): Used   66  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  126  Alloctr  129  Proc 1874 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 12.51 %
Peak    vertical track utilization   = 85.00 %
Average horizontal track utilization = 11.99 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -12  Alloctr  -13  Proc    0 
[GR: Done] Total (MB): Used  122  Alloctr  125  Proc 1874 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:25 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:25
[GR: Done] Stage (MB): Used  116  Alloctr  118  Proc    0 
[GR: Done] Total (MB): Used  122  Alloctr  125  Proc 1874 
Writing out congestion map...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -96  Alloctr  -99  Proc    0 
[DBOUT] Total (MB): Used    6  Alloctr    7  Proc 1874 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:26 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:26 total=0:00:26
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    6  Alloctr    7  Proc 1874 

Information: Reporting global route congestion data from Milkyway...

There are 341056 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  0 GRCs with overflow: 0 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {799915 1250095 803605 1253785}: H routing capacity/demand =  13/13 (occupy rate = 1.00), V routing capacity/demand =  20/14 (occupy rate = 0.70) 
 GRC {803605 1268545 807295 1272235}: H routing capacity/demand =  13/13 (occupy rate = 1.00), V routing capacity/demand =  19/12 (occupy rate = 0.63) 
 GRC {788845 1250095 792535 1253785}: H routing capacity/demand =  13/13 (occupy rate = 1.00), V routing capacity/demand =  20/13 (occupy rate = 0.65) 
 GRC {644935 965965 648625 969655}: H routing capacity/demand =  14/14 (occupy rate = 1.00), V routing capacity/demand =  20/12 (occupy rate = 0.60) 
 GRC {785155 1235335 788845 1239025}: H routing capacity/demand =  13/13 (occupy rate = 1.00), V routing capacity/demand =  20/12 (occupy rate = 0.60) 
 GRC {807295 1268545 810985 1272235}: H routing capacity/demand =  13/13 (occupy rate = 1.00), V routing capacity/demand =  21/12 (occupy rate = 0.57) 
 GRC {799915 1257475 803605 1261165}: H routing capacity/demand =  14/14 (occupy rate = 1.00), V routing capacity/demand =  20/11 (occupy rate = 0.55) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {803605 1268545 807295 1272235}: H routing capacity/demand =  13/13 (occupy rate = 1.00) 
 GRC {644935 965965 648625 969655}: H routing capacity/demand =  14/14 (occupy rate = 1.00) 
 GRC {788845 1250095 792535 1253785}: H routing capacity/demand =  13/13 (occupy rate = 1.00) 
 GRC {799915 1257475 803605 1261165}: H routing capacity/demand =  14/14 (occupy rate = 1.00) 
 GRC {785155 1235335 788845 1239025}: H routing capacity/demand =  13/13 (occupy rate = 1.00) 
 GRC {807295 1268545 810985 1272235}: H routing capacity/demand =  13/13 (occupy rate = 1.00) 
 GRC {799915 1250095 803605 1253785}: H routing capacity/demand =  13/13 (occupy rate = 1.00) 

++++++++ Top 10 vertically congested GRCs ++++++++

Warning: GRC mapmode data is updated. (GUI-998)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 380 horizontal rows
    3528 pre-routes for placement blockage/checking
    3528 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Error: Macro cell I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_4 is not fixed. (PSYN-348)
Running global router for congestion map ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    6  Alloctr    7  Proc 1874 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used   52  Alloctr   53  Proc    0 
[End of Read DB] Total (MB): Used   59  Alloctr   60  Proc 1874 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,2154.56,2153.33)
Number of routing layers = 6
layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Build Tech Data] Total (MB): Used   73  Alloctr   75  Proc 1874 
Net statistics:
Total number of nets     = 55139
Number of nets to route  = 54710
Number of single or zero port nets = 353
76 nets are fully connected,
 of which 76 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:02 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build All Nets] Stage (MB): Used   18  Alloctr   18  Proc    0 
[End of Build All Nets] Total (MB): Used   92  Alloctr   93  Proc 1874 
Average gCell capacity  0.97     on layer (1)    METAL
Average gCell capacity  3.30     on layer (2)    METAL2
Average gCell capacity  3.32     on layer (3)    METAL3
Average gCell capacity  2.62     on layer (4)    METAL4
Average gCell capacity  4.55     on layer (5)    METAL5
Average gCell capacity  3.80     on layer (6)    METAL6
Average number of tracks per gCell 8.99  on layer (1)    METAL
Average number of tracks per gCell 9.00  on layer (2)    METAL2
Average number of tracks per gCell 8.99  on layer (3)    METAL3
Average number of tracks per gCell 7.16  on layer (4)    METAL4
Average number of tracks per gCell 4.55  on layer (5)    METAL5
Average number of tracks per gCell 3.80  on layer (6)    METAL6
Number of gCells = 2046336
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    4  Proc    0 
[End of Build Congestion map] Total (MB): Used   93  Alloctr   97  Proc 1874 
Warning: Macro pin (pc3b05 PAD) does not have access edge. (ZRT-105)
Warning: Macro pin (pc3o05 PAD) does not have access edge. (ZRT-105)
Warning: Macro pin (pc3d01 PAD) does not have access edge. (ZRT-105)
Warning: Macro pin (pc3b03 PAD) does not have access edge. (ZRT-105)
Total stats:
[End of Build Data] Elapsed real time: 0:00:05 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Build Data] Stage (MB): Used   34  Alloctr   37  Proc    0 
[End of Build Data] Total (MB): Used   93  Alloctr   97  Proc 1874 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:05 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   93  Alloctr   97  Proc 1874 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
60% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
70% of nets complete Elapsed cpu time: 0:00:05 Elapsed real time: 0:00:05
80% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
90% of nets complete Elapsed cpu time: 0:00:06 Elapsed real time: 0:00:06
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:09 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Initial Routing] Stage (MB): Used   33  Alloctr   32  Proc    0 
[End of Initial Routing] Total (MB): Used  126  Alloctr  130  Proc 1874 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1103 Max = 4 GRCs =  1441 (0.21%)
Initial. H routing: Overflow =   617 Max = 4 (GRCs =  3) GRCs =   547 (0.16%)
Initial. V routing: Overflow =   486 Max = 2 (GRCs = 10) GRCs =   894 (0.26%)
Initial. METAL      Overflow =    67 Max = 1 (GRCs = 49) GRCs =    88 (0.03%)
Initial. METAL2     Overflow =   432 Max = 2 (GRCs =  9) GRCs =   801 (0.23%)
Initial. METAL3     Overflow =   548 Max = 4 (GRCs =  3) GRCs =   456 (0.13%)
Initial. METAL4     Overflow =    53 Max = 2 (GRCs =  1) GRCs =    93 (0.03%)
Initial. METAL5     Overflow =     1 Max = 0 (GRCs =  3) GRCs =     3 (0.00%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    48 Max =  1 GRCs =   122 (0.14%)
Initial. H routing: Overflow =     7 Max =  0 (GRCs = 29) GRCs =    29 (0.07%)
Initial. V routing: Overflow =    41 Max =  1 (GRCs = 25) GRCs =    93 (0.21%)
Initial. METAL      Overflow =     0 Max =  0 (GRCs =  2) GRCs =     2 (0.00%)
Initial. METAL2     Overflow =     3 Max =  0 (GRCs = 15) GRCs =    15 (0.03%)
Initial. METAL3     Overflow =     5 Max =  0 (GRCs = 24) GRCs =    24 (0.06%)
Initial. METAL4     Overflow =    37 Max =  1 (GRCs = 25) GRCs =    78 (0.18%)
Initial. METAL5     Overflow =     1 Max =  0 (GRCs =  3) GRCs =     3 (0.01%)
Initial. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2242876.71
Initial. Layer METAL wire length = 29145.35
Initial. Layer METAL2 wire length = 884436.80
Initial. Layer METAL3 wire length = 1007655.43
Initial. Layer METAL4 wire length = 239184.76
Initial. Layer METAL5 wire length = 52502.96
Initial. Layer METAL6 wire length = 29951.44
Initial. Total Number of Contacts = 342862
Initial. Via VIA12A count = 183648
Initial. Via VIA23 count = 150388
Initial. Via VIA34 count = 7376
Initial. Via VIA45 count = 1092
Initial. Via VIA56 count = 358
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
70% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  126  Alloctr  130  Proc 1874 
phase1. Routing result:
phase1. Both Dirs: Overflow =    61 Max = 1 GRCs =   120 (0.02%)
phase1. H routing: Overflow =    31 Max = 1 (GRCs = 13) GRCs =    53 (0.02%)
phase1. V routing: Overflow =    29 Max = 1 (GRCs =  8) GRCs =    67 (0.02%)
phase1. METAL      Overflow =    31 Max = 1 (GRCs = 13) GRCs =    50 (0.01%)
phase1. METAL2     Overflow =    22 Max = 1 (GRCs =  4) GRCs =    46 (0.01%)
phase1. METAL3     Overflow =     0 Max = 0 (GRCs =  3) GRCs =     3 (0.00%)
phase1. METAL4     Overflow =     7 Max = 1 (GRCs =  4) GRCs =    21 (0.01%)
phase1. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     7 Max =  1 GRCs =    28 (0.03%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  3) GRCs =     3 (0.01%)
phase1. V routing: Overflow =     7 Max =  1 (GRCs =  4) GRCs =    25 (0.06%)
phase1. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =     0 Max =  0 (GRCs =  4) GRCs =     4 (0.01%)
phase1. METAL3     Overflow =     0 Max =  0 (GRCs =  3) GRCs =     3 (0.01%)
phase1. METAL4     Overflow =     7 Max =  1 (GRCs =  4) GRCs =    21 (0.05%)
phase1. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2245003.59
phase1. Layer METAL wire length = 29541.76
phase1. Layer METAL2 wire length = 860089.65
phase1. Layer METAL3 wire length = 995834.11
phase1. Layer METAL4 wire length = 264056.03
phase1. Layer METAL5 wire length = 63732.12
phase1. Layer METAL6 wire length = 31749.92
phase1. Total Number of Contacts = 344537
phase1. Via VIA12A count = 183622
phase1. Via VIA23 count = 150566
phase1. Via VIA34 count = 8515
phase1. Via VIA45 count = 1441
phase1. Via VIA56 count = 393
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  126  Alloctr  129  Proc 1874 
phase2. Routing result:
phase2. Both Dirs: Overflow =    32 Max = 1 GRCs =    51 (0.01%)
phase2. H routing: Overflow =    28 Max = 1 (GRCs = 10) GRCs =    47 (0.01%)
phase2. V routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. METAL      Overflow =    28 Max = 1 (GRCs = 10) GRCs =    47 (0.01%)
phase2. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL4     Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     4 Max =  1 GRCs =     4 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.01%)
phase2. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL4     Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.01%)
phase2. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2245048.07
phase2. Layer METAL wire length = 29663.97
phase2. Layer METAL2 wire length = 859960.65
phase2. Layer METAL3 wire length = 995892.33
phase2. Layer METAL4 wire length = 264186.76
phase2. Layer METAL5 wire length = 63586.40
phase2. Layer METAL6 wire length = 31757.96
phase2. Total Number of Contacts = 344559
phase2. Via VIA12A count = 183625
phase2. Via VIA23 count = 150576
phase2. Via VIA34 count = 8526
phase2. Via VIA45 count = 1439
phase2. Via VIA56 count = 393
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:01 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  126  Alloctr  129  Proc 1874 
phase3. Routing result:
phase3. Both Dirs: Overflow =    32 Max = 1 GRCs =    51 (0.01%)
phase3. H routing: Overflow =    28 Max = 1 (GRCs = 10) GRCs =    47 (0.01%)
phase3. V routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase3. METAL      Overflow =    28 Max = 1 (GRCs = 10) GRCs =    47 (0.01%)
phase3. METAL2     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL3     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL4     Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
phase3. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     4 Max =  1 GRCs =     4 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.01%)
phase3. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL4     Overflow =     4 Max =  1 (GRCs =  4) GRCs =     4 (0.01%)
phase3. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 2245048.07
phase3. Layer METAL wire length = 29663.97
phase3. Layer METAL2 wire length = 859960.65
phase3. Layer METAL3 wire length = 995892.33
phase3. Layer METAL4 wire length = 264186.76
phase3. Layer METAL5 wire length = 63586.40
phase3. Layer METAL6 wire length = 31757.96
phase3. Total Number of Contacts = 344559
phase3. Via VIA12A count = 183625
phase3. Via VIA23 count = 150576
phase3. Via VIA34 count = 8526
phase3. Via VIA45 count = 1439
phase3. Via VIA56 count = 393
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:25 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:25 total=0:00:25
[End of Whole Chip Routing] Stage (MB): Used   66  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  126  Alloctr  129  Proc 1874 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 12.51 %
Peak    vertical track utilization   = 85.00 %
Average horizontal track utilization = 11.99 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -12  Alloctr  -13  Proc    0 
[GR: Done] Total (MB): Used  122  Alloctr  125  Proc 1874 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:28 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:28
[GR: Done] Stage (MB): Used  116  Alloctr  118  Proc    0 
[GR: Done] Total (MB): Used  122  Alloctr  125  Proc 1874 
Writing out congestion map...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -96  Alloctr  -99  Proc    0 
[DBOUT] Total (MB): Used    6  Alloctr    7  Proc 1874 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:28 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:28 total=0:00:28
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    6  Alloctr    7  Proc 1874 

Information: Reporting global route congestion data from Milkyway...

There are 341056 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  0 GRCs with overflow: 0 with H overflow and 0 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {799915 1250095 803605 1253785}: H routing capacity/demand =  13/13 (occupy rate = 1.00), V routing capacity/demand =  20/14 (occupy rate = 0.70) 
 GRC {803605 1268545 807295 1272235}: H routing capacity/demand =  13/13 (occupy rate = 1.00), V routing capacity/demand =  19/12 (occupy rate = 0.63) 
 GRC {788845 1250095 792535 1253785}: H routing capacity/demand =  13/13 (occupy rate = 1.00), V routing capacity/demand =  20/13 (occupy rate = 0.65) 
 GRC {644935 965965 648625 969655}: H routing capacity/demand =  14/14 (occupy rate = 1.00), V routing capacity/demand =  20/12 (occupy rate = 0.60) 
 GRC {785155 1235335 788845 1239025}: H routing capacity/demand =  13/13 (occupy rate = 1.00), V routing capacity/demand =  20/12 (occupy rate = 0.60) 
 GRC {807295 1268545 810985 1272235}: H routing capacity/demand =  13/13 (occupy rate = 1.00), V routing capacity/demand =  21/12 (occupy rate = 0.57) 
 GRC {799915 1257475 803605 1261165}: H routing capacity/demand =  14/14 (occupy rate = 1.00), V routing capacity/demand =  20/11 (occupy rate = 0.55) 

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {803605 1268545 807295 1272235}: H routing capacity/demand =  13/13 (occupy rate = 1.00) 
 GRC {644935 965965 648625 969655}: H routing capacity/demand =  14/14 (occupy rate = 1.00) 
 GRC {788845 1250095 792535 1253785}: H routing capacity/demand =  13/13 (occupy rate = 1.00) 
 GRC {799915 1257475 803605 1261165}: H routing capacity/demand =  14/14 (occupy rate = 1.00) 
 GRC {785155 1235335 788845 1239025}: H routing capacity/demand =  13/13 (occupy rate = 1.00) 
 GRC {807295 1268545 810985 1272235}: H routing capacity/demand =  13/13 (occupy rate = 1.00) 
 GRC {799915 1250095 803605 1253785}: H routing capacity/demand =  13/13 (occupy rate = 1.00) 

++++++++ Top 10 vertically congested GRCs ++++++++

Warning: GRC mapmode data is updated. (GUI-998)
icc_shell> set_dont_touch_placement [all_macro_cells]
icc_shell> save_mw_cel -as floorplan_placed
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named floorplan_placed. (UIG-5)
1
icc_shell> source ./scripts/macro_pg_rings.tcl
region is defined by user-specified coordinates.
Generating power plan synthesis region based on user-defined coordinates successfully.
Geometry mapping begins.
Removing all the files with the prefix orca_setup in the directory ./pna_output
Parasitics Operating Condition is max
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
The command set_tlu_plus_files was not set
Reading TLU+ files from db.
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
Warning: Layer "CONT" (polyCont) exists in the MW-tech but not in the mapping AND ITF file. (TLUP-031)
lower mask id 0, upper mask id 1, via layer 13, resistivity 0.000000
lower mask id 1, upper mask id 2, via layer 17, resistivity 0.024571
lower mask id 2, upper mask id 3, via layer 21, resistivity 0.024571
lower mask id 3, upper mask id 4, via layer 25, resistivity 0.024571
lower mask id 4, upper mask id 5, via layer 29, resistivity 0.108902
lower mask id 5, upper mask id 6, via layer 33, resistivity 0.051085
Ignoring all CONN views
Warning: No power/ground pads are specified and no virtual pads are defined. (PNA-138)
Treating I_CLOCK_GEN/I_CLKMUL as a hard macro
Treating I_CLOCK_GEN/I_CLKMUL as a hard macro
Treating I_CLOCK_GEN/I_PLL_SD as a hard macro
Treating I_CLOCK_GEN/I_PLL_SD as a hard macro
Treating I_CLOCK_GEN/I_PLL_PCI as a hard macro
Treating I_CLOCK_GEN/I_PLL_PCI as a hard macro
Number of pad instances: 92
Geometry mapping took     0.68 seconds

Name of design : orca_setup
Number of cell instance masters in the library : 110
Error: Cannot find any hard macro block inside the given region
 (PNA-099)
Fail to create grouped block ring.
Error: Please invoke create_fp_group_block_ring before using commit_fp_group_block_ring
 (PNA-099)
region is defined by user-specified coordinates.
Generating power plan synthesis region based on user-defined coordinates successfully.
Geometry mapping begins.
Removing all the files with the prefix orca_setup in the directory ./pna_output
Parasitics Operating Condition is max
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
The command set_tlu_plus_files was not set
Reading TLU+ files from db.
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
lower mask id 0, upper mask id 1, via layer 13, resistivity 0.000000
lower mask id 1, upper mask id 2, via layer 17, resistivity 0.024571
lower mask id 2, upper mask id 3, via layer 21, resistivity 0.024571
lower mask id 3, upper mask id 4, via layer 25, resistivity 0.024571
lower mask id 4, upper mask id 5, via layer 29, resistivity 0.108902
lower mask id 5, upper mask id 6, via layer 33, resistivity 0.051085
Ignoring all CONN views
Warning: No power/ground pads are specified and no virtual pads are defined. (PNA-138)
Number of pad instances: 92
Geometry mapping took     0.64 seconds

Name of design : orca_setup
Number of cell instance masters in the library : 110
Found 8 hard macro blocks inside the given region:
I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4 I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5 I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_6 I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_7 I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_8 I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1 I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2 I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3 
Adjusting region boundary to the group block boundary
Saving the group block ring outline file ./pna_output/orca_setup.group_block_ring.outline.0 successfully
Creating group block ring based on the group block boundary
Saving the group block ring outline file ./pna_output/orca_setup.group_block_ring.outmost_ringbox.0 successfully
Exploring channels between blocks
Found 6 horizontal channels, 4 vertical channels between blocks
After removing overlap between horizontal channels, 3 channels remain
After removing overlap between vertical channels, 1 channels remain
Creating straps in channels between blocks
Performing cutting for net VDD
Group block ring highlight file created for net:VDD.
Performing cutting for net VSS
Group block ring highlight file created for net:VSS.
Successfully create grouped block ring.
Reading power network analysis highlight file: ./pna_output/orca_setup.VDD.pw_hl.pna ...
Setting the IR threshold of drop ratio display to 0.100 mV
Successfully create error file ./pna_output/VDD.VD.report
Successfully loaded voltage drop map
Report display map data ...
Successfully created the VD report file icc_gui.output
Commit group block ring...
Sourcing the files ./pna_output/create_group_block_ring.tcl
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
732 pad-cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:01
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M
Commit group block ring ends
Commit group block ring takes     0.55 seconds
region is defined by user-specified coordinates.
Generating power plan synthesis region based on user-defined coordinates successfully.
Geometry mapping begins.
Removing all the files with the prefix orca_setup in the directory ./pna_output
Parasitics Operating Condition is max
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
The command set_tlu_plus_files was not set
Reading TLU+ files from db.
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
lower mask id 0, upper mask id 1, via layer 13, resistivity 0.000000
lower mask id 1, upper mask id 2, via layer 17, resistivity 0.024571
lower mask id 2, upper mask id 3, via layer 21, resistivity 0.024571
lower mask id 3, upper mask id 4, via layer 25, resistivity 0.024571
lower mask id 4, upper mask id 5, via layer 29, resistivity 0.108902
lower mask id 5, upper mask id 6, via layer 33, resistivity 0.051085
Ignoring all CONN views
Warning: No power/ground pads are specified and no virtual pads are defined. (PNA-138)
Number of pad instances: 92
Geometry mapping took     1.04 seconds

Name of design : orca_setup
Number of cell instance masters in the library : 110
Found 8 hard macro blocks inside the given region:
I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5 I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_6 I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_7 I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_8 
Adjusting region boundary to the group block boundary
Saving the group block ring outline file ./pna_output/orca_setup.group_block_ring.outline.0 successfully
Creating group block ring based on the group block boundary
Saving the group block ring outline file ./pna_output/orca_setup.group_block_ring.outmost_ringbox.0 successfully
Exploring channels between blocks
Found 5 horizontal channels, 4 vertical channels between blocks
After removing overlap between horizontal channels, 3 channels remain
After removing overlap between vertical channels, 2 channels remain
Creating straps in channels between blocks
Performing cutting for net VDD
Group block ring highlight file created for net:VDD.
Performing cutting for net VSS
Group block ring highlight file created for net:VSS.
Successfully create grouped block ring.
Reading power network analysis highlight file: ./pna_output/orca_setup.VDD.pw_hl.pna ...
Setting the IR threshold of drop ratio display to 0.100 mV
Successfully create error file ./pna_output/VDD.VD.report
Successfully loaded voltage drop map
Report display map data ...
Successfully created the VD report file icc_gui.output
Commit group block ring...
Sourcing the files ./pna_output/create_group_block_ring.tcl
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
732 pad-cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:01
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M
Commit group block ring ends
Commit group block ring takes     0.60 seconds
region is defined by user-specified coordinates.
Generating power plan synthesis region based on user-defined coordinates successfully.
Geometry mapping begins.
Removing all the files with the prefix orca_setup in the directory ./pna_output
Parasitics Operating Condition is max
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
The command set_tlu_plus_files was not set
Reading TLU+ files from db.
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
lower mask id 0, upper mask id 1, via layer 13, resistivity 0.000000
lower mask id 1, upper mask id 2, via layer 17, resistivity 0.024571
lower mask id 2, upper mask id 3, via layer 21, resistivity 0.024571
lower mask id 3, upper mask id 4, via layer 25, resistivity 0.024571
lower mask id 4, upper mask id 5, via layer 29, resistivity 0.108902
lower mask id 5, upper mask id 6, via layer 33, resistivity 0.051085
Ignoring all CONN views
Warning: No power/ground pads are specified and no virtual pads are defined. (PNA-138)
Number of pad instances: 92
Geometry mapping took     1.19 seconds

Name of design : orca_setup
Number of cell instance masters in the library : 110
Found 2 hard macro blocks inside the given region:
I_CLOCK_GEN/I_PLL_SD I_CLOCK_GEN/I_CLKMUL 
Adjusting region boundary to the group block boundary
Saving the group block ring outline file ./pna_output/orca_setup.group_block_ring.outline.0 successfully
Creating group block ring based on the group block boundary
Saving the group block ring outline file ./pna_output/orca_setup.group_block_ring.outmost_ringbox.0 successfully
Exploring channels between blocks
Found 0 horizontal channels, 1 vertical channels between blocks
After removing overlap between horizontal channels, 0 channels remain
After removing overlap between vertical channels, 1 channels remain
Creating straps in channels between blocks
Performing cutting for net VDD
Group block ring highlight file created for net:VDD.
Performing cutting for net VSS
Group block ring highlight file created for net:VSS.
Successfully create grouped block ring.
Reading power network analysis highlight file: ./pna_output/orca_setup.VDD.pw_hl.pna ...
Setting the IR threshold of drop ratio display to 0.100 mV
Successfully create error file ./pna_output/VDD.VD.report
Successfully loaded voltage drop map
Report display map data ...
Successfully created the VD report file icc_gui.output
Commit group block ring...
Sourcing the files ./pna_output/create_group_block_ring.tcl
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
732 pad-cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:01
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M
Commit group block ring ends
Commit group block ring takes     0.70 seconds
region is defined by user-specified coordinates.
Generating power plan synthesis region based on user-defined coordinates successfully.
Geometry mapping begins.
Removing all the files with the prefix orca_setup in the directory ./pna_output
Parasitics Operating Condition is max
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
The command set_tlu_plus_files was not set
Reading TLU+ files from db.
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
lower mask id 0, upper mask id 1, via layer 13, resistivity 0.000000
lower mask id 1, upper mask id 2, via layer 17, resistivity 0.024571
lower mask id 2, upper mask id 3, via layer 21, resistivity 0.024571
lower mask id 3, upper mask id 4, via layer 25, resistivity 0.024571
lower mask id 4, upper mask id 5, via layer 29, resistivity 0.108902
lower mask id 5, upper mask id 6, via layer 33, resistivity 0.051085
Ignoring all CONN views
Warning: No power/ground pads are specified and no virtual pads are defined. (PNA-138)
Number of pad instances: 92
Geometry mapping took     1.88 seconds

Name of design : orca_setup
Number of cell instance masters in the library : 110
Error: Cannot find any hard macro block inside the given region
 (PNA-099)
Fail to create grouped block ring.
Error: Please invoke create_fp_group_block_ring before using commit_fp_group_block_ring
 (PNA-099)
region is defined by user-specified coordinates.
Generating power plan synthesis region based on user-defined coordinates successfully.
Geometry mapping begins.
Removing all the files with the prefix orca_setup in the directory ./pna_output
Parasitics Operating Condition is max
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
The command set_tlu_plus_files was not set
Reading TLU+ files from db.
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
lower mask id 0, upper mask id 1, via layer 13, resistivity 0.000000
lower mask id 1, upper mask id 2, via layer 17, resistivity 0.024571
lower mask id 2, upper mask id 3, via layer 21, resistivity 0.024571
lower mask id 3, upper mask id 4, via layer 25, resistivity 0.024571
lower mask id 4, upper mask id 5, via layer 29, resistivity 0.108902
lower mask id 5, upper mask id 6, via layer 33, resistivity 0.051085
Ignoring all CONN views
Warning: No power/ground pads are specified and no virtual pads are defined. (PNA-138)
Number of pad instances: 92
Geometry mapping took     0.79 seconds

Name of design : orca_setup
Number of cell instance masters in the library : 110
Found 2 hard macro blocks inside the given region:
I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM 
Adjusting region boundary to the group block boundary
Saving the group block ring outline file ./pna_output/orca_setup.group_block_ring.outline.0 successfully
Creating group block ring based on the group block boundary
Saving the group block ring outline file ./pna_output/orca_setup.group_block_ring.outmost_ringbox.0 successfully
Exploring channels between blocks
Found 1 horizontal channels, 0 vertical channels between blocks
After removing overlap between horizontal channels, 1 channels remain
After removing overlap between vertical channels, 0 channels remain
Creating straps in channels between blocks
Performing cutting for net VDD
Group block ring highlight file created for net:VDD.
Performing cutting for net VSS
Group block ring highlight file created for net:VSS.
Successfully create grouped block ring.
Reading power network analysis highlight file: ./pna_output/orca_setup.VDD.pw_hl.pna ...
Setting the IR threshold of drop ratio display to 0.100 mV
Successfully create error file ./pna_output/VDD.VD.report
Successfully loaded voltage drop map
Report display map data ...
Successfully created the VD report file icc_gui.output
Commit group block ring...
Sourcing the files ./pna_output/create_group_block_ring.tcl
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
732 pad-cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      801M Data =       15M
Commit group block ring ends
Commit group block ring takes     0.61 seconds
PNS region is removed successfully.
1
icc_shell> create_fp_group_block_ring
Error: Required argument '-nets' was not found (CMD-007)
icc_shell> create_fp_group_block_ring -skip_strap
Error: Required argument '-nets' was not found (CMD-007)
icc_shell> create_fp_group_block_ring -skip_strap
Error: Required argument '-nets' was not found (CMD-007)
icc_shell> set_fp_rail_constraints -add_layer  -layer METAL5 -direction horizontal -max_strap 24 -min_strap 2 -max_width 4 -min_width 2 -spacing 0.6
1
icc_shell> set_fp_rail_constraints -add_layer  -layer METAL4 -direction vertical -max_strap 24 -min_strap 2 -max_width 4 -min_width 2 -spacing 0.600
1
icc_shell> set_fp_rail_constraints  -set_ring -horizontal_ring_layer { METAL3 } -vertical_ring_layer { METAL2 } -ring_max_width 12 -ring_min_width 10 -extend_strap core_ring
1
icc_shell> set_fp_rail_constraints  -set_ring -horizontal_ring_layer { METAL3 } -vertical_ring_layer { METAL2 } -ring_max_width 12 -ring_min_width 10 -extend_strap core_ring
1
icc_shell> set_fp_rail_constraints  -set_ring -horizontal_ring_layer { METAL3 } -vertical_ring_layer { METAL2 } -ring_max_width 12 -ring_min_width 10 -extend_strap core_ring
1
icc_shell> set_fp_block_ring_constraints -add -horizontal_layer METAL5 -horizontal_width 3 -horizontal_offset 0.600 -vertical_layer METAL4 -vertical_width 3 -vertical_offset 0.600 -block_type instance  -block  {I_CLOCK_GEN/I_PLL_PCI}  -net  {VDD VSS}
1
icc_shell> set_fp_rail_constraints -set_global   -no_routing_over_hard_macros
1
icc_shell> synthesize_fp_rail  -nets {VDD VSS} -voltage_supply 1.32 -synthesize_power_plan -power_budget 350 -pad_masters { pv0i pvdi }
Geometry mapping begins.
Removing all the files with the prefix orca_setup in the directory ./pna_output
Parasitics Operating Condition is max
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
The command set_tlu_plus_files was not set
Reading TLU+ files from db.
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
lower mask id 0, upper mask id 1, via layer 13, resistivity 0.000000
lower mask id 1, upper mask id 2, via layer 17, resistivity 0.024571
lower mask id 2, upper mask id 3, via layer 21, resistivity 0.024571
lower mask id 3, upper mask id 4, via layer 25, resistivity 0.024571
lower mask id 4, upper mask id 5, via layer 29, resistivity 0.108902
lower mask id 5, upper mask id 6, via layer 33, resistivity 0.051085
Ignoring all CONN views
Number of pad instances: 8
Geometry mapping took     1.25 seconds

Name of design : orca_setup
Number of cell instance masters in the library : 110
Number of cell instances in the design : 48103
Power Network Synthesis Begins ...
Target IR drop : 132.000 mV
Processing net VDD ...
Average power dissipation in orca_setup :   350.00 mW
Power supply voltage :     1.32 V
Average current in orca_setup :   265.15 mA
25 percent of initial power plan synthesis is done.
50 percent of initial power plan synthesis is done.
75 percent of initial power plan synthesis is done.
100 percent of initial power plan synthesis is done.
Performing Wire Cutting and Resizing of net VDD for Honoring Blockage Constraints
Processing 10x10 straps
Number of iteration for the incremental sizing : 1
Number of power pads reaching to the power ports of the leaf cells or blocks: 8
Total assigned virtual connection port current is 171.301488
Total assigned connected port current is 93.850016
Total assigned current is 265.151505
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Pad Cell vdd1right at (1808.995 1013.275) Supplies   66.53 mA Current (25.09%)
Pad Cell vdd1top at (1013.865 1807.765) Supplies   63.23 mA Current (23.85%)
Pad Cell vdd1bottom at (1013.865 0.000) Supplies   62.11 mA Current (23.42%)
Pad Cell vdd1left at (0.000 1013.275) Supplies   59.01 mA Current (22.25%)
Pad Cell vss1bottom at (1080.695 0.000) Supplies    6.47 mA Current (2.44%)
Pad Cell vss1top at (1080.695 1807.765) Supplies    3.55 mA Current (1.34%)
Pad Cell vss1right at (1808.995 1080.045) Supplies    2.69 mA Current (1.01%)
Pad Cell vss1left at (0.000 1080.045) Supplies    1.57 mA Current (0.59%)
Total Current from Pad Cells:  265.15 mA (100.00%)
Total Current from Virtual Pads:    0.00 mA (0.00%)
Maximum IR drop in orca_setup : 130.22 mV
Maximum current in orca_setup : 66.528 mA
Maximum EM of wires in orca_setup : 7.322168e+01 A/cm, layer METAL5
Maximum EM of vias in orca_setup : 1.052562e+06 A/cm_square, layer VIA4
The PNS synthesizes the net VDD successfully
The maximum IR drop of the synthesized net VDD is 130.218 mV
Processing net VSS ...
Average power dissipation in orca_setup :   350.00 mW
Power supply voltage :     1.32 V
Average current in orca_setup :   265.15 mA
Performing Wire Cutting of net VSS for Honoring Blockage Constraints
Number of power pads reaching to the power ports of the leaf cells or blocks: 8
Total assigned virtual connection port current is 171.301488
Total assigned connected port current is 93.850016
Total assigned current is 265.151505
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Pad Cell vss1bottom at (1080.695 0.000) Supplies   67.36 mA Current (25.41%)
Pad Cell vss1right at (1808.995 1080.045) Supplies   64.71 mA Current (24.40%)
Pad Cell vss1left at (0.000 1080.045) Supplies   62.07 mA Current (23.41%)
Pad Cell vss1top at (1080.695 1807.765) Supplies   61.07 mA Current (23.03%)
Pad Cell vdd1top at (1013.865 1807.765) Supplies    4.23 mA Current (1.60%)
Pad Cell vdd1bottom at (1013.865 0.000) Supplies    2.71 mA Current (1.02%)
Pad Cell vdd1left at (0.000 1013.275) Supplies    1.65 mA Current (0.62%)
Pad Cell vdd1right at (1808.995 1013.275) Supplies    1.34 mA Current (0.50%)
Total Current from Pad Cells:  265.15 mA (100.00%)
Total Current from Virtual Pads:    0.00 mA (0.00%)
Maximum IR drop in orca_setup : 132.80 mV
Maximum current in orca_setup : 67.363 mA
Maximum EM of wires in orca_setup : 6.944650e+01 A/cm, layer METAL6
Maximum EM of vias in orca_setup : 9.363597e+05 A/cm_square, layer VIA4
Warning: Target IR drop for net VSS cannot be satisfied. (PNA-108)
The maximum IR drop of the synthesized net VSS is 132.799

The statistics of PNS results
Global Constraints Setting
Remove Floating Segments:       On
Use Stack Via:                  On
Same PG Width Sizing:           On
Optimize Track Usage:           Off
Keep Ring Outside Core Area:    Off
No Straps Over Hard Macros:     On
No Straps Over Plan Groups:     Off
No Straps Over Soft Macros:     Off
Ignore Blockage:                Off
Target IR drop :  132.00 mV
Net name : VDD
IR drop of the synthesized net :  130.22 mV
Core ring segment: Horizontal: METAL3, Width: 10.000 microns
Core ring segment: Vertical: METAL2, Width: 10.000 microns
Layer: METAL5, Direction: Horizontal, # of Straps: 10, PG spacing
The maximum width of straps: 3.000 microns
The average width of straps: 2.785 microns
Layer: METAL4, Direction: Vertical, # of Straps: 10, PG spacing
The maximum width of straps: 3.000 microns
The average width of straps: 2.782 microns
The percentage of routing tracks used by the power net VDD for layer METAL6: 0.00%
The percentage of routing tracks used by the power net VDD for layer METAL5: 1.34%
The percentage of routing tracks used by the power net VDD for layer METAL4: 1.26%
The percentage of routing tracks used by the power net VDD for layer METAL3: 0.72%
The percentage of routing tracks used by the power net VDD for layer METAL2: 0.81%
The percentage of routing tracks used by the power net VDD for layer METAL: 0.00%
The average percentage of routing tracks used by net VDD : 0.69%
Net name : VSS
Warning: The IR drop of the synthesized net is higher than the target IR drop 132.00 (mV). (PNA-123)
IR drop of the synthesized net :  132.80 mV
Core ring segment: Horizontal: METAL3, Width: 10.000 microns
Core ring segment: Vertical: METAL2, Width: 10.000 microns
Layer: METAL5, Direction: Horizontal, # of Straps: 10, PG spacing
The maximum width of straps: 3.000 microns
The average width of straps: 2.785 microns
Layer: METAL4, Direction: Vertical, # of Straps: 10, PG spacing
The maximum width of straps: 3.000 microns
The average width of straps: 2.782 microns
The percentage of routing tracks used by the power net VSS for layer METAL6: 0.00%
The percentage of routing tracks used by the power net VSS for layer METAL5: 1.33%
The percentage of routing tracks used by the power net VSS for layer METAL4: 1.21%
The percentage of routing tracks used by the power net VSS for layer METAL3: 0.71%
The percentage of routing tracks used by the power net VSS for layer METAL2: 0.91%
The percentage of routing tracks used by the power net VSS for layer METAL: 0.00%
The average percentage of routing tracks used by net VSS : 0.69%
Generating instance power and IR drop file ./pna_output/orca_setup.inst_hl.pna
Maximum instance IR drop : 262.959 mV at I_ORCA_TOP/I_BLENDER_7/mult_170/U935 (950.795 995.485)
Memory usage for design data :      61964.288 Kbytes
Generating Power Routing Tcl commands file ./pna_output/create_pns_pg.tcl
Overall takes     1.22 seconds
Please read orca_setup.PNS.log for detail information
Creating PNS Replay file ./pna_output/pns_replay.tcl
Power network synthesis is done successfully.
Reading power network analysis highlight file: ./pna_output/orca_setup.VDD.pw_hl.pna ...
Setting the IR threshold of drop ratio display to 0.100 mV
Successfully create error file ./pna_output/VDD.VD.report
Successfully loaded voltage drop map
Report display map data ...
Successfully created the VD report file icc_gui.output
1
icc_shell> preroute_instances
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
732 pad-cells out of bound
Instance being processed:
 [1] pc_be_iopad_0
 [2] pfiller168
 [3] pfiller169
 [4] pfiller170
 [5] pc_be_iopad_1
 [6] pfiller171
 [7] pfiller172
 [8] pfiller173
 [9] pfiller174
 [10] pfiller175
 [11] pfiller176
 [12] pfiller177
 [13] pfiller178
 [14] pc_be_iopad_2
 [15] pfiller179
 [16] pfiller180
 [17] pfiller181
 [18] pfiller182
 [19] pfiller183
 [20] pfiller184
 [21] pfiller185
 [22] pfiller186
 [23] pc_be_iopad_3
 [24] pfiller187
 [25] pfiller188
 [26] pfiller189
 [27] pfiller190
 [28] pfiller191
 [29] pfiller192
 [30] pfiller193
 [31] pfiller194
 [32] pdevsel_n_iopad
 [33] pfiller195
 [34] pfiller196
 [35] pfiller197
 [36] pfiller198
 [37] pfiller199
 [38] pfiller200
 [39] pfiller201
 [40] pfiller202
 [41] pframe_n_iopad
 [42] pfiller203
 [43] pfiller204
 [44] pfiller205
 [45] pfiller206
 [46] pfiller207
 [47] pfiller208
 [48] pfiller209
 [49] pfiller210
 [50] pgnt_n_iopad
 [51] pfiller211
 [52] pfiller212
 [53] pfiller213
 [54] pfiller214
 [55] pfiller215
 [56] pfiller216
 [57] pfiller217
 [58] pfiller218
 [59] pidsel_iopad
 [60] pfiller219
 [61] pfiller220
 [62] pfiller221
 [63] pfiller222
 [64] pfiller223
 [65] pfiller224
 [66] pfiller225
 [67] pfiller226
 [68] pirdy_n_iopad
 [69] pfiller227
 [70] pfiller228
 [71] pfiller229
 [72] pfiller230
 [73] pfiller231
 [74] pfiller232
 [75] pfiller233
 [76] pfiller234
 [77] vdd2top
 [78] pfiller235
 [79] pfiller236
 [80] pfiller237
 [81] pfiller238
 [82] pfiller239
 [83] pfiller240
 [84] pfiller241
 [85] pfiller242
 [86] vdd1top
 [87] pfiller243
 [88] pfiller244
 [89] pfiller245
 [90] pfiller246
 [91] pfiller247
 [92] pfiller248
 [93] pfiller249
 [94] pfiller250
 [95] vss1top
 [96] pfiller251
 [97] pfiller252
 [98] pfiller253
 [99] pfiller254
 [100] pfiller255
 [101] pfiller256
 [102] pfiller257
 [103] pfiller258
 [104] vss2top
 [105] pfiller259
 [106] pfiller260
 [107] pfiller261
 [108] pfiller262
 [109] pfiller263
 [110] pfiller264
 [111] pfiller265
 [112] pfiller266
 [113] ppar_iopad
 [114] pfiller267
 [115] pfiller268
 [116] pfiller269
 [117] pfiller270
 [118] pfiller271
 [119] pfiller272
 [120] pfiller273
 [121] pfiller274
 [122] pperr_n_iopad
 [123] pfiller275
 [124] pfiller276
 [125] pfiller277
 [126] pfiller278
 [127] pfiller279
 [128] pfiller280
 [129] pfiller281
 [130] pfiller282
 [131] preq_n_iopad
 [132] pfiller283
 [133] pfiller284
 [134] pfiller285
 [135] pfiller286
 [136] pfiller287
 [137] pfiller288
 [138] pfiller289
 [139] pfiller290
 [140] prst_n_iopad
 [141] pfiller291
 [142] pfiller292
 [143] pfiller293
 [144] pfiller294
 [145] pfiller295
 [146] pfiller296
 [147] pfiller297
 [148] pfiller298
 [149] pstop_n_iopad
 [150] pfiller299
 [151] pfiller300
 [152] pfiller301
 [153] pfiller302
 [154] pfiller303
 [155] pfiller304
 [156] pfiller305
 [157] pfiller306
 [158] pserr_n_iopad
 [159] pfiller307
 [160] pfiller308
 [161] pfiller309
 [162] pfiller310
 [163] pfiller311
 [164] pfiller312
 [165] pfiller313
 [166] pfiller314
 [167] ptrdy_n_iopad
 [168] pfiller315
 [169] pfiller316
 [170] pfiller317
 [171] pfiller318
 [172] pfiller319
 [173] pfiller320
 [174] pfiller321
 [175] pfiller322
 [176] sys_clk_iopad
 [177] pfiller323
 [178] pfiller324
 [179] pfiller325
 [180] pfiller326
 [181] pfiller327
 [182] pfiller328
 [183] pfiller329
 [184] pfiller330
 [185] sdr_clk_iopad
 [186] pfiller331
 [187] pfiller332
 [188] pfiller333
 [189] pfiller334
 [190] pfiller335
 [191] sdram_CK_iopad
 [192] pfiller0
 [193] pfiller1
 [194] pfiller2
 [195] sdram_CKn_iopad
 [196] pfiller3
 [197] pfiller4
 [198] pfiller5
 [199] pfiller6
 [200] pfiller7
 [201] pfiller8
 [202] pfiller9
 [203] pfiller10
 [204] sdram_DQ_iopad_0
 [205] pfiller11
 [206] pfiller12
 [207] pfiller13
 [208] pfiller14
 [209] pfiller15
 [210] pfiller16
 [211] pfiller17
 [212] pfiller18
 [213] sdram_DQ_iopad_1
 [214] pfiller19
 [215] pfiller20
 [216] pfiller21
 [217] pfiller22
 [218] pfiller23
 [219] pfiller24
 [220] pfiller25
 [221] pfiller26
 [222] sdram_DQ_iopad_2
 [223] pfiller27
 [224] pfiller28
 [225] pfiller29
 [226] pfiller30
 [227] pfiller31
 [228] pfiller32
 [229] pfiller33
 [230] pfiller34
 [231] sdram_DQ_iopad_3
 [232] pfiller35
 [233] pfiller36
 [234] pfiller37
 [235] pfiller38
 [236] pfiller39
 [237] pfiller40
 [238] pfiller41
 [239] pfiller42
 [240] sdram_DQ_iopad_4
 [241] pfiller43
 [242] pfiller44
 [243] pfiller45
 [244] pfiller46
 [245] pfiller47
 [246] pfiller48
 [247] pfiller49
 [248] pfiller50
 [249] sdram_DQ_iopad_5
 [250] pfiller51
 [251] pfiller52
 [252] pfiller53
 [253] pfiller54
 [254] pfiller55
 [255] pfiller56
 [256] pfiller57
 [257] pfiller58
 [258] sdram_DQ_iopad_6
 [259] pfiller59
 [260] pfiller60
 [261] pfiller61
 [262] pfiller62
 [263] pfiller63
 [264] pfiller64
 [265] pfiller65
 [266] pfiller66
 [267] vdd2bottom
 [268] pfiller67
 [269] pfiller68
 [270] pfiller69
 [271] pfiller70
 [272] pfiller71
 [273] pfiller72
 [274] pfiller73
 [275] pfiller74
 [276] vdd1bottom
 [277] pfiller75
 [278] pfiller76
 [279] pfiller77
 [280] pfiller78
 [281] pfiller79
 [282] pfiller80
 [283] pfiller81
 [284] pfiller82
 [285] vss1bottom
 [286] pfiller83
 [287] pfiller84
 [288] pfiller85
 [289] pfiller86
 [290] pfiller87
 [291] pfiller88
 [292] pfiller89
 [293] pfiller90
 [294] vss2bottom
 [295] pfiller91
 [296] pfiller92
 [297] pfiller93
 [298] pfiller94
 [299] pfiller95
 [300] pfiller96
 [301] pfiller97
 [302] pfiller98
 [303] sdram_DQ_iopad_7
 [304] pfiller99
 [305] pfiller100
 [306] pfiller101
 [307] pfiller102
 [308] pfiller103
 [309] pfiller104
 [310] pfiller105
 [311] pfiller106
 [312] sdram_DQ_iopad_8
 [313] pfiller107
 [314] pfiller108
 [315] pfiller109
 [316] pfiller110
 [317] pfiller111
 [318] pfiller112
 [319] pfiller113
 [320] pfiller114
 [321] sdram_DQ_iopad_9
 [322] pfiller115
 [323] pfiller116
 [324] pfiller117
 [325] pfiller118
 [326] pfiller119
 [327] pfiller120
 [328] pfiller121
 [329] pfiller122
 [330] sdram_DQ_iopad_10
 [331] pfiller123
 [332] pfiller124
 [333] pfiller125
 [334] pfiller126
 [335] pfiller127
 [336] pfiller128
 [337] pfiller129
 [338] pfiller130
 [339] sdram_DQ_iopad_11
 [340] pfiller131
 [341] pfiller132
 [342] pfiller133
 [343] pfiller134
 [344] pfiller135
 [345] pfiller136
 [346] pfiller137
 [347] pfiller138
 [348] sdram_DQ_iopad_12
 [349] pfiller139
 [350] pfiller140
 [351] pfiller141
 [352] pfiller142
 [353] pfiller143
 [354] pfiller144
 [355] pfiller145
 [356] pfiller146
 [357] sdram_DQ_iopad_13
 [358] pfiller147
 [359] pfiller148
 [360] pfiller149
 [361] pfiller150
 [362] pfiller151
 [363] pfiller152
 [364] pfiller153
 [365] pfiller154
 [366] sdram_DQ_iopad_14
 [367] pfiller155
 [368] pfiller156
 [369] pfiller157
 [370] pfiller158
 [371] pfiller159
 [372] pfiller160
 [373] pfiller161
 [374] pfiller162
 [375] sdram_DQ_iopad_15
 [376] pfiller163
 [377] pfiller164
 [378] pfiller165
 [379] pfiller166
 [380] pfiller167
 [381] sdram_A_iopad_0
 [382] pfiller488
 [383] pfiller489
 [384] pfiller490
 [385] sdram_A_iopad_1
 [386] pfiller491
 [387] pfiller492
 [388] pfiller493
 [389] pfiller494
 [390] pfiller495
 [391] pfiller496
 [392] pfiller497
 [393] sdram_A_iopad_2
 [394] pfiller498
 [395] pfiller499
 [396] pfiller500
 [397] pfiller501
 [398] pfiller502
 [399] pfiller503
 [400] pfiller504
 [401] sdram_A_iopad_3
 [402] pfiller505
 [403] pfiller506
 [404] pfiller507
 [405] pfiller508
 [406] pfiller509
 [407] pfiller510
 [408] pfiller511
 [409] sdram_A_iopad_4
 [410] pfiller512
 [411] pfiller513
 [412] pfiller514
 [413] pfiller515
 [414] pfiller516
 [415] pfiller517
 [416] pfiller518
 [417] sdram_A_iopad_5
 [418] pfiller519
 [419] pfiller520
 [420] pfiller521
 [421] pfiller522
 [422] pfiller523
 [423] pfiller524
 [424] pfiller525
 [425] pfiller526
 [426] sdram_A_iopad_6
 [427] pfiller527
 [428] pfiller528
 [429] pfiller529
 [430] pfiller530
 [431] pfiller531
 [432] pfiller532
 [433] pfiller533
 [434] sdram_A_iopad_7
 [435] pfiller534
 [436] pfiller535
 [437] pfiller536
 [438] pfiller537
 [439] pfiller538
 [440] pfiller539
 [441] pfiller540
 [442] sdram_A_iopad_8
 [443] pfiller541
 [444] pfiller542
 [445] pfiller543
 [446] pfiller544
 [447] pfiller545
 [448] pfiller546
 [449] pfiller547
 [450] vdd2right
 [451] pfiller548
 [452] pfiller549
 [453] pfiller550
 [454] pfiller551
 [455] pfiller552
 [456] pfiller553
 [457] pfiller554
 [458] vdd1right
 [459] pfiller555
 [460] pfiller556
 [461] pfiller557
 [462] pfiller558
 [463] pfiller559
 [464] pfiller560
 [465] pfiller561
 [466] pfiller562
 [467] vss1right
 [468] pfiller563
 [469] pfiller564
 [470] pfiller565
 [471] pfiller566
 [472] pfiller567
 [473] pfiller568
 [474] pfiller569
 [475] vss2right
 [476] pfiller570
 [477] pfiller571
 [478] pfiller572
 [479] pfiller573
 [480] pfiller574
 [481] pfiller575
 [482] pfiller576
 [483] sdram_A_iopad_9
 [484] pfiller577
 [485] pfiller578
 [486] pfiller579
 [487] pfiller580
 [488] pfiller581
 [489] pfiller582
 [490] pfiller583
 [491] sdram_BWS_iopad_0
 [492] pfiller584
 [493] pfiller585
 [494] pfiller586
 [495] pfiller587
 [496] pfiller588
 [497] pfiller589
 [498] pfiller590
 [499] sdram_BWS_iopad_1
 [500] pfiller591
 [501] pfiller592
 [502] pfiller593
 [503] pfiller594
 [504] pfiller595
 [505] pfiller596
 [506] pfiller597
 [507] pfiller598
 [508] sdram_LD_iopad
 [509] pfiller599
 [510] pfiller600
 [511] pfiller601
 [512] pfiller602
 [513] pfiller603
 [514] pfiller604
 [515] pfiller605
 [516] sdram_RW_iopad
 [517] pfiller606
 [518] pfiller607
 [519] pfiller608
 [520] pfiller609
 [521] pfiller610
 [522] pfiller611
 [523] pfiller612
 [524] powersave_iopad
 [525] pfiller613
 [526] pfiller614
 [527] pfiller615
 [528] pfiller616
 [529] pfiller617
 [530] pfiller618
 [531] pfiller619
 [532] scan_en_iopad
 [533] pfiller620
 [534] pfiller621
 [535] pfiller622
 [536] pfiller623
 [537] pfiller624
 [538] pfiller625
 [539] pfiller626
 [540] pm66en_iopad
 [541] pfiller627
 [542] pfiller628
 [543] pfiller629
 [544] pfiller630
 [545] pfiller631
 [546] pfiller632
 [547] pfiller633
 [548] pfiller634
 [549] test_mode_iopad
 [550] pfiller635
 [551] pfiller636
 [552] pfiller637
 [553] pfiller638
 [554] pfiller639
 [555] pad_iopad_0
 [556] pfiller336
 [557] pfiller337
 [558] pfiller338
 [559] pad_iopad_1
 [560] pfiller339
 [561] pfiller340
 [562] pfiller341
 [563] pfiller342
 [564] pfiller343
 [565] pfiller344
 [566] pfiller345
 [567] pad_iopad_2
 [568] pfiller346
 [569] pfiller347
 [570] pfiller348
 [571] pfiller349
 [572] pfiller350
 [573] pfiller351
 [574] pfiller352
 [575] pad_iopad_3
 [576] pfiller353
 [577] pfiller354
 [578] pfiller355
 [579] pfiller356
 [580] pfiller357
 [581] pfiller358
 [582] pfiller359
 [583] pad_iopad_4
 [584] pfiller360
 [585] pfiller361
 [586] pfiller362
 [587] pfiller363
 [588] pfiller364
 [589] pfiller365
 [590] pfiller366
 [591] pad_iopad_5
 [592] pfiller367
 [593] pfiller368
 [594] pfiller369
 [595] pfiller370
 [596] pfiller371
 [597] pfiller372
 [598] pfiller373
 [599] pfiller374
 [600] pad_iopad_6
 [601] pfiller375
 [602] pfiller376
 [603] pfiller377
 [604] pfiller378
 [605] pfiller379
 [606] pfiller380
 [607] pfiller381
 [608] pad_iopad_7
 [609] pfiller382
 [610] pfiller383
 [611] pfiller384
 [612] pfiller385
 [613] pfiller386
 [614] pfiller387
 [615] pfiller388
 [616] pad_iopad_8
 [617] pfiller389
 [618] pfiller390
 [619] pfiller391
 [620] pfiller392
 [621] pfiller393
 [622] pfiller394
 [623] pfiller395
 [624] vdd2left
 [625] pfiller396
 [626] pfiller397
 [627] pfiller398
 [628] pfiller399
 [629] pfiller400
 [630] pfiller401
 [631] pfiller402
 [632] vdd1left
 [633] pfiller403
 [634] pfiller404
 [635] pfiller405
 [636] pfiller406
 [637] pfiller407
 [638] pfiller408
 [639] pfiller409
 [640] pfiller410
 [641] vss1left
 [642] pfiller411
 [643] pfiller412
 [644] pfiller413
 [645] pfiller414
 [646] pfiller415
 [647] pfiller416
 [648] pfiller417
 [649] vss2left
 [650] pfiller418
 [651] pfiller419
 [652] pfiller420
 [653] pfiller421
 [654] pfiller422
 [655] pfiller423
 [656] pfiller424
 [657] pad_iopad_9
 [658] pfiller425
 [659] pfiller426
 [660] pfiller427
 [661] pfiller428
 [662] pfiller429
 [663] pfiller430
 [664] pfiller431
 [665] pad_iopad_10
 [666] pfiller432
 [667] pfiller433
 [668] pfiller434
 [669] pfiller435
 [670] pfiller436
 [671] pfiller437
 [672] pfiller438
 [673] pad_iopad_11
 [674] pfiller439
 [675] pfiller440
 [676] pfiller441
 [677] pfiller442
 [678] pfiller443
 [679] pfiller444
 [680] pfiller445
 [681] pfiller446
 [682] pad_iopad_12
 [683] pfiller447
 [684] pfiller448
 [685] pfiller449
 [686] pfiller450
 [687] pfiller451
 [688] pfiller452
 [689] pfiller453
 [690] pad_iopad_13
 [691] pfiller454
 [692] pfiller455
 [693] pfiller456
 [694] pfiller457
 [695] pfiller458
 [696] pfiller459
 [697] pfiller460
 [698] pad_iopad_14
 [699] pfiller461
 [700] pfiller462
 [701] pfiller463
 [702] pfiller464
 [703] pfiller465
 [704] pfiller466
 [705] pfiller467
 [706] pad_iopad_15
 [707] pfiller468
 [708] pfiller469
 [709] pfiller470
 [710] pfiller471
 [711] pfiller472
 [712] pfiller473
 [713] pfiller474
 [714] pclk_iopad
 [715] pfiller475
 [716] pfiller476
 [717] pfiller477
 [718] pfiller478
 [719] pfiller479
 [720] pfiller480
 [721] pfiller481
 [722] pfiller482
 [723] pll_bypass_iopad
 [724] pfiller483
 [725] pfiller484
 [726] pfiller485
 [727] pfiller486
 [728] pfiller487
 [729] I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_1
 [730] I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_2
 [731] I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_3
 [732] I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_4
 [733] I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_1
WARNING:  Failed to make a connection for the following pin:
((428.295, 388.345) (431.215, 390.715)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((443.995, 388.345) (446.915, 390.715)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((391.580, 385.565) (394.500, 387.935)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((417.860, 385.565) (420.780, 387.935)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((458.960, 385.565) (461.880, 387.935)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((428.295, 388.345) (431.215, 390.845)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((443.995, 388.345) (446.915, 390.845)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((391.580, 385.565) (394.500, 388.065)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((417.860, 385.565) (420.780, 388.065)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((458.960, 385.565) (461.880, 388.065)) (Net: VSS)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((485.360 385.945) (486.160 387.685)) (Net: VSS) (Layer: METAL4 [26]) is blocked by ((485.960 385.565) (488.330 387.935)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((485.360 385.945) (486.160 387.685)) (Net: VSS) (Layer: METAL4 [26]) is blocked by ((485.960 385.565) (488.330 387.935)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((485.360 385.945) (486.160 387.685)) (Net: VSS) (Layer: METAL4 [26]) is blocked by ((485.960 385.565) (488.330 387.935)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((485.360 385.945) (486.160 387.685)) (Net: VSS) (Layer: METAL4 [26]) is blocked by ((485.960 385.565) (488.330 387.935)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((424.205, 388.345) (427.125, 390.715)) (Net: VDD)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((448.085, 388.345) (451.005, 390.715)) (Net: VDD)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((387.040, 385.565) (389.960, 387.935)) (Net: VDD)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((413.320, 385.565) (416.240, 387.935)) (Net: VDD)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((413.320 224.430) (416.240 387.935)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((412.255 140.395) (472.535 249.675)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((454.420, 385.565) (457.340, 387.935)) (Net: VDD)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((413.320 224.430) (416.240 387.935)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((412.255 140.395) (472.535 249.675)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((480.700, 385.565) (483.620, 387.935)) (Net: VDD)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((545.955 385.565) (547.985 387.935)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((509.645 386.495) (546.345 389.275)) (Net: null) (Layer: METAL2 [18]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((424.205, 388.345) (427.125, 390.845)) (Net: VDD)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((448.085, 388.345) (451.005, 390.845)) (Net: VDD)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((387.040, 385.565) (389.960, 388.065)) (Net: VDD)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((413.320, 385.565) (416.240, 388.065)) (Net: VDD)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((413.320 224.430) (416.240 226.460)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((412.255 140.395) (472.535 249.675)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((454.420, 385.565) (457.340, 388.065)) (Net: VDD)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((480.700, 385.565) (483.620, 388.065)) (Net: VDD)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((545.955 385.565) (547.985 388.065)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((509.645 386.495) (546.345 389.275)) (Net: null) (Layer: METAL2 [18]). (PGRT-030)
 [734] I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_2
WARNING:  Failed to make a connection for the following pin:
((552.375, 388.345) (555.295, 390.715)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((568.075, 388.345) (570.995, 390.715)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((583.040, 385.565) (585.960, 387.935)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((552.375, 388.345) (555.295, 390.845)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((568.075, 388.345) (570.995, 390.845)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((583.040, 385.565) (585.960, 388.065)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((548.285, 388.345) (551.205, 390.715)) (Net: VDD)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((572.165, 388.345) (575.085, 390.715)) (Net: VDD)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((511.120, 385.565) (514.040, 387.935)) (Net: VDD)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((450.860 385.565) (452.890 387.935)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((452.945 386.495) (489.645 389.275)) (Net: null) (Layer: METAL2 [18]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((537.400, 385.565) (540.320, 387.935)) (Net: VDD)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((537.400 224.430) (540.320 387.935)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((479.085 140.395) (539.365 249.675)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((578.500, 385.565) (581.420, 387.935)) (Net: VDD)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((537.400 224.430) (540.320 387.935)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((479.085 140.395) (539.365 249.675)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((548.285, 388.345) (551.205, 390.845)) (Net: VDD)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((572.165, 388.345) (575.085, 390.845)) (Net: VDD)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((511.120, 385.565) (514.040, 388.065)) (Net: VDD)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((450.860 385.565) (452.890 388.065)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((452.945 386.495) (489.645 389.275)) (Net: null) (Layer: METAL2 [18]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((537.400, 385.565) (540.320, 388.065)) (Net: VDD)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((537.400 224.430) (540.320 226.460)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((479.085 140.395) (539.365 249.675)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((578.500, 385.565) (581.420, 388.065)) (Net: VDD)(wire on layer: METAL4 [26])
 [735] I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_3
WARNING:  Failed to make a connection for the following pin:
((676.455, 388.345) (679.375, 390.715)) (Net: VSS)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((676.455 176.650) (679.375 390.715)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((679.575 140.395) (739.855 249.675)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((692.155, 388.345) (695.075, 390.715)) (Net: VSS)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((676.455 176.650) (679.375 390.715)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((679.575 140.395) (739.855 249.675)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((666.020, 385.565) (668.940, 387.935)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((707.120, 385.565) (710.040, 387.935)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((676.455, 388.345) (679.375, 390.845)) (Net: VSS)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((676.455 176.650) (679.375 178.680)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((679.575 140.395) (739.855 249.675)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((692.155, 388.345) (695.075, 390.845)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((666.020, 385.565) (668.940, 388.065)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((707.120, 385.565) (710.040, 388.065)) (Net: VSS)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((733.520 385.945) (734.320 387.685)) (Net: VSS) (Layer: METAL4 [26]) is blocked by ((734.120 385.565) (736.490 387.935)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((733.520 385.945) (734.320 387.685)) (Net: VSS) (Layer: METAL4 [26]) is blocked by ((734.120 385.565) (736.490 387.935)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((733.520 385.945) (734.320 387.685)) (Net: VSS) (Layer: METAL4 [26]) is blocked by ((734.120 385.565) (736.490 387.935)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((733.520 385.945) (734.320 387.685)) (Net: VSS) (Layer: METAL4 [26]) is blocked by ((734.120 385.565) (736.490 387.935)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((696.245, 388.345) (699.165, 390.715)) (Net: VDD)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((635.200, 385.565) (638.120, 387.935)) (Net: VDD)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((574.940 385.565) (576.970 387.935)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((577.025 386.495) (613.725 389.275)) (Net: null) (Layer: METAL2 [18]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((661.480, 385.565) (664.400, 387.935)) (Net: VDD)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((702.580, 385.565) (705.500, 387.935)) (Net: VDD)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((728.860, 385.565) (731.780, 387.935)) (Net: VDD)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((794.115 385.565) (796.145 387.935)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((757.805 386.495) (794.505 389.275)) (Net: null) (Layer: METAL2 [18]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((696.245, 388.345) (699.165, 390.845)) (Net: VDD)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((635.200, 385.565) (638.120, 388.065)) (Net: VDD)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((574.940 385.565) (576.970 388.065)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((577.025 386.495) (613.725 389.275)) (Net: null) (Layer: METAL2 [18]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((661.480, 385.565) (664.400, 388.065)) (Net: VDD)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((702.580, 385.565) (705.500, 388.065)) (Net: VDD)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((728.860, 385.565) (731.780, 388.065)) (Net: VDD)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((794.115 385.565) (796.145 388.065)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((757.805 386.495) (794.505 389.275)) (Net: null) (Layer: METAL2 [18]). (PGRT-030)
 [736] I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_3_4
WARNING:  Failed to make a connection for the following pin:
((800.535, 388.345) (803.455, 390.715)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((816.235, 388.345) (819.155, 390.715)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((790.100, 385.565) (793.020, 387.935)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((831.200, 385.565) (834.120, 387.935)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((800.535, 388.345) (803.455, 390.845)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((816.235, 388.345) (819.155, 390.845)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((790.100, 385.565) (793.020, 388.065)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((831.200, 385.565) (834.120, 388.065)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((796.445, 388.345) (799.365, 390.715)) (Net: VDD)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((820.325, 388.345) (823.245, 390.715)) (Net: VDD)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((759.280, 385.565) (762.200, 387.935)) (Net: VDD)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((699.020 385.565) (701.050 387.935)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((701.105 386.495) (737.805 389.275)) (Net: null) (Layer: METAL2 [18]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((785.560, 385.565) (788.480, 387.935)) (Net: VDD)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((826.660, 385.565) (829.580, 387.935)) (Net: VDD)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((852.940, 385.565) (855.860, 387.935)) (Net: VDD)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((852.940 385.565) (1041.055 387.935)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((858.370 385.565) (860.400 387.935)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((796.445, 388.345) (799.365, 390.845)) (Net: VDD)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((852.940 385.565) (1041.055 387.935)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((858.370 385.565) (860.400 387.935)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((820.325, 388.345) (823.245, 390.845)) (Net: VDD)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((759.280, 385.565) (762.200, 388.065)) (Net: VDD)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((699.020 385.565) (701.050 388.065)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((701.105 386.495) (737.805 389.275)) (Net: null) (Layer: METAL2 [18]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((785.560, 385.565) (788.480, 388.065)) (Net: VDD)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((826.660, 385.565) (829.580, 388.065)) (Net: VDD)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((852.940, 385.565) (855.860, 388.065)) (Net: VDD)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((852.940 385.565) (1048.715 388.065)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((858.200 385.565) (860.570 387.935)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
 [737] I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_0_1
 [738] I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_0_2
 [739] I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_0_3
WARNING:  Failed to make a connection for the following pin:
((666.020, 931.715) (668.940, 934.085)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((707.120, 931.715) (710.040, 934.085)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((676.455, 928.935) (679.375, 931.305)) (Net: VSS)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((676.455 928.935) (679.375 1976.680)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((679.575 1903.655) (739.855 2012.935)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((692.155, 928.935) (695.075, 931.305)) (Net: VSS)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((676.455 928.935) (679.375 1976.680)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((679.575 1903.655) (739.855 2012.935)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((666.020, 931.585) (668.940, 934.085)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((707.120, 931.585) (710.040, 934.085)) (Net: VSS)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((733.520 931.965) (734.320 933.705)) (Net: VSS) (Layer: METAL4 [26]) is blocked by ((734.120 931.715) (736.490 934.085)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((733.520 931.965) (734.320 933.705)) (Net: VSS) (Layer: METAL4 [26]) is blocked by ((734.120 931.715) (736.490 934.085)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((733.520 931.965) (734.320 933.705)) (Net: VSS) (Layer: METAL4 [26]) is blocked by ((734.120 931.715) (736.490 934.085)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((733.520 931.965) (734.320 933.705)) (Net: VSS) (Layer: METAL4 [26]) is blocked by ((734.120 931.715) (736.490 934.085)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((676.455, 928.805) (679.375, 931.305)) (Net: VSS)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((676.455 1974.650) (679.375 1976.680)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((679.575 1903.655) (739.855 2012.935)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((692.155, 928.805) (695.075, 931.305)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((635.200, 931.715) (638.120, 934.085)) (Net: VDD)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((574.940 931.715) (576.970 934.085)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((577.025 930.375) (613.725 933.155)) (Net: null) (Layer: METAL2 [18]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((661.480, 931.715) (664.400, 934.085)) (Net: VDD)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((702.580, 931.715) (705.500, 934.085)) (Net: VDD)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((728.860, 931.715) (731.780, 934.085)) (Net: VDD)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((794.115 931.715) (796.145 934.085)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((757.805 930.375) (794.505 933.155)) (Net: null) (Layer: METAL2 [18]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((696.245, 928.935) (699.165, 931.305)) (Net: VDD)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((635.200, 931.585) (638.120, 934.085)) (Net: VDD)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((574.940 931.585) (576.970 934.085)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((577.025 930.375) (613.725 933.155)) (Net: null) (Layer: METAL2 [18]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((661.480, 931.585) (664.400, 934.085)) (Net: VDD)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((702.580, 931.585) (705.500, 934.085)) (Net: VDD)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((728.860, 931.585) (731.780, 934.085)) (Net: VDD)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((794.115 931.585) (796.145 934.085)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((757.805 930.375) (794.505 933.155)) (Net: null) (Layer: METAL2 [18]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((696.245, 928.805) (699.165, 931.305)) (Net: VDD)(wire on layer: METAL4 [26])
 [740] I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_0_4
WARNING:  Failed to make a connection for the following pin:
((790.100, 931.715) (793.020, 934.085)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((831.200, 931.715) (834.120, 934.085)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((800.535, 928.935) (803.455, 931.305)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((816.235, 928.935) (819.155, 931.305)) (Net: VSS)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((816.235 928.935) (819.155 1502.955)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((816.915 1431.715) (826.915 1451.235)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((790.100, 931.585) (793.020, 934.085)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((831.200, 931.585) (834.120, 934.085)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((800.535, 928.805) (803.455, 931.305)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((816.235, 928.805) (819.155, 931.305)) (Net: VSS)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((816.235 928.805) (819.155 1502.955)) (Net: VSS) (Layer: METAL4 [26]) is blocked by ((819.085 1432.365) (830.510 1500.515)) (Net: null) (Layer: METAL4 [26]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((759.280, 931.715) (762.200, 934.085)) (Net: VDD)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((699.020 931.715) (701.050 934.085)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((701.105 930.375) (737.805 933.155)) (Net: null) (Layer: METAL2 [18]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((785.560, 931.715) (788.480, 934.085)) (Net: VDD)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((826.660, 931.715) (829.580, 934.085)) (Net: VDD)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((852.940, 931.715) (855.860, 934.085)) (Net: VDD)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((852.940 931.715) (1041.205 934.085)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((858.370 931.715) (860.400 934.085)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((796.445, 928.935) (799.365, 931.305)) (Net: VDD)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((852.940 931.715) (1041.205 934.085)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((858.370 931.715) (860.400 934.085)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((820.325, 928.935) (823.245, 931.305)) (Net: VDD)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((852.940 931.715) (1041.205 934.085)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((858.370 931.715) (860.400 934.085)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((759.280, 931.585) (762.200, 934.085)) (Net: VDD)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((699.020 931.585) (701.050 934.085)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((701.105 930.375) (737.805 933.155)) (Net: null) (Layer: METAL2 [18]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((785.560, 931.585) (788.480, 934.085)) (Net: VDD)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((826.660, 931.585) (829.580, 934.085)) (Net: VDD)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((852.940, 931.585) (855.860, 934.085)) (Net: VDD)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((852.940 931.585) (1048.715 934.085)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((858.200 931.715) (860.570 934.085)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((796.445, 928.805) (799.365, 931.305)) (Net: VDD)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((852.940 931.585) (1048.715 934.085)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((858.200 931.715) (860.570 934.085)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((820.325, 928.805) (823.245, 931.305)) (Net: VDD)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((852.940 931.585) (1048.715 934.085)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((858.200 931.715) (860.570 934.085)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
 [741] I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_1_1
 [742] I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_1_2
 [743] I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_1_3
 [744] I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_1_4
 [745] I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_1
WARNING:  Failed to make a connection for the following pin:
((813.205, 1758.830) (815.575, 1761.750)) (Net: VSS)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((813.205 1758.830) (815.575 1994.675)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((814.975 1863.755) (871.775 1874.455)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((813.205, 1750.070) (815.575, 1752.990)) (Net: VSS)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((813.205 1758.830) (815.575 1994.675)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((814.975 1863.755) (871.775 1874.455)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((813.205, 1708.970) (815.575, 1711.890)) (Net: VSS)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((813.205 1758.830) (815.575 1994.675)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((814.975 1863.755) (871.775 1874.455)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((815.985, 1739.635) (818.355, 1742.555)) (Net: VSS)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((-3.345 1739.635) (818.355 1742.555)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((278.875 1682.585) (289.575 1739.385)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((815.985, 1723.935) (818.355, 1726.855)) (Net: VSS)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((-3.345 1739.635) (818.355 1742.555)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((278.875 1682.585) (289.575 1739.385)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((813.205, 1758.830) (815.705, 1761.750)) (Net: VSS)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((813.205 1982.355) (815.705 1984.385)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((813.235 1903.655) (873.515 2012.935)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((813.205, 1750.070) (815.705, 1752.990)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((813.205, 1708.970) (815.705, 1711.890)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((815.985, 1739.635) (818.485, 1742.555)) (Net: VSS)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((-3.345 1739.635) (818.485 1742.555)) (Net: VSS) (Layer: METAL4 [26]) is blocked by ((326.365 1682.585) (337.465 1739.385)) (Net: null) (Layer: METAL4 [26]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((815.985, 1723.935) (818.485, 1726.855)) (Net: VSS)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((-3.345 1739.635) (818.485 1742.555)) (Net: VSS) (Layer: METAL4 [26]) is blocked by ((326.365 1682.585) (337.465 1739.385)) (Net: null) (Layer: METAL4 [26]). (PGRT-030)
 [746] I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_2
WARNING:  Failed to make a connection for the following pin:
((813.205, 1661.030) (815.575, 1663.950)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((813.205, 1619.930) (815.575, 1622.850)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((815.985, 1650.595) (818.355, 1653.515)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((815.985, 1634.895) (818.355, 1637.815)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((813.205, 1661.030) (815.705, 1663.950)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((813.205, 1619.930) (815.705, 1622.850)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((815.985, 1650.595) (818.485, 1653.515)) (Net: VSS)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((-3.345 1611.170) (815.705 1614.090)) (Net: VSS) (Layer: METAL4 [26]) is blocked by ((-0.600 1614.210) (73.825 1674.210)) (Net: null) (Layer: METAL4 [26]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((815.985, 1634.895) (818.485, 1637.815)) (Net: VSS)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((-3.345 1611.170) (815.705 1614.090)) (Net: VSS) (Layer: METAL4 [26]) is blocked by ((-0.600 1614.210) (73.825 1674.210)) (Net: null) (Layer: METAL4 [26]). (PGRT-030)
 [747] I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_3
WARNING:  Failed to make a connection for the following pin:
((813.205, 1571.990) (815.575, 1574.910)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((813.205, 1530.890) (815.575, 1533.810)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((815.985, 1561.555) (818.355, 1564.475)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((815.985, 1545.855) (818.355, 1548.775)) (Net: VSS)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((-3.345 1545.855) (818.355 1548.775)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((278.875 1549.040) (289.575 1605.840)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((813.205, 1571.990) (815.705, 1574.910)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((813.205, 1530.890) (815.705, 1533.810)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((815.985, 1561.555) (818.485, 1564.475)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((815.985, 1545.855) (818.485, 1548.775)) (Net: VSS)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((-3.345 1545.855) (818.485 1548.775)) (Net: VSS) (Layer: METAL4 [26]) is blocked by ((326.365 1549.040) (337.465 1605.840)) (Net: null) (Layer: METAL4 [26]). (PGRT-030)
 [748] I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_4
WARNING:  Failed to make a connection for the following pin:
((813.205, 1482.950) (815.575, 1485.870)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((813.205, 1441.850) (815.575, 1444.770)) (Net: VSS)(wire on layer: METAL3 [22])
WARNING:  Failed to make a connection for the following pin:
((813.205, 1433.090) (815.575, 1436.010)) (Net: VSS)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((813.205 158.655) (815.575 1436.010)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((804.055 816.055) (815.635 850.340)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((815.985, 1472.515) (818.355, 1475.435)) (Net: VSS)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((-3.345 1472.515) (818.355 1475.435)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((278.875 1415.500) (289.575 1472.300)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((815.985, 1456.815) (818.355, 1459.735)) (Net: VSS)(wire on layer: METAL3 [22])
Warning: wire dropped because obstruction, ((-3.345 1472.515) (818.355 1475.435)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((278.875 1415.500) (289.575 1472.300)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((813.205, 1482.950) (815.705, 1485.870)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((813.205, 1441.850) (815.705, 1444.770)) (Net: VSS)(wire on layer: METAL4 [26])
WARNING:  Failed to make a connection for the following pin:
((813.205, 1433.090) (815.705, 1436.010)) (Net: VSS)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((813.205 168.945) (815.705 170.975)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((813.235 140.395) (873.515 249.675)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((815.985, 1472.515) (818.485, 1475.435)) (Net: VSS)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((-3.345 1472.515) (818.485 1475.435)) (Net: VSS) (Layer: METAL4 [26]) is blocked by ((326.365 1415.500) (337.465 1472.300)) (Net: null) (Layer: METAL4 [26]). (PGRT-030)
WARNING:  Failed to make a connection for the following pin:
((815.985, 1456.815) (818.485, 1459.735)) (Net: VSS)(wire on layer: METAL4 [26])
Warning: wire dropped because obstruction, ((-3.345 1472.515) (818.485 1475.435)) (Net: VSS) (Layer: METAL4 [26]) is blocked by ((326.365 1415.500) (337.465 1472.300)) (Net: null) (Layer: METAL4 [26]). (PGRT-030)
 [749] I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_5
 [750] I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_6
 [751] I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_7
 [752] I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_RAM_8
 [753] I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_1
 [754] I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_2
 [755] I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_3
 [756] I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_4
 [757] I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_5
 [758] I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_6
 [759] I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_7
 [760] I_ORCA_TOP/I_PCI_TOP/I_PCI_READ_FIFO/PCI_FIFO_RAM_8
 [761] I_CLOCK_GEN/I_CLKMUL
 [762] I_CLOCK_GEN/I_PLL_PCI
WARNING:  Failed to make a connection for the following pin:
((505.565, 1775.265) (508.565, 1777.765)) (Net: VDD)(wire on layer: METAL2 [18])
WARNING:  Failed to make a connection for the following pin:
((435.565, 1775.265) (438.565, 1777.765)) (Net: VDD)(wire on layer: METAL2 [18])
WARNING:  Failed to make a connection for the following pin:
((510.565, 1775.265) (513.565, 1777.765)) (Net: VSS)(wire on layer: METAL2 [18])
WARNING:  Failed to make a connection for the following pin:
((480.565, 1775.265) (483.565, 1777.765)) (Net: VSS)(wire on layer: METAL2 [18])
WARNING:  Failed to make a connection for the following pin:
((440.565, 1775.265) (443.565, 1777.765)) (Net: VSS)(wire on layer: METAL2 [18])
WARNING:  Failed to make a connection for the following pin:
((410.565, 1775.265) (413.565, 1777.765)) (Net: VSS)(wire on layer: METAL2 [18])
Warning: wire dropped because obstruction, ((410.565 1983.850) (413.565 1985.880)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((412.255 1903.655) (472.535 2012.935)) (Net: null) (Layer: METAL3 [22]). (PGRT-030)
 [763] I_CLOCK_GEN/I_PLL_SD
 [764] I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_A_RAM
 [765] I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_B_RAM
 [766] I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_C_RAM
 [767] I_ORCA_TOP/I_RISC_CORE/I_REG_FILE/REG_FILE_D_RAM
 [768] I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM
 [769] I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM
 [773] [done] 

[Prerouter] CPU = 00:00:03, Elapsed = 00:00:05
        Peak Memory =      801M Data =       41M
1
icc_shell> preroute_standard_cells -fill_empty_rows \-remove_floating_pieces
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
732 pad-cells out of bound
Prerouting standard cells horizontally: 
Warning: wire dropped because obstruction, ((1050.135 386.430) (1059.435 386.840)) (Net: VDD) (Layer: METAL5 [30]) is blocked by ((858.515 385.565) (1104.625 387.935)) (Net: VSS) (Layer: METAL5 [30]). (PGRT-030)
Warning: wire dropped because obstruction, ((1050.135 386.430) (1059.435 386.840)) (Net: VDD) (Layer: METAL5 [30]) is blocked by ((858.515 385.565) (1104.625 387.935)) (Net: VSS) (Layer: METAL5 [30]). (PGRT-030)
Warning: wire dropped because obstruction, ((1050.135 386.430) (1059.435 386.840)) (Net: VDD) (Layer: METAL5 [30]) is blocked by ((858.515 385.565) (1104.625 387.935)) (Net: VSS) (Layer: METAL5 [30]). (PGRT-030)
Warning: wire dropped because obstruction, ((1449.715 386.340) (1452.705 386.930)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1452.750 386.325) (1454.920 386.945)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
 [10.05%]  
Warning: wire dropped because obstruction, ((861.885 670.455) (862.685 670.765)) (Net: VSS) (Layer: METAL [14]) is blocked by ((825.390 670.225) (861.775 791.555)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((861.885 678.145) (862.685 678.455)) (Net: VSS) (Layer: METAL [14]) is blocked by ((825.390 670.225) (861.775 791.555)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((861.885 681.525) (862.685 681.835)) (Net: VDD) (Layer: METAL [14]) is blocked by ((825.390 670.225) (861.775 791.555)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((861.885 688.905) (862.685 689.215)) (Net: VDD) (Layer: METAL [14]) is blocked by ((825.390 670.225) (861.775 791.555)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((861.885 692.595) (862.685 692.905)) (Net: VSS) (Layer: METAL [14]) is blocked by ((825.390 670.225) (861.775 791.555)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 700.285) (1779.790 700.595)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 699.975) (1778.995 700.285)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((861.885 707.355) (862.685 707.665)) (Net: VSS) (Layer: METAL [14]) is blocked by ((825.390 670.225) (861.775 791.555)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((861.885 711.355) (862.685 711.665)) (Net: VDD) (Layer: METAL [14]) is blocked by ((825.390 670.225) (861.775 791.555)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 715.045) (1779.790 715.355)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 714.735) (1778.995 715.045)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 722.115) (1779.790 722.425)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1772.025 722.425) (1778.995 722.735)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 722.115) (1779.790 722.425)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1772.025 722.425) (1778.995 722.735)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 722.115) (1779.790 722.425)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1772.025 722.425) (1778.995 722.735)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 722.115) (1779.790 722.425)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1772.025 722.425) (1778.995 722.735)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 744.255) (1779.790 744.565)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 744.565) (1778.995 744.875)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 744.255) (1779.790 744.565)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 744.565) (1778.995 744.875)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 744.255) (1779.790 744.565)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 744.565) (1778.995 744.875)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 744.255) (1779.790 744.565)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 744.565) (1778.995 744.875)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 744.255) (1779.790 744.565)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 744.565) (1778.995 744.875)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 744.255) (1779.790 744.565)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 744.565) (1778.995 744.875)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 744.255) (1779.790 744.565)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 744.565) (1778.995 744.875)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 744.255) (1779.790 744.565)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 744.565) (1778.995 744.875)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 744.255) (1779.790 744.565)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 744.565) (1778.995 744.875)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 744.255) (1779.790 744.565)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 744.565) (1778.995 744.875)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 744.255) (1779.790 744.565)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 744.565) (1778.995 744.875)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 744.255) (1779.790 744.565)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 744.565) (1778.995 744.875)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
 [20.21%]  
Warning: wire dropped because obstruction, ((1778.990 814.675) (1779.790 814.985)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1772.025 814.365) (1778.995 814.675)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 818.055) (1779.790 818.365)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1772.025 818.365) (1778.995 818.675)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 818.055) (1779.790 818.365)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1772.025 818.365) (1778.995 818.675)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 818.055) (1779.790 818.365)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1772.025 818.365) (1778.995 818.675)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 818.055) (1779.790 818.365)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1772.025 818.365) (1778.995 818.675)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 818.055) (1779.790 818.365)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1772.025 818.365) (1778.995 818.675)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 818.055) (1779.790 818.365)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1772.025 818.365) (1778.995 818.675)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 818.055) (1779.790 818.365)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1772.025 818.365) (1778.995 818.675)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 818.055) (1779.790 818.365)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1772.025 818.365) (1778.995 818.675)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 818.055) (1779.790 818.365)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1772.025 818.365) (1778.995 818.675)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 818.055) (1779.790 818.365)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1772.025 818.365) (1778.995 818.675)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 877.095) (1779.790 877.405)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 877.405) (1778.995 877.715)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 877.095) (1779.790 877.405)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 877.405) (1778.995 877.715)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 877.095) (1779.790 877.405)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 877.405) (1778.995 877.715)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 888.165) (1779.790 888.475)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 888.475) (1778.995 888.785)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1050.135 932.550) (1059.435 932.960)) (Net: VDD) (Layer: METAL5 [30]) is blocked by ((858.515 931.715) (1104.625 934.085)) (Net: VSS) (Layer: METAL5 [30]). (PGRT-030)
Warning: wire dropped because obstruction, ((1050.135 932.550) (1059.435 932.960)) (Net: VDD) (Layer: METAL5 [30]) is blocked by ((858.515 931.715) (1104.625 934.085)) (Net: VSS) (Layer: METAL5 [30]). (PGRT-030)
Warning: wire dropped because obstruction, ((1050.135 932.550) (1059.435 932.960)) (Net: VDD) (Layer: METAL5 [30]) is blocked by ((858.515 931.715) (1104.625 934.085)) (Net: VSS) (Layer: METAL5 [30]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.735 958.290) (500.725 958.880)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 958.990) (509.905 961.910)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.735 958.290) (500.725 958.880)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 958.990) (509.905 961.910)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.735 958.290) (500.725 958.880)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 958.990) (509.905 961.910)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
 [30.45%]  
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((385.745 963.740) (387.775 966.250)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((385.735 963.735) (387.765 966.245)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 980.625) (500.605 980.825)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((482.385 978.635) (512.685 981.555)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 980.625) (500.605 980.825)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((482.385 978.635) (512.685 981.555)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 980.625) (500.605 980.825)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((482.385 978.635) (512.685 981.555)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 984.315) (384.705 984.515)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 982.725) (390.715 985.645)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 984.315) (384.705 984.515)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 982.725) (390.715 985.645)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 984.315) (384.705 984.515)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 982.725) (390.715 985.645)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 984.315) (497.195 984.515)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 982.725) (512.685 985.645)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 984.315) (497.195 984.515)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 982.725) (512.685 985.645)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 984.315) (497.195 984.515)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 982.725) (512.685 985.645)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 984.315) (613.105 984.515)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 982.725) (616.640 985.645)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 984.315) (613.105 984.515)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 982.725) (616.640 985.645)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 984.315) (613.105 984.515)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 982.725) (616.640 985.645)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 999.075) (384.705 999.275)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 998.425) (390.715 1001.345)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 999.075) (384.705 999.275)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 998.425) (390.715 1001.345)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 999.075) (384.705 999.275)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 998.425) (390.715 1001.345)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 999.075) (497.195 999.275)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 998.425) (512.685 1001.345)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 999.075) (497.195 999.275)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 998.425) (512.685 1001.345)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 999.075) (497.195 999.275)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 998.425) (512.685 1001.345)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 999.075) (613.105 999.275)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 998.425) (616.640 1001.345)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 999.075) (613.105 999.275)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 998.425) (616.640 1001.345)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 999.075) (613.105 999.275)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 998.425) (616.640 1001.345)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1002.765) (500.605 1002.965)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((482.385 1002.515) (512.685 1005.435)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1002.765) (500.605 1002.965)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((482.385 1002.515) (512.685 1005.435)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1002.765) (500.605 1002.965)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((482.385 1002.515) (512.685 1005.435)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1010.145) (500.605 1010.345)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1008.850) (509.905 1011.770)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1010.145) (500.605 1010.345)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1008.850) (509.905 1011.770)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1010.145) (500.605 1010.345)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1008.850) (509.905 1011.770)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1013.835) (384.705 1014.035)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1013.390) (387.935 1016.310)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1013.835) (384.705 1014.035)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1013.390) (387.935 1016.310)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1013.835) (384.705 1014.035)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1013.390) (387.935 1016.310)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1013.835) (497.195 1014.035)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((485.165 1013.390) (509.905 1016.310)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1013.835) (497.195 1014.035)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((485.165 1013.390) (509.905 1016.310)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1013.835) (497.195 1014.035)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((485.165 1013.390) (509.905 1016.310)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1013.835) (613.105 1014.035)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((607.135 1013.390) (616.640 1016.310)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1013.835) (613.105 1014.035)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((607.135 1013.390) (616.640 1016.310)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1013.835) (613.105 1014.035)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((607.135 1013.390) (616.640 1016.310)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1017.525) (500.605 1017.725)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1017.610) (509.905 1020.530)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1017.525) (500.605 1017.725)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1017.610) (509.905 1020.530)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1017.525) (500.605 1017.725)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1017.610) (509.905 1020.530)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((378.545 1032.285) (381.295 1032.485)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((344.745 1027.505) (384.830 1037.205)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((378.545 1032.285) (381.295 1032.485)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((344.745 1027.505) (384.830 1037.205)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((378.545 1032.285) (381.295 1032.485)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((344.745 1027.505) (384.830 1037.205)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1095.160 1032.090) (1104.390 1032.680)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1027.505) (1809.815 1037.205)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1095.160 1032.090) (1104.390 1032.680)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1027.505) (1809.815 1037.205)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1095.160 1032.090) (1104.390 1032.680)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1027.505) (1809.815 1037.205)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1106.080 1032.090) (1115.310 1032.680)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1027.505) (1809.815 1037.205)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1106.080 1032.090) (1115.310 1032.680)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1027.505) (1809.815 1037.205)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1106.080 1032.090) (1115.310 1032.680)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1027.505) (1809.815 1037.205)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1117.000 1032.090) (1126.230 1032.680)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1027.505) (1809.815 1037.205)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1117.000 1032.090) (1126.230 1032.680)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1027.505) (1809.815 1037.205)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1117.000 1032.090) (1126.230 1032.680)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1027.505) (1809.815 1037.205)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((378.545 1047.045) (381.295 1047.245)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((344.745 1038.425) (384.830 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((378.545 1047.045) (381.295 1047.245)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((344.745 1038.425) (384.830 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((378.545 1047.045) (381.295 1047.245)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((344.745 1038.425) (384.830 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1095.160 1046.850) (1104.390 1047.440)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1038.425) (1809.815 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1095.160 1046.850) (1104.390 1047.440)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1038.425) (1809.815 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1095.160 1046.850) (1104.390 1047.440)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1038.425) (1809.815 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1106.080 1046.850) (1115.310 1047.440)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1038.425) (1809.815 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1106.080 1046.850) (1115.310 1047.440)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1038.425) (1809.815 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1106.080 1046.850) (1115.310 1047.440)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1038.425) (1809.815 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1117.000 1046.850) (1126.230 1047.440)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1038.425) (1809.815 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1117.000 1046.850) (1126.230 1047.440)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1038.425) (1809.815 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1117.000 1046.850) (1126.230 1047.440)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1038.425) (1809.815 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((378.545 1039.665) (381.295 1039.865)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((344.745 1038.425) (384.830 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((378.545 1039.665) (381.295 1039.865)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((344.745 1038.425) (384.830 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((378.545 1039.665) (381.295 1039.865)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((344.745 1038.425) (384.830 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1095.160 1039.470) (1104.390 1040.060)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1038.425) (1809.815 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1095.160 1039.470) (1104.390 1040.060)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1038.425) (1809.815 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1095.160 1039.470) (1104.390 1040.060)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1038.425) (1809.815 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1106.080 1039.470) (1115.310 1040.060)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1038.425) (1809.815 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1106.080 1039.470) (1115.310 1040.060)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1038.425) (1809.815 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1106.080 1039.470) (1115.310 1040.060)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1038.425) (1809.815 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1117.000 1039.470) (1126.230 1040.060)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1038.425) (1809.815 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1117.000 1039.470) (1126.230 1040.060)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1038.425) (1809.815 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1117.000 1039.470) (1126.230 1040.060)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1038.425) (1809.815 1048.125)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((378.545 1054.425) (381.295 1054.625)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((344.745 1049.345) (384.830 1059.045)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((378.545 1054.425) (381.295 1054.625)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((344.745 1049.345) (384.830 1059.045)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((378.545 1054.425) (381.295 1054.625)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((344.745 1049.345) (384.830 1059.045)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1095.160 1054.230) (1104.390 1054.820)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1049.345) (1809.815 1059.045)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1095.160 1054.230) (1104.390 1054.820)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1049.345) (1809.815 1059.045)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1095.160 1054.230) (1104.390 1054.820)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1049.345) (1809.815 1059.045)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1106.080 1054.230) (1115.310 1054.820)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1049.345) (1809.815 1059.045)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1106.080 1054.230) (1115.310 1054.820)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1049.345) (1809.815 1059.045)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1106.080 1054.230) (1115.310 1054.820)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1049.345) (1809.815 1059.045)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1117.000 1054.230) (1126.230 1054.820)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1049.345) (1809.815 1059.045)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1117.000 1054.230) (1126.230 1054.820)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1049.345) (1809.815 1059.045)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1117.000 1054.230) (1126.230 1054.820)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1049.935 1049.345) (1809.815 1059.045)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 895.855) (1779.790 896.165)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 895.545) (1778.995 895.855)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1069.185) (500.605 1069.385)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((482.385 1067.675) (512.685 1070.595)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1069.185) (500.605 1069.385)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((482.385 1067.675) (512.685 1070.595)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1069.185) (500.605 1069.385)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((482.385 1067.675) (512.685 1070.595)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1072.875) (384.705 1073.075)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1071.765) (390.715 1074.685)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1072.875) (384.705 1073.075)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1071.765) (390.715 1074.685)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1072.875) (384.705 1073.075)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1071.765) (390.715 1074.685)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1072.875) (497.195 1073.075)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 1071.765) (512.685 1074.685)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1072.875) (497.195 1073.075)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 1071.765) (512.685 1074.685)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1072.875) (497.195 1073.075)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 1071.765) (512.685 1074.685)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1072.875) (613.105 1073.075)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 1071.765) (616.640 1074.685)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1072.875) (613.105 1073.075)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 1071.765) (616.640 1074.685)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1072.875) (613.105 1073.075)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 1071.765) (616.640 1074.685)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
 [40.65%]  
Warning: wire dropped because obstruction, ((1778.990 1076.665) (1779.790 1076.975)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1076.355) (1778.995 1076.665)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1080.045) (1779.790 1080.355)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1772.025 1080.355) (1778.995 1080.665)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1080.045) (1779.790 1080.355)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1772.025 1080.355) (1778.995 1080.665)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1087.635) (384.705 1087.835)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1087.465) (390.715 1090.385)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1087.635) (384.705 1087.835)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1087.465) (390.715 1090.385)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1087.635) (384.705 1087.835)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1087.465) (390.715 1090.385)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1087.635) (497.195 1087.835)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 1087.465) (512.685 1090.385)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1087.635) (497.195 1087.835)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 1087.465) (512.685 1090.385)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1087.635) (497.195 1087.835)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 1087.465) (512.685 1090.385)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1087.635) (613.105 1087.835)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 1087.465) (616.640 1090.385)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1087.635) (613.105 1087.835)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 1087.465) (616.640 1090.385)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1087.635) (613.105 1087.835)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 1087.465) (616.640 1090.385)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1080.045) (1779.790 1080.355)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1772.025 1080.355) (1778.995 1080.665)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.735 1091.130) (500.725 1091.720)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((482.385 1091.555) (512.685 1094.475)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.735 1091.130) (500.725 1091.720)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((482.385 1091.555) (512.685 1094.475)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.735 1091.130) (500.725 1091.720)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((482.385 1091.555) (512.685 1094.475)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1080.045) (1779.790 1080.355)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1772.025 1080.355) (1778.995 1080.665)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1098.705) (500.605 1098.905)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1097.890) (509.905 1100.810)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1098.705) (500.605 1098.905)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1097.890) (509.905 1100.810)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1098.705) (500.605 1098.905)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1097.890) (509.905 1100.810)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1080.045) (1779.790 1080.355)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1772.025 1080.355) (1778.995 1080.665)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1102.395) (384.705 1102.595)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1102.430) (387.935 1105.350)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1102.395) (384.705 1102.595)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1102.430) (387.935 1105.350)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1102.395) (384.705 1102.595)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1102.430) (387.935 1105.350)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1102.395) (497.195 1102.595)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((485.165 1102.430) (509.905 1105.350)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1102.395) (497.195 1102.595)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((485.165 1102.430) (509.905 1105.350)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1102.395) (497.195 1102.595)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((485.165 1102.430) (509.905 1105.350)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1102.395) (613.105 1102.595)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((607.135 1102.430) (616.640 1105.350)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1102.395) (613.105 1102.595)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((607.135 1102.430) (616.640 1105.350)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1102.395) (613.105 1102.595)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((607.135 1102.430) (616.640 1105.350)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.735 1105.890) (500.725 1106.480)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1106.650) (509.905 1109.570)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.735 1105.890) (500.725 1106.480)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1106.650) (509.905 1109.570)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.735 1105.890) (500.725 1106.480)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1106.650) (509.905 1109.570)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1109.875) (1779.790 1110.185)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1109.565) (1778.995 1109.875)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1109.875) (1779.790 1110.185)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1109.565) (1778.995 1109.875)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1120.945) (1779.790 1121.255)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1120.635) (1778.995 1120.945)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1120.945) (1779.790 1121.255)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1120.635) (1778.995 1120.945)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1120.945) (1779.790 1121.255)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1120.635) (1778.995 1120.945)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1139.295) (384.705 1139.495)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1137.080) (387.935 1140.000)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1139.295) (384.705 1139.495)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1137.080) (387.935 1140.000)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1139.295) (384.705 1139.495)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1137.080) (387.935 1140.000)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1139.295) (497.195 1139.495)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((485.165 1137.080) (509.905 1140.000)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1139.295) (497.195 1139.495)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((485.165 1137.080) (509.905 1140.000)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1139.295) (497.195 1139.495)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((485.165 1137.080) (509.905 1140.000)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1139.295) (613.105 1139.495)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((607.135 1137.080) (616.640 1140.000)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1139.295) (613.105 1139.495)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((607.135 1137.080) (616.640 1140.000)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1139.295) (613.105 1139.495)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((607.135 1137.080) (616.640 1140.000)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1120.945) (1779.790 1121.255)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1120.635) (1778.995 1120.945)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1142.985) (500.605 1143.185)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1141.620) (509.905 1144.540)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1142.985) (500.605 1143.185)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1141.620) (509.905 1144.540)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1142.985) (500.605 1143.185)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1141.620) (509.905 1144.540)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1120.945) (1779.790 1121.255)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1120.635) (1778.995 1120.945)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1146.675) (384.705 1146.875)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1145.840) (387.935 1148.760)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1146.675) (384.705 1146.875)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1145.840) (387.935 1148.760)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1146.675) (384.705 1146.875)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1145.840) (387.935 1148.760)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1146.675) (497.195 1146.875)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((485.165 1145.840) (509.905 1148.760)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1146.675) (497.195 1146.875)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((485.165 1145.840) (509.905 1148.760)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1146.675) (497.195 1146.875)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((485.165 1145.840) (509.905 1148.760)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1146.675) (613.105 1146.875)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((607.135 1145.840) (616.640 1148.760)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1146.675) (613.105 1146.875)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((607.135 1145.840) (616.640 1148.760)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1146.675) (613.105 1146.875)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((607.135 1145.840) (616.640 1148.760)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1150.365) (500.605 1150.565)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1150.380) (509.905 1153.300)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1150.365) (500.605 1150.565)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1150.380) (509.905 1153.300)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1150.365) (500.605 1150.565)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1150.380) (509.905 1153.300)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1120.945) (1779.790 1121.255)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1120.635) (1778.995 1120.945)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1161.225) (1779.790 1161.535)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1774.485 1161.535) (1778.995 1161.845)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1157.745) (500.605 1157.945)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((482.385 1156.715) (512.685 1159.635)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1157.745) (500.605 1157.945)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((482.385 1156.715) (512.685 1159.635)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1157.745) (500.605 1157.945)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((482.385 1156.715) (512.685 1159.635)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1161.435) (384.705 1161.635)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1160.805) (390.715 1163.725)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1161.435) (384.705 1161.635)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1160.805) (390.715 1163.725)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1161.435) (384.705 1161.635)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1160.805) (390.715 1163.725)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1161.435) (497.195 1161.635)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 1160.805) (512.685 1163.725)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1161.435) (497.195 1161.635)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 1160.805) (512.685 1163.725)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1161.435) (497.195 1161.635)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 1160.805) (512.685 1163.725)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1161.435) (613.105 1161.635)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 1160.805) (616.640 1163.725)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1161.435) (613.105 1161.635)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 1160.805) (616.640 1163.725)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1161.435) (613.105 1161.635)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 1160.805) (616.640 1163.725)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1161.225) (1779.790 1161.535)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1774.485 1161.535) (1778.995 1161.845)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1161.225) (1779.790 1161.535)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1774.485 1161.535) (1778.995 1161.845)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.835 1176.000) (384.825 1176.590)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1176.505) (390.715 1179.425)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.835 1176.000) (384.825 1176.590)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1176.505) (390.715 1179.425)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.835 1176.000) (384.825 1176.590)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1176.505) (390.715 1179.425)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.325 1176.000) (497.315 1176.590)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 1176.505) (512.685 1179.425)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.325 1176.000) (497.315 1176.590)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 1176.505) (512.685 1179.425)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.325 1176.000) (497.315 1176.590)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 1176.505) (512.685 1179.425)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.235 1176.000) (613.225 1176.590)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 1176.505) (616.640 1179.425)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.235 1176.000) (613.225 1176.590)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 1176.505) (616.640 1179.425)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.235 1176.000) (613.225 1176.590)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 1176.505) (616.640 1179.425)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.835 1183.145) (384.825 1183.735)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((381.835 1180.800) (384.825 1183.310)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.835 1183.145) (384.825 1183.735)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((381.835 1180.800) (384.825 1183.310)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.325 1183.145) (497.315 1183.735)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((494.325 1180.800) (497.315 1183.310)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.325 1183.145) (497.315 1183.735)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((494.325 1180.800) (497.315 1183.310)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.235 1183.145) (613.225 1183.735)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((610.235 1180.800) (613.225 1183.310)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.235 1183.145) (613.225 1183.735)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((610.235 1180.800) (613.225 1183.310)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
 [50.93%]  
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((385.745 1187.105) (387.775 1189.615)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((385.735 1187.145) (387.765 1189.655)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.735 1194.450) (500.725 1195.040)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1191.480) (509.905 1194.400)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.735 1194.450) (500.725 1195.040)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1191.480) (509.905 1194.400)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.735 1194.450) (500.725 1195.040)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1191.480) (509.905 1194.400)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1198.335) (384.705 1198.535)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1195.700) (387.935 1198.620)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1198.335) (384.705 1198.535)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1195.700) (387.935 1198.620)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1198.335) (384.705 1198.535)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1195.700) (387.935 1198.620)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1198.335) (497.195 1198.535)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((485.165 1195.700) (509.905 1198.620)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1198.335) (497.195 1198.535)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((485.165 1195.700) (509.905 1198.620)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1198.335) (497.195 1198.535)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((485.165 1195.700) (509.905 1198.620)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1198.335) (613.105 1198.535)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((607.135 1195.700) (616.640 1198.620)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1198.335) (613.105 1198.535)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((607.135 1195.700) (616.640 1198.620)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1198.335) (613.105 1198.535)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((607.135 1195.700) (616.640 1198.620)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1202.025) (500.605 1202.225)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1200.240) (509.905 1203.160)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1202.025) (500.605 1202.225)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1200.240) (509.905 1203.160)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1202.025) (500.605 1202.225)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1200.240) (509.905 1203.160)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.835 1242.420) (384.825 1243.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1239.410) (387.935 1242.330)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.835 1242.420) (384.825 1243.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1239.410) (387.935 1242.330)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.835 1242.420) (384.825 1243.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1239.410) (387.935 1242.330)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.325 1242.420) (497.315 1243.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((485.165 1239.410) (509.905 1242.330)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.325 1242.420) (497.315 1243.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((485.165 1239.410) (509.905 1242.330)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.325 1242.420) (497.315 1243.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((485.165 1239.410) (509.905 1242.330)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.235 1242.420) (613.225 1243.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((607.135 1239.410) (616.640 1242.330)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.235 1242.420) (613.225 1243.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((607.135 1239.410) (616.640 1242.330)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.235 1242.420) (613.225 1243.010)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((607.135 1239.410) (616.640 1242.330)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1246.305) (500.605 1246.505)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((482.385 1245.755) (512.685 1248.675)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1246.305) (500.605 1246.505)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((482.385 1245.755) (512.685 1248.675)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1246.305) (500.605 1246.505)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((482.385 1245.755) (512.685 1248.675)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1249.995) (384.705 1250.195)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1249.845) (390.715 1252.765)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1249.995) (384.705 1250.195)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1249.845) (390.715 1252.765)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((381.955 1249.995) (384.705 1250.195)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((378.420 1249.845) (390.715 1252.765)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1249.995) (497.195 1250.195)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 1249.845) (512.685 1252.765)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1249.995) (497.195 1250.195)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 1249.845) (512.685 1252.765)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((494.445 1249.995) (497.195 1250.195)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((482.385 1249.845) (512.685 1252.765)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1249.995) (613.105 1250.195)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 1249.845) (616.640 1252.765)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1249.995) (613.105 1250.195)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 1249.845) (616.640 1252.765)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((610.355 1249.995) (613.105 1250.195)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((604.355 1249.845) (616.640 1252.765)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1275.825) (500.605 1276.025)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1275.970) (509.905 1278.890)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1275.825) (500.605 1276.025)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1275.970) (509.905 1278.890)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((497.855 1275.825) (500.605 1276.025)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((485.165 1275.970) (509.905 1278.890)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1175.985) (1779.790 1176.295)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1176.295) (1778.995 1176.605)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1423.525) (1779.790 1423.835)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1423.215) (1778.995 1423.525)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1039.235 1419.435) (1048.495 1420.235)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1048.750 1415.400) (1051.750 1775.220)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1050.175 1419.690) (1059.395 1419.980)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1048.750 1415.400) (1051.750 1775.220)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1423.525) (1779.790 1423.835)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1423.215) (1778.995 1423.525)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1426.905) (1779.790 1427.215)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1427.215) (1778.995 1427.525)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1426.905) (1779.790 1427.215)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1427.215) (1778.995 1427.525)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1434.495) (934.315 1434.695)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1433.090) (937.545 1436.010)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1434.495) (934.315 1434.695)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1433.090) (937.545 1436.010)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1434.495) (934.315 1434.695)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1433.090) (937.545 1436.010)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1434.495) (1048.215 1434.695)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1433.090) (1051.750 1436.010)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1434.495) (1048.215 1434.695)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1433.090) (1051.750 1436.010)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1434.495) (1048.215 1434.695)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1433.090) (1051.750 1436.010)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
 [60.95%]  
Warning: wire dropped because obstruction, ((1778.990 1426.905) (1779.790 1427.215)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1427.215) (1778.995 1427.525)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1438.185) (930.905 1438.385)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1437.630) (937.545 1440.550)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1438.185) (930.905 1438.385)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1437.630) (937.545 1440.550)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1438.185) (930.905 1438.385)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1437.630) (937.545 1440.550)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1426.905) (1779.790 1427.215)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1427.215) (1778.995 1427.525)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1441.875) (934.315 1442.075)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1441.850) (937.545 1444.770)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1441.875) (934.315 1442.075)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1441.850) (937.545 1444.770)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1441.875) (934.315 1442.075)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1441.850) (937.545 1444.770)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1441.875) (1048.215 1442.075)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1441.850) (1051.750 1444.770)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1441.875) (1048.215 1442.075)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1441.850) (1051.750 1444.770)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1441.875) (1048.215 1442.075)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1441.850) (1051.750 1444.770)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1426.905) (1779.790 1427.215)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1427.215) (1778.995 1427.525)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1426.905) (1779.790 1427.215)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1427.215) (1778.995 1427.525)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1452.945) (930.905 1453.145)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((910.025 1452.725) (940.325 1455.645)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1452.945) (930.905 1453.145)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((910.025 1452.725) (940.325 1455.645)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1452.945) (930.905 1453.145)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((910.025 1452.725) (940.325 1455.645)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1456.635) (934.315 1456.835)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((910.025 1456.815) (940.325 1459.735)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1456.635) (934.315 1456.835)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((910.025 1456.815) (940.325 1459.735)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1456.635) (934.315 1456.835)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((910.025 1456.815) (940.325 1459.735)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1456.635) (1048.215 1456.835)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1031.995 1456.815) (1051.750 1459.735)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1456.635) (1048.215 1456.835)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1031.995 1456.815) (1051.750 1459.735)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1456.635) (1048.215 1456.835)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1031.995 1456.815) (1051.750 1459.735)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1426.905) (1779.790 1427.215)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1427.215) (1778.995 1427.525)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1426.905) (1779.790 1427.215)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1427.215) (1778.995 1427.525)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1426.905) (1779.790 1427.215)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1427.215) (1778.995 1427.525)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1426.905) (1779.790 1427.215)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1427.215) (1778.995 1427.525)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1426.905) (1779.790 1427.215)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1427.215) (1778.995 1427.525)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1426.905) (1779.790 1427.215)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1427.215) (1778.995 1427.525)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.445 1485.960) (934.435 1486.550)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1482.950) (937.545 1485.870)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.445 1485.960) (934.435 1486.550)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1482.950) (937.545 1485.870)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.445 1485.960) (934.435 1486.550)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1482.950) (937.545 1485.870)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.345 1485.960) (1048.335 1486.550)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1482.950) (1051.750 1485.870)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.345 1485.960) (1048.335 1486.550)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1482.950) (1051.750 1485.870)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.345 1485.960) (1048.335 1486.550)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1482.950) (1051.750 1485.870)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1489.845) (930.905 1490.045)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1487.490) (937.545 1490.410)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1489.845) (930.905 1490.045)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1487.490) (937.545 1490.410)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1489.845) (930.905 1490.045)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1487.490) (937.545 1490.410)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1493.635) (1779.790 1493.945)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1774.485 1493.325) (1778.995 1493.635)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1493.535) (934.315 1493.735)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1491.710) (937.545 1494.630)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1493.535) (934.315 1493.735)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1491.710) (937.545 1494.630)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1493.535) (934.315 1493.735)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1491.710) (937.545 1494.630)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1493.535) (1048.215 1493.735)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1491.710) (1051.750 1494.630)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1493.535) (1048.215 1493.735)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1491.710) (1051.750 1494.630)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1493.535) (1048.215 1493.735)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1491.710) (1051.750 1494.630)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1497.015) (1779.790 1497.325)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1497.325) (1778.995 1497.635)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1497.225) (930.905 1497.425)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1496.250) (937.545 1499.170)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1497.225) (930.905 1497.425)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1496.250) (937.545 1499.170)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1497.225) (930.905 1497.425)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1496.250) (937.545 1499.170)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1497.015) (1779.790 1497.325)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1497.325) (1778.995 1497.635)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1497.015) (1779.790 1497.325)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1497.325) (1778.995 1497.635)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1497.015) (1779.790 1497.325)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1497.325) (1778.995 1497.635)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1497.015) (1779.790 1497.325)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1497.325) (1778.995 1497.635)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1523.055) (934.315 1523.255)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1522.130) (937.545 1525.050)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1523.055) (934.315 1523.255)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1522.130) (937.545 1525.050)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1523.055) (934.315 1523.255)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1522.130) (937.545 1525.050)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1523.055) (1048.215 1523.255)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1522.130) (1051.750 1525.050)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1523.055) (1048.215 1523.255)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1522.130) (1051.750 1525.050)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1523.055) (1048.215 1523.255)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1522.130) (1051.750 1525.050)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1497.015) (1779.790 1497.325)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1497.325) (1778.995 1497.635)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1526.745) (930.905 1526.945)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1526.670) (937.545 1529.590)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1526.745) (930.905 1526.945)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1526.670) (937.545 1529.590)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1526.745) (930.905 1526.945)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1526.670) (937.545 1529.590)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.445 1530.240) (934.435 1530.830)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1530.890) (937.545 1533.810)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.445 1530.240) (934.435 1530.830)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1530.890) (937.545 1533.810)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.445 1530.240) (934.435 1530.830)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1530.890) (937.545 1533.810)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.345 1530.240) (1048.335 1530.830)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1530.890) (1051.750 1533.810)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.345 1530.240) (1048.335 1530.830)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1530.890) (1051.750 1533.810)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.345 1530.240) (1048.335 1530.830)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1530.890) (1051.750 1533.810)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((935.355 1535.665) (937.385 1538.175)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((935.345 1535.635) (937.375 1538.145)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.035 1541.310) (931.025 1541.900)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((910.025 1541.765) (940.325 1544.685)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.035 1541.310) (931.025 1541.900)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((910.025 1541.765) (940.325 1544.685)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.035 1541.310) (931.025 1541.900)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((910.025 1541.765) (940.325 1544.685)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.445 1545.000) (934.435 1545.590)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((910.025 1545.855) (940.325 1548.775)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.345 1545.000) (1048.335 1545.590)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1031.995 1545.855) (1051.750 1548.775)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.035 1548.430) (931.025 1549.020)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((928.035 1546.060) (931.025 1548.570)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.035 1548.430) (931.025 1549.020)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((928.035 1546.060) (931.025 1548.570)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1048.755 1548.430) (1051.745 1549.020)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1048.755 1546.060) (1051.745 1548.570)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1048.755 1548.430) (1051.745 1549.020)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((1048.755 1546.060) (1051.745 1548.570)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1574.715) (934.315 1574.915)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1571.990) (937.545 1574.910)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1574.715) (934.315 1574.915)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1571.990) (937.545 1574.910)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1574.715) (934.315 1574.915)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1571.990) (937.545 1574.910)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1574.715) (1048.215 1574.915)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1571.990) (1051.750 1574.910)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1574.715) (1048.215 1574.915)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1571.990) (1051.750 1574.910)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1574.715) (1048.215 1574.915)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1571.990) (1051.750 1574.910)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
 [71.02%]  
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1578.405) (930.905 1578.605)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1576.530) (937.545 1579.450)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1578.405) (930.905 1578.605)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1576.530) (937.545 1579.450)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1578.405) (930.905 1578.605)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1576.530) (937.545 1579.450)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1582.095) (934.315 1582.295)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1580.750) (937.545 1583.670)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1582.095) (934.315 1582.295)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1580.750) (937.545 1583.670)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1582.095) (934.315 1582.295)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1580.750) (937.545 1583.670)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1582.095) (1048.215 1582.295)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1580.750) (1051.750 1583.670)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1582.095) (1048.215 1582.295)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1580.750) (1051.750 1583.670)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1582.095) (1048.215 1582.295)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1580.750) (1051.750 1583.670)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1585.785) (930.905 1585.985)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1585.290) (937.545 1588.210)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1585.785) (930.905 1585.985)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1585.290) (937.545 1588.210)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1585.785) (930.905 1585.985)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1585.290) (937.545 1588.210)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1611.615) (934.315 1611.815)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1611.170) (937.545 1614.090)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1611.615) (934.315 1611.815)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1611.170) (937.545 1614.090)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1611.615) (934.315 1611.815)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1611.170) (937.545 1614.090)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1611.615) (1048.215 1611.815)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1611.170) (1051.750 1614.090)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1611.615) (1048.215 1611.815)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1611.170) (1051.750 1614.090)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1611.615) (1048.215 1611.815)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1611.170) (1051.750 1614.090)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.035 1615.110) (931.025 1615.700)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1615.710) (937.545 1618.630)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.035 1615.110) (931.025 1615.700)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1615.710) (937.545 1618.630)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.035 1615.110) (931.025 1615.700)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1615.710) (937.545 1618.630)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.445 1626.180) (934.435 1626.770)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((934.570 1626.165) (935.160 1626.785)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((672.570 1633.340) (675.080 1633.930)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((672.570 1631.010) (675.080 1633.520)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((672.570 1633.340) (675.080 1633.930)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((672.570 1631.010) (675.080 1633.520)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.445 1633.340) (934.435 1633.930)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((931.445 1631.010) (934.435 1633.520)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.445 1633.340) (934.435 1633.930)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((931.445 1631.010) (934.435 1633.520)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.345 1633.340) (1048.335 1633.930)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1045.345 1631.010) (1048.335 1633.520)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.345 1633.340) (1048.335 1633.930)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1045.345 1631.010) (1048.335 1633.520)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1663.275) (934.315 1663.475)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1661.030) (937.545 1663.950)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1663.275) (934.315 1663.475)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1661.030) (937.545 1663.950)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1663.275) (934.315 1663.475)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1661.030) (937.545 1663.950)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1663.275) (1048.215 1663.475)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1661.030) (1051.750 1663.950)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1663.275) (1048.215 1663.475)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1661.030) (1051.750 1663.950)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1663.275) (1048.215 1663.475)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1661.030) (1051.750 1663.950)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1666.965) (930.905 1667.165)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1665.570) (937.545 1668.490)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1666.965) (930.905 1667.165)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1665.570) (937.545 1668.490)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1666.965) (930.905 1667.165)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1665.570) (937.545 1668.490)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1670.655) (934.315 1670.855)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1669.790) (937.545 1672.710)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1670.655) (934.315 1670.855)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1669.790) (937.545 1672.710)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1670.655) (934.315 1670.855)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1669.790) (937.545 1672.710)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1670.655) (1048.215 1670.855)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1669.790) (1051.750 1672.710)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1670.655) (1048.215 1670.855)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1669.790) (1051.750 1672.710)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1670.655) (1048.215 1670.855)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1669.790) (1051.750 1672.710)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1674.345) (930.905 1674.545)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1674.330) (937.545 1677.250)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1674.345) (930.905 1674.545)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1674.330) (937.545 1677.250)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1674.345) (930.905 1674.545)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1674.330) (937.545 1677.250)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1700.175) (934.315 1700.375)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1700.210) (937.545 1703.130)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1700.175) (934.315 1700.375)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1700.210) (937.545 1703.130)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1700.175) (934.315 1700.375)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1700.210) (937.545 1703.130)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1700.175) (1048.215 1700.375)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1700.210) (1051.750 1703.130)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1700.175) (1048.215 1700.375)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1700.210) (1051.750 1703.130)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1700.175) (1048.215 1700.375)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1700.210) (1051.750 1703.130)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.445 1714.740) (934.435 1715.330)) (Net: VDD) (Layer: METAL2 [18]) is blocked by ((934.570 1714.725) (935.160 1715.345)) (Net: VDD) (Layer: METAL2 [18]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1751.835) (934.315 1752.035)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1750.070) (937.545 1752.990)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1751.835) (934.315 1752.035)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1750.070) (937.545 1752.990)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1751.835) (934.315 1752.035)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1750.070) (937.545 1752.990)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1751.835) (1048.215 1752.035)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1750.070) (1051.750 1752.990)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1751.835) (1048.215 1752.035)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1750.070) (1051.750 1752.990)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1751.835) (1048.215 1752.035)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1750.070) (1051.750 1752.990)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1755.525) (930.905 1755.725)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1754.610) (937.545 1757.530)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1755.525) (930.905 1755.725)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1754.610) (937.545 1757.530)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.155 1755.525) (930.905 1755.725)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1754.610) (937.545 1757.530)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1759.215) (934.315 1759.415)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1758.830) (937.545 1761.750)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1759.215) (934.315 1759.415)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1758.830) (937.545 1761.750)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((931.565 1759.215) (934.315 1759.415)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((912.805 1758.830) (937.545 1761.750)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1759.215) (1048.215 1759.415)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1758.830) (1051.750 1761.750)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1759.215) (1048.215 1759.415)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1758.830) (1051.750 1761.750)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1045.465 1759.215) (1048.215 1759.415)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1034.775 1758.830) (1051.750 1761.750)) (Net: VSS) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.035 1762.710) (931.025 1763.300)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1763.370) (937.545 1766.290)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.035 1762.710) (931.025 1763.300)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1763.370) (937.545 1766.290)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((928.035 1762.710) (931.025 1763.300)) (Net: VSS) (Layer: METAL3 [22]) is blocked by ((912.805 1763.370) (937.545 1766.290)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1429.015 1766.400) (1432.005 1766.990)) (Net: VDD) (Layer: METAL3 [22]) is blocked by ((1426.810 1766.385) (1428.980 1767.005)) (Net: VDD) (Layer: METAL3 [22]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1039.255 1773.930) (1048.475 1774.220)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1048.750 1415.400) (1051.750 1775.220)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1039.255 1773.930) (1048.475 1774.220)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1048.750 1415.400) (1051.750 1775.220)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1039.255 1773.930) (1048.475 1774.220)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1048.750 1415.400) (1051.750 1775.220)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1050.175 1773.930) (1059.395 1774.220)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1048.910 1772.380) (1051.590 1775.060)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1050.175 1773.930) (1059.395 1774.220)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1048.910 1772.380) (1051.590 1775.060)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1050.175 1773.930) (1059.395 1774.220)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1048.910 1772.380) (1051.590 1775.060)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
 [81.42%]  
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1533.915) (1779.790 1534.225)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1534.225) (1778.995 1534.535)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1382.935) (1779.790 1383.245)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1766.285 1382.625) (1778.995 1382.935)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1386.315) (1779.790 1386.625)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1386.625) (1778.995 1386.935)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1386.315) (1779.790 1386.625)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1386.625) (1778.995 1386.935)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
 [91.79%]  
Warning: wire dropped because obstruction, ((1778.990 1386.315) (1779.790 1386.625)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1386.625) (1778.995 1386.935)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1386.315) (1779.790 1386.625)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1386.625) (1778.995 1386.935)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1039.250 1412.160) (1048.480 1412.750)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1039.250 1411.885) (1048.480 1412.475)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1039.235 1412.055) (1048.495 1412.855)) (Net: VDD) (Layer: METAL5 [30]) is blocked by ((1039.235 1411.525) (1048.495 1412.325)) (Net: VDD) (Layer: METAL5 [30]). (PGRT-030)
Warning: wire dropped because obstruction, ((1039.235 1412.055) (1048.495 1412.855)) (Net: VDD) (Layer: METAL5 [30]) is blocked by ((1039.235 1411.525) (1048.495 1412.325)) (Net: VDD) (Layer: METAL5 [30]). (PGRT-030)
Warning: wire dropped because obstruction, ((1039.235 1412.055) (1048.495 1412.855)) (Net: VDD) (Layer: METAL5 [30]) is blocked by ((1039.235 1411.525) (1048.495 1412.325)) (Net: VDD) (Layer: METAL5 [30]). (PGRT-030)
Warning: wire dropped because obstruction, ((1050.180 1412.205) (1059.390 1412.705)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1050.135 1412.840) (1059.435 1413.340)) (Net: VDD) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1050.180 1412.205) (1059.390 1412.705)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1050.135 1412.840) (1059.435 1413.340)) (Net: VDD) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1050.180 1412.205) (1059.390 1412.705)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1050.135 1412.840) (1059.435 1413.340)) (Net: VDD) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1386.315) (1779.790 1386.625)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1386.625) (1778.995 1386.935)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1386.315) (1779.790 1386.625)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1766.285 1386.625) (1778.995 1386.935)) (Net: VSS) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1124.325) (1779.790 1124.635)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1772.025 1124.635) (1778.995 1124.945)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1124.325) (1779.790 1124.635)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1772.025 1124.635) (1778.995 1124.945)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1124.325) (1779.790 1124.635)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1772.025 1124.635) (1778.995 1124.945)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1124.325) (1779.790 1124.635)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1772.025 1124.635) (1778.995 1124.945)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1124.325) (1779.790 1124.635)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1772.025 1124.635) (1778.995 1124.945)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1095.160 375.425) (1104.390 376.015)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1101.025 376.145) (1101.195 376.485)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1095.160 375.425) (1104.390 376.015)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1101.025 376.145) (1101.195 376.485)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1106.080 375.425) (1115.310 376.015)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1115.070 376.200) (1117.225 376.360)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1106.080 375.425) (1115.310 376.015)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1115.070 376.200) (1117.225 376.360)) (Net: null) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1117.000 375.425) (1126.230 376.015)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1122.215 376.145) (1122.495 378.315)) (Net: I_ORCA_TOP/I_BLENDER_5/n2361) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1117.000 375.425) (1126.230 376.015)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1122.215 376.145) (1122.495 378.315)) (Net: I_ORCA_TOP/I_BLENDER_5/n2361) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1117.000 375.425) (1126.230 376.015)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1122.215 376.145) (1122.495 378.315)) (Net: I_ORCA_TOP/I_BLENDER_5/n2361) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1117.000 375.425) (1126.230 376.015)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1122.215 376.145) (1122.495 378.315)) (Net: I_ORCA_TOP/I_BLENDER_5/n2361) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1117.000 375.425) (1126.230 376.015)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1122.215 376.145) (1122.495 378.315)) (Net: I_ORCA_TOP/I_BLENDER_5/n2361) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1117.000 375.425) (1126.230 376.015)) (Net: VSS) (Layer: METAL [14]) is blocked by ((1122.215 376.145) (1122.495 378.315)) (Net: I_ORCA_TOP/I_BLENDER_5/n2361) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1124.325) (1779.790 1124.635)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1772.025 1124.635) (1778.995 1124.945)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1459.600 519.330) (1462.260 519.620)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1459.460 505.325) (1462.380 521.030)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1459.600 519.330) (1462.260 519.620)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1459.460 505.325) (1462.380 521.030)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1459.600 519.330) (1462.260 519.620)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1459.460 505.325) (1462.380 521.030)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1591.000 519.330) (1593.660 519.620)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1590.860 505.325) (1593.780 521.030)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1591.000 519.330) (1593.660 519.620)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1590.860 505.325) (1593.780 521.030)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1591.000 519.330) (1593.660 519.620)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1590.860 505.325) (1593.780 521.030)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1632.100 519.330) (1634.760 519.620)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1631.960 505.325) (1634.880 521.030)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1632.100 519.330) (1634.760 519.620)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1631.960 505.325) (1634.880 521.030)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1632.100 519.330) (1634.760 519.620)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1631.960 505.325) (1634.880 521.030)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1763.500 519.330) (1766.160 519.620)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1763.360 505.325) (1766.280 521.030)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1763.500 519.330) (1766.160 519.620)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1763.360 505.325) (1766.280 521.030)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1763.500 519.330) (1766.160 519.620)) (Net: VDD) (Layer: METAL4 [26]) is blocked by ((1763.360 505.325) (1766.280 521.030)) (Net: VSS) (Layer: METAL4 [26]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1124.325) (1779.790 1124.635)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1772.025 1124.635) (1778.995 1124.945)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1124.325) (1779.790 1124.635)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1772.025 1124.635) (1778.995 1124.945)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1124.325) (1779.790 1124.635)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1772.025 1124.635) (1778.995 1124.945)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
Warning: wire dropped because obstruction, ((1778.990 1124.325) (1779.790 1124.635)) (Net: VDD) (Layer: METAL [14]) is blocked by ((1772.025 1124.635) (1778.995 1124.945)) (Net: VDD) (Layer: METAL [14]). (PGRT-030)
 [100.00%] [done] 
WARNING: 1112 floating rail segments removed 

[Prerouter] CPU = 00:00:04, Elapsed = 00:00:04
        Peak Memory =      801M Data =       42M
1
icc_shell> analyze_fp_rail  -nets {VDD VSS} -power_budget 350 -voltage_supply 1.32 -pad_masters { pv0i pvdi }
Geometry mapping begins.
Removing all the files with the prefix orca_setup in the directory ./pna_output
Parasitics Operating Condition is max
Using [4 x 4] Fat Wire Table for METAL
Using [4 x 4] Fat Wire Table for METAL2
Using [4 x 4] Fat Wire Table for METAL3
Using [4 x 4] Fat Wire Table for METAL4
Using [3 x 3] Fat Wire Table for METAL5
Using [3 x 3] Fat Wire Table for METAL6
The command set_tlu_plus_files was not set
Reading TLU+ files from db.
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
lower mask id 0, upper mask id 1, via layer 13, resistivity 0.000000
lower mask id 1, upper mask id 2, via layer 17, resistivity 0.024571
lower mask id 2, upper mask id 3, via layer 21, resistivity 0.024571
lower mask id 3, upper mask id 4, via layer 25, resistivity 0.024571
lower mask id 4, upper mask id 5, via layer 29, resistivity 0.108902
lower mask id 5, upper mask id 6, via layer 33, resistivity 0.051085
Number of pad instances: 8
Geometry mapping took     1.33 seconds

Name of design : orca_setup
Number of cell instances in the design : 48103
Number of cell instance masters in the library : 110

Processing power net VSS ...
Number of power net wires : 1862
Number of vias : 5425
Average power dissipation in orca_setup :   350.00 mW
Power supply voltage :     1.32 V
Assigning vias begins
Assigning vias took     0.01 seconds
Assigning power net wires ...
Constructing virtual grid begins ...
Constructing virtual grid ends.
Constructing virtual grid took     0.00 seconds
Assigning wires and detecting intersection begins
Assigning wires and detecting intersection ends
Assigning wires and detecting intersection took     0.15 seconds
Virtual grid current computation begins.
Virtual grid current computation ends.
Virtual grid current computation took     0.01 seconds
Performing virtual connection ...
Virtual macro connection ends
Virtual macro connection took     0.02 seconds
Reading virtual power pads
Extracting power net VSS ...
Number of power pad nodes connecting to power net VSS : 28
Number of power pads reaching to the power ports of the leaf cells or blocks: 28
Number of resistors in VSS : 66102
Number of nodes in VSS : 62684
Assigning netlists to simulation engine begins...
Total assigned virtual connection port current is 1.356326
Total assigned connected port current is 259.130738
Total assigned current is 260.487065
Total floating virtual connection port current is 0.000000
Total floating connected port current is 4.664440
Assigning netlists to simulation engine finished
Simulation begin ...
Pad Cell vss1bottom at (1080.695 0.000) Supplies  126.73 mA Current (48.65%)
Pad Cell vss1left at (0.000 1080.045) Supplies   45.40 mA Current (17.43%)
Pad Cell vss1top at (1080.695 1807.765) Supplies   39.41 mA Current (15.13%)
Pad Cell vss1right at (1808.995 1080.045) Supplies   39.19 mA Current (15.05%)
Pad Cell vdd1top at (1013.865 1807.765) Supplies    4.47 mA Current (1.71%)
Pad Cell vdd1left at (0.000 1013.275) Supplies    2.45 mA Current (0.94%)
Pad Cell vdd1right at (1808.995 1013.275) Supplies    1.73 mA Current (0.67%)
Pad Cell vdd1bottom at (1013.865 0.000) Supplies    1.10 mA Current (0.42%)
Total Current from Pad Cells:  260.49 mA (100.00%)
Total Current from Virtual Pads:    0.00 mA (0.00%)
Maximum IR drop in orca_setup : 300.13 mV
Maximum current in orca_setup : 30.979 mA
Maximum EM of wires in orca_setup : 1.032631e+02 A/cm, layer METAL4
Maximum EM of vias in orca_setup : 8.191712e+06 A/cm_square, layer VIA
Network simulation ends
Network simulation took     1.20 seconds

Processing power net VDD ...
Number of power net wires : 1905
Number of vias : 5831
Average power dissipation in orca_setup :   350.00 mW
Power supply voltage :     1.32 V
Assigning vias begins
Assigning vias took     0.02 seconds
Assigning power net wires ...
Constructing virtual grid begins ...
Constructing virtual grid ends.
Constructing virtual grid took     0.00 seconds
Assigning wires and detecting intersection begins
Assigning wires and detecting intersection ends
Assigning wires and detecting intersection took     0.15 seconds
Virtual grid current computation begins.
Virtual grid current computation ends.
Virtual grid current computation took     0.01 seconds
Performing virtual connection ...
Virtual macro connection ends
Virtual macro connection took     0.03 seconds
Reading virtual power pads
Extracting power net VDD ...
Number of power pad nodes connecting to power net VDD : 34
Number of power pads reaching to the power ports of the leaf cells or blocks: 34
Number of resistors in VDD : 67794
Number of nodes in VDD : 64132
Assigning netlists to simulation engine begins...
Total assigned virtual connection port current is -0.000000
Total assigned connected port current is 262.968999
Total assigned current is 262.968999
Total floating virtual connection port current is -0.000000
Total floating connected port current is 2.182506
Assigning netlists to simulation engine finished
Simulation begin ...
Pad Cell vdd1bottom at (1013.865 0.000) Supplies  138.91 mA Current (52.82%)
Pad Cell vdd1top at (1013.865 1807.765) Supplies   42.06 mA Current (16.00%)
Pad Cell vdd1left at (0.000 1013.275) Supplies   40.24 mA Current (15.30%)
Pad Cell vdd1right at (1808.995 1013.275) Supplies   33.88 mA Current (12.88%)
Pad Cell vss1top at (1080.695 1807.765) Supplies    2.63 mA Current (1.00%)
Pad Cell vss1bottom at (1080.695 0.000) Supplies    2.33 mA Current (0.89%)
Pad Cell vss1right at (1808.995 1080.045) Supplies    2.26 mA Current (0.86%)
Pad Cell vss1left at (0.000 1080.045) Supplies    0.66 mA Current (0.25%)
Total Current from Pad Cells:  262.97 mA (100.00%)
Total Current from Virtual Pads:    0.00 mA (0.00%)
Maximum IR drop in orca_setup : 257.28 mV
Maximum current in orca_setup : 50.021 mA
Maximum EM of wires in orca_setup : 6.683590e+01 A/cm, layer METAL
Maximum EM of vias in orca_setup : 8.517432e+06 A/cm_square, layer VIA3
Network simulation ends
Network simulation took     1.32 seconds
Generating instance power and IR drop file ./pna_output/orca_setup.inst_hl.pna
Maximum instance IR drop : 557.361 mV at I_ORCA_TOP/I_CONTEXT_MEM/I_CONTEXT_RAM_2_1 (385.565 527.695)
Overall takes     3.92 seconds
Please read ./pna_output/orca_setup.VPNA.log for detail information

Summary of the Power Network Analysis Results
Total Run Time:     5.26 seconds
Output directory used: ./pna_output
Average power dissipation in orca_setup:  350.00 mW
Power Supply Voltage:    1.32 Volt
Number of the Analyzed Power/Ground Nets: 2

Net Name: VSS
Number of Pad Cells: 8
Number of Pad Cells Supplying Current: 8
Number of Virtual Pad Nodes: 0
Number of Virtual Pad Nodes Supplying Current: 0
Number of Net Wires: 1862
Number of Net Vias: 5425
Number of Extracted Resistors: 66102
Number of Extracted Nodes: 62684
Current from Pad Cells:  260.49 mA (100.00%)
Current from Virtual Pad Nodes:    0.00 mA (0.00%)
Maximum IR drop: 300.129 mV at (391.785 669.995) (394.295 672.025) layer VIA3
Maximum Wire EM: 1.032631e+02 A/cm at (378.420 1120.965) (381.420 1127.430) layer METAL4
Maximum Via EM: 8.191712e+06 A/cm_2 at (1234.575 1762.860) (1234.775 1763.150) layer VIA
The percentage of routing tracks used by the power net for layer METAL6: 0.08%
The percentage of routing tracks used by the power net for layer METAL5: 1.13%
The percentage of routing tracks used by the power net for layer METAL4: 1.63%
The percentage of routing tracks used by the power net for layer METAL3: 0.80%
The percentage of routing tracks used by the power net for layer METAL2: 1.15%
The percentage of routing tracks used by the power net for layer METAL: 8.00%
The average percentage of routing tracks used by net VSS : 2.13%

Net Name: VDD
Number of Pad Cells: 8
Number of Pad Cells Supplying Current: 8
Number of Virtual Pad Nodes: 0
Number of Virtual Pad Nodes Supplying Current: 0
Number of Net Wires: 1905
Number of Net Vias: 5831
Number of Extracted Resistors: 67794
Number of Extracted Nodes: 64132
Current from Pad Cells:  262.97 mA (100.00%)
Current from Virtual Pad Nodes:    0.00 mA (0.00%)
Maximum IR drop: 257.284 mV at (387.245 505.495) (389.755 507.525) layer VIA3
Maximum Wire EM: 6.683590e+01 A/cm at (797.905 511.785) (821.785 512.405) layer METAL
Maximum Via EM: 8.517432e+06 A/cm_2 at (862.335 504.570) (862.535 504.860) layer VIA3
The percentage of routing tracks used by the power net for layer METAL6: 0.40%
The percentage of routing tracks used by the power net for layer METAL5: 1.38%
The percentage of routing tracks used by the power net for layer METAL4: 1.41%
The percentage of routing tracks used by the power net for layer METAL3: 1.12%
The percentage of routing tracks used by the power net for layer METAL2: 1.04%
The percentage of routing tracks used by the power net for layer METAL: 8.04%
The average percentage of routing tracks used by net VDD : 2.23%
PNA is done successfully.
Reading power network analysis highlight file: ./pna_output/orca_setup.VDD.pw_hl.pna ...
Setting the IR threshold of drop ratio display to 0.100 mV
Successfully create error file ./pna_output/VDD.VD.report
Successfully loaded voltage drop map
Report display map data ...
Successfully created the VD report file icc_gui.output
1
icc_shell> set_pnet_options -complete "METAL4 METAL5"
1
icc_shell> create_fp_placement -timing_driven \-no_hierarchy_gravity
CPU time for freeing timing design =    0:00:04
Elapsed time for freeing timing design =    0:00:05
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
41 macro cells have user defined keepout margin.
  70 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 47330 (fixed = 0)
Num macros  cells  = 41 (fixed = 41)
Num IOs     cells  = 92
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 1
A macro with most pins (150) is I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_READ_FIFO/SD_FIFO_RAM
Num non-zero wt nets = 54767
Num     zero wt nets = 0
A net with highest fanout (257) is buf_sys_2x_clk
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Transferring Data to Milkyway ...
Calculating timing weight ...
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/sc. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/io. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/special. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram4x32. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram8x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram32x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram16x128. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Information: Loading local_link_library attribute {sc_max.db}. (MWDC-290)

  Linking design 'ORCA'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (191 designs)             orca_setup.CEL, etc
  cb13fs120_tsmc_max (library)
                              /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db
  cb13io320_tsmc_max (library)
                              /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/io_max.db
  cb13special_max (library)   /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/special_max.db
  ram16x128_max (library)     /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db
  ram4x32_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram4x32_max.db
  ram8x64_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db
  ram32x64_max (library)      /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram32x64_max.db

# GUI Debug: Building dc from empty. -- Time: 7sec 464ms
(Running rc extraction with virtual route...)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

  Loading design 'ORCA'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)

54705 nets processed. 
Router succeeded.
rc extraction finished.
CPU time for rc extraction =    0:00:18
Elapsed time for rc extraction =    0:00:18
Running virtual ipo...
VIPO: Initializing VR service.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
VIPO: detected placement blockages, 110 hard, 0 soft.
VIPO: initializing estimation model ...
VIPO: estimation model initialized, cpuTime = 0 sec.
VIPO: estimating delays and capacitances ...
VIPO: design has annotation. All annotation will be overwritten.
VIPO: delays and capacitances estimated, cpuTime = 1 sec.
virtual ipo finished.
CPU time for virtual ipo =    0:00:11
Elapsed time for virtual ipo =    0:00:12
Warning: High fanout net synthesis has not performed on the design yet. (VFP-432)

  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.94
  Critical Path Slack:           1.69
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          2.32
  Critical Path Slack:           2.68
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.53
  Total Hold Violation:         -8.54
  No. of Hold Violations:       16.00
  -----------------------------------

  Timing Path Group 'PCI_CLK'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          4.42
  Critical Path Slack:          10.06
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SDRAM_CLK'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          1.87
  Critical Path Slack:           1.55
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_2x_CLK'
  -----------------------------------
  Levels of Logic:              22.00
  Critical Path Length:          3.55
  Critical Path Slack:          -0.15
  Critical Path Clk Period:      4.00
  Total Negative Slack:         -0.17
  No. of Violating Paths:        2.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_CLK'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          7.05
  Critical Path Slack:           0.52
  Critical Path Clk Period:      8.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'pclk'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.36
  Critical Path Slack:           7.14
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'sdr_clk'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.55
  Critical Path Slack:           6.71
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        190
  Hierarchical Port Count:      11304
  Leaf Cell Count:              47443
  Buf/Inv Cell Count:            4589
  Buf Cell Count:                 851
  Inv Cell Count:                3742
  CT Buf/Inv Cell Count:            4
  Combinational Cell Count:     36342
  Sequential Cell Count:        11101
  Macro Count:                     41
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       178321.42
  Noncombinational Area:    236603.63
  Buf/Inv Area:              99741.42
  Total Buffer Area:           939.00
  Total Inverter Area:        2891.25
  Macro/Black Box Area:     133661.04
  Net Area:                  85227.82
  Net XLength        :      981564.06
  Net YLength        :     1045705.12
  -----------------------------------
  Cell Area:                548586.10
  Design Area:              633813.92
  Net Length        :      2027269.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         54846
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------

CPU time for timing report =    0:00:00
Elapsed time for timing report =    0:00:01
Info: worst slack in the design is -0.154543
CPU time for net weight calculation =    0:00:00
Elapsed time for net weight calculation =    0:00:00
Timing weight calculated.
Turning off virtual ipo...
VIPO: All original annotations are removed.
virtual ipo turned off.
CPU time for turning off virtual ipo =    0:00:00
Elapsed time for turning off virtual ipo =    0:00:00
CPU time for freeing timing design =    0:00:03
Elapsed time for freeing timing design =    0:00:04
Number of plan group pins = 0
net weight set.
54767 timing weight set.
max net weight: 10.500781
min net weight: 0.808187
0 net set to minimum weight 0.808187.
41 macro cells have user defined keepout margin.
  65 blocks freed
  0 bytes freed
Doing Incremental Timing Driven Placement...
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : orca_setup
Version    : L-2016.03-SP1
Date       : Sun May 14 03:44:39 2023
*********************************************

Total wirelength: 1509546.03
Number of 100x100 tracks cell density regions: 1156
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 100.00% (at 375 1697 415 1737)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 380 horizontal rows
    4844 pre-routes for placement blockage/checking
    6875 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 937 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
Warning: lib cell "pfeed01000" of size (3 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed00500" of size (2 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed00200" of size (1 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed00050" of size (1 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed00010" of size (1 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed05000" of size (13 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed00005" of size (1 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfeed00100" of size (1 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pc3b03" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pc3d01" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pfrelr" of size (843 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pv0i" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pvdi" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pv0a" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pvda" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pc3b05" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
Warning: lib cell "pc3o05" of size (147 sites x 94 rows) will be treated as macro cell because it is larger than 6 site heights (default threshold). (PSYN-442)
 
****************************************
  Report : Chip Summary
  Design : ORCA
  Version: L-2016.03-SP1
  Date   : Sun May 14 03:44:40 2023
****************************************
Std cell utilization: 90.65%  (673169/(1300740-558154))
(Non-fixed + Fixed)
Std cell utilization: 90.77%  (673169/(1300740-559143))
(Non-fixed only)
Chip area:            1300740  sites, bbox (375.56 375.56 1778.99 1777.77) um
Std cell area:        673169   sites, (non-fixed:673169 fixed:0)
                      47330    cells, (non-fixed:47330  fixed:0)
Macro cell area:      378060   sites
                      41       cells
Placement blockages:  558154   sites, (excluding fixed std cells)
                      559143   sites, (include fixed std cells & chimney area)
                      130587   sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       109 
Avg. std cell width:  20.88 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 380)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : ORCA
  Version: L-2016.03-SP1
  Date   : Sun May 14 03:44:40 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     complete    10000.00    10000.00    via additive      0.00
METAL5     complete    10000.00    10000.00    via additive      0.00
METAL6     none          ---         ---       via additive      ---
Legalizing 47330 illegal cells...
Starting legalizer.
Warning: The following cells were placed more than 5 rows (18.450 um)
        from legal locations:
  Cell: I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg_7__2_ (senrq1)
    Input Location: (1102.234 1259.340)
    Legal Location: (1077.485 1261.165)
    Displacement to legal location: 24.816 um (6.73 rows)
  Cell: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg_5_ (senrq1)
    Input Location: (1102.312 1367.577)
    Legal Location: (1127.095 1368.175)
    Displacement to legal location: 24.790 um (6.72 rows)
  Cell: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg_8_ (senrq1)
    Input Location: (1102.642 1197.075)
    Legal Location: (1127.095 1198.435)
    Displacement to legal location: 24.491 um (6.64 rows)
  Cell: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg_3_ (senrq1)
    Input Location: (1101.664 1330.175)
    Legal Location: (1077.485 1331.275)
    Displacement to legal location: 24.204 um (6.56 rows)
  Cell: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg_0_ (senrq2)
    Input Location: (1100.804 1300.635)
    Legal Location: (1077.075 1301.755)
    Displacement to legal location: 23.755 um (6.44 rows)
  Cell: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg_18_ (senrq1)
    Input Location: (1103.343 1165.584)
    Legal Location: (1127.095 1165.225)
    Displacement to legal location: 23.755 um (6.44 rows)
  Cell: I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/Stack_Mem_reg_6__3_ (senrq1)
    Input Location: (1100.871 1221.709)
    Legal Location: (1077.485 1220.575)
    Displacement to legal location: 23.413 um (6.35 rows)
  Cell: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg_3_ (senrq1)
    Input Location: (1103.991 1335.584)
    Legal Location: (1127.095 1334.965)
    Displacement to legal location: 23.112 um (6.26 rows)
  Cell: I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mega_shift_reg_3__2_ (sdcrq1)
    Input Location: (1104.328 1049.632)
    Legal Location: (1081.585 1050.835)
    Displacement to legal location: 22.775 um (6.17 rows)
  Cell: I_ORCA_TOP/I_BLENDER_2/result_reg_20_ (sdcrq1)
    Input Location: (1104.347 947.044)
    Legal Location: (1127.095 947.515)
    Displacement to legal location: 22.753 um (6.17 rows)
There were 122 more cells with legal displacements larger than 5 rows.
Warning: A 50 row (184.50 micron) radius region centered at 800.33,1659.69
        has a local density of 161.9% (PSYN-1017)
You can highlight the overcapacity region with the following gui command.
    gui_add_annotation -type rect {{616 1475} {984 1843}} -color orange -width 5
Writing GIF plot to file './legalizer_debug_plots/ORCA.001-0001-overcapacity_region.gif'.
Initial legalization:  100% (5 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.2 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.2 sec)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

Writing GIF plot to file './legalizer_debug_plots/ORCA.001-0002-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ORCA.001-0003-colored_displacements.gif'.
Legalization complete (24 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : ORCA
  Version: L-2016.03-SP1
  Date   : Sun May 14 03:45:04 2023
****************************************

avg cell displacement:    8.462 um ( 2.29 row height)
max cell displacement:  107.752 um (29.20 row height)
std deviation:           11.669 um ( 3.16 row height)
number of cell moved:     47330 cells (out of 47330 cells)

Largest displacement cells:
  Cell: I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/U122 (ad01d0)
    Input location: (793.403 1514.765)
    Legal location: (836.815 1416.145)
    Displacement: 107.752 um, e.g. 29.20 row height.
  Cell: I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/U134 (ad01d0)
    Input location: (795.005 1509.762)
    Legal location: (845.015 1416.145)
    Displacement: 106.137 um, e.g. 28.76 row height.
  Cell: I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/half_full_int_reg (sdcrq1)
    Input location: (780.434 1548.024)
    Legal location: (783.515 1441.975)
    Displacement: 106.094 um, e.g. 28.75 row height.
  Cell: I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/U133 (ad01d0)
    Input location: (795.005 1501.240)
    Legal location: (853.215 1416.145)
    Displacement: 103.100 um, e.g. 27.94 row height.
  Cell: I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/U140 (inv0d1)
    Input location: (775.844 1530.712)
    Legal location: (780.645 1430.905)
    Displacement: 99.922 um, e.g. 27.08 row height.
  Cell: I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/U10 (inv0d0)
    Input location: (778.757 1566.469)
    Legal location: (771.625 1467.805)
    Displacement: 98.921 um, e.g. 26.81 row height.
  Cell: I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/U553 (inv0d1)
    Input location: (776.819 1529.047)
    Legal location: (781.875 1430.905)
    Displacement: 98.272 um, e.g. 26.63 row height.
  Cell: I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/U2/U14 (xr02d1)
    Input location: (798.695 1564.694)
    Legal location: (798.275 1467.805)
    Displacement: 96.890 um, e.g. 26.26 row height.
  Cell: I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/U54 (nd12d0)
    Input location: (784.022 1567.251)
    Legal location: (772.035 1471.495)
    Displacement: 96.503 um, e.g. 26.15 row height.
  Cell: I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/U55 (nr03d0)
    Input location: (780.931 1567.226)
    Legal location: (768.755 1471.495)
    Displacement: 96.502 um, e.g. 26.15 row height.

Total 15990 cells has large displacement (e.g. > 11.070 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
icc_shell> route_zrt_global
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    6  Alloctr    7  Proc 1874 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used   53  Alloctr   53  Proc    0 
[End of Read DB] Total (MB): Used   59  Alloctr   61  Proc 1874 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,2154.56,2153.33)
Number of routing layers = 6
layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Build Tech Data] Total (MB): Used   74  Alloctr   75  Proc 1874 
Net statistics:
Total number of nets     = 55139
Number of nets to route  = 54710
Number of single or zero port nets = 353
76 nets are fully connected,
 of which 76 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:02 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build All Nets] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Build All Nets] Total (MB): Used   91  Alloctr   92  Proc 1874 
Average gCell capacity  0.94     on layer (1)    METAL
Average gCell capacity  3.10     on layer (2)    METAL2
Average gCell capacity  3.12     on layer (3)    METAL3
Average gCell capacity  2.45     on layer (4)    METAL4
Average gCell capacity  4.44     on layer (5)    METAL5
Average gCell capacity  3.78     on layer (6)    METAL6
Average number of tracks per gCell 8.99  on layer (1)    METAL
Average number of tracks per gCell 9.00  on layer (2)    METAL2
Average number of tracks per gCell 8.99  on layer (3)    METAL3
Average number of tracks per gCell 7.16  on layer (4)    METAL4
Average number of tracks per gCell 4.55  on layer (5)    METAL5
Average number of tracks per gCell 3.80  on layer (6)    METAL6
Number of gCells = 2046336
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:04 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    4  Proc    0 
[End of Build Congestion map] Total (MB): Used   93  Alloctr   97  Proc 1874 
Warning: Macro pin (pc3b05 PAD) does not have access edge. (ZRT-105)
Warning: Macro pin (pc3o05 PAD) does not have access edge. (ZRT-105)
Warning: Macro pin (pc3d01 PAD) does not have access edge. (ZRT-105)
Warning: Macro pin (pc3b03 PAD) does not have access edge. (ZRT-105)
Total stats:
[End of Build Data] Elapsed real time: 0:00:06 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Build Data] Stage (MB): Used   33  Alloctr   36  Proc    0 
[End of Build Data] Total (MB): Used   93  Alloctr   97  Proc 1874 
Warning: The global router sees the pin (I_ORCA_TOP/I_BLENDER_1/mult_171/U773 I) of net I_ORCA_TOP/I_BLENDER_1/mult_171/n862 as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees the pin (I_ORCA_TOP/I_BLENDER_1/mult_171/U650 ZN) of net I_ORCA_TOP/I_BLENDER_1/mult_171/n862 as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees the pin (I_ORCA_TOP/I_BLENDER_1/mult_171/U653 B2) of net I_ORCA_TOP/I_BLENDER_1/mult_171/n862 as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees net I_ORCA_TOP/I_BLENDER_1/mult_171/n862 having 3/4 blocked pins. (ZRT-127)
Warning: The global router sees the pin (I_ORCA_TOP/I_BLENDER_4/mult_170/U755 I) of net I_ORCA_TOP/I_BLENDER_4/mult_170/n874 as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees the pin (I_ORCA_TOP/I_BLENDER_4/mult_170/U675 A2) of net I_ORCA_TOP/I_BLENDER_4/mult_170/n874 as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees the pin (I_ORCA_TOP/I_BLENDER_4/mult_170/U671 ZN) of net I_ORCA_TOP/I_BLENDER_4/mult_170/n874 as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees net I_ORCA_TOP/I_BLENDER_4/mult_170/n874 having 3/4 blocked pins. (ZRT-127)
Warning: The global router sees the pin (I_ORCA_TOP/I_BLENDER_6/mult_170/U126 A1) of net I_ORCA_TOP/I_BLENDER_6/mult_170/n61 as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees the pin (I_ORCA_TOP/I_BLENDER_6/mult_170/U142 A1) of net I_ORCA_TOP/I_BLENDER_6/mult_170/n61 as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees the pin (I_ORCA_TOP/I_BLENDER_6/mult_170/U174 A1) of net I_ORCA_TOP/I_BLENDER_6/mult_170/n61 as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees net I_ORCA_TOP/I_BLENDER_6/mult_170/n61 having 3/17 blocked pins. (ZRT-127)
Warning: Total number of blocked standard cell pins according to global router modelling: 9. With blocked pins, global routing runtime can be higher. (ZRT-129)
Warning: If the placement is not legalized, the presence of blocked standard cell pins might be expected. If the placement is legalized, the number of blocked standard cell pins should be minimized by design entering routing to ensure routing quality. In addition, global routing reported blocked standard cell pins can be different from the set reported by check command because they use different mechanism. (ZRT-137)
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:05 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   93  Alloctr   97  Proc 1874 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
20% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
30% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:13
40% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:13
50% of nets complete Elapsed cpu time: 0:00:15 Elapsed real time: 0:00:15
60% of nets complete Elapsed cpu time: 0:00:18 Elapsed real time: 0:00:18
70% of nets complete Elapsed cpu time: 0:00:19 Elapsed real time: 0:00:19
80% of nets complete Elapsed cpu time: 0:00:29 Elapsed real time: 0:00:29
90% of nets complete Elapsed cpu time: 0:00:34 Elapsed real time: 0:00:34
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:52 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:52 total=0:00:52
[End of Initial Routing] Stage (MB): Used   33  Alloctr   32  Proc    0 
[End of Initial Routing] Total (MB): Used  126  Alloctr  129  Proc 1874 
Initial. Routing result:
Initial. Both Dirs: Overflow =  5634 Max = 10 GRCs =  4923 (0.72%)
Initial. H routing: Overflow =  2795 Max =  7 (GRCs =  1) GRCs =  2202 (0.65%)
Initial. V routing: Overflow =  2839 Max = 10 (GRCs =  1) GRCs =  2721 (0.80%)
Initial. METAL      Overflow =  1442 Max =  6 (GRCs =  1) GRCs =  1184 (0.35%)
Initial. METAL2     Overflow =  2516 Max = 10 (GRCs =  1) GRCs =  2351 (0.69%)
Initial. METAL3     Overflow =  1342 Max =  7 (GRCs =  1) GRCs =   993 (0.29%)
Initial. METAL4     Overflow =   322 Max =  4 (GRCs =  2) GRCs =   370 (0.11%)
Initial. METAL5     Overflow =    10 Max =  2 (GRCs =  1) GRCs =    25 (0.01%)
Initial. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    45 Max =  1 GRCs =   145 (0.17%)
Initial. H routing: Overflow =    11 Max =  1 (GRCs =  2) GRCs =    62 (0.14%)
Initial. V routing: Overflow =    33 Max =  1 (GRCs = 16) GRCs =    83 (0.19%)
Initial. METAL      Overflow =     0 Max =  0 (GRCs =  3) GRCs =     3 (0.01%)
Initial. METAL2     Overflow =     6 Max =  0 (GRCs = 28) GRCs =    28 (0.06%)
Initial. METAL3     Overflow =     6 Max =  1 (GRCs =  1) GRCs =    39 (0.09%)
Initial. METAL4     Overflow =    26 Max =  1 (GRCs = 16) GRCs =    55 (0.13%)
Initial. METAL5     Overflow =     4 Max =  1 (GRCs =  1) GRCs =    20 (0.05%)
Initial. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2399830.54
Initial. Layer METAL wire length = 36988.72
Initial. Layer METAL2 wire length = 839460.00
Initial. Layer METAL3 wire length = 984671.82
Initial. Layer METAL4 wire length = 361557.18
Initial. Layer METAL5 wire length = 113524.27
Initial. Layer METAL6 wire length = 63628.54
Initial. Total Number of Contacts = 354205
Initial. Via VIA12A count = 184854
Initial. Via VIA23 count = 151530
Initial. Via VIA34 count = 14521
Initial. Via VIA45 count = 2458
Initial. Via VIA56 count = 842
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:03 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  126  Alloctr  130  Proc 1874 
phase1. Routing result:
phase1. Both Dirs: Overflow =  2658 Max = 9 GRCs =  2248 (0.33%)
phase1. H routing: Overflow =  1446 Max = 6 (GRCs =  1) GRCs =  1272 (0.37%)
phase1. V routing: Overflow =  1211 Max = 9 (GRCs =  1) GRCs =   976 (0.29%)
phase1. METAL      Overflow =  1287 Max = 6 (GRCs =  1) GRCs =  1128 (0.33%)
phase1. METAL2     Overflow =  1132 Max = 9 (GRCs =  1) GRCs =   873 (0.26%)
phase1. METAL3     Overflow =   158 Max = 4 (GRCs =  2) GRCs =   139 (0.04%)
phase1. METAL4     Overflow =    78 Max = 3 (GRCs =  1) GRCs =   103 (0.03%)
phase1. METAL5     Overflow =     1 Max = 1 (GRCs =  1) GRCs =     5 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     8 Max =  1 GRCs =    43 (0.05%)
phase1. H routing: Overflow =     1 Max =  0 (GRCs = 15) GRCs =    15 (0.03%)
phase1. V routing: Overflow =     6 Max =  1 (GRCs =  2) GRCs =    28 (0.06%)
phase1. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =     0 Max =  0 (GRCs =  2) GRCs =     2 (0.00%)
phase1. METAL3     Overflow =     0 Max =  0 (GRCs = 11) GRCs =    11 (0.03%)
phase1. METAL4     Overflow =     6 Max =  1 (GRCs =  2) GRCs =    26 (0.06%)
phase1. METAL5     Overflow =     0 Max =  0 (GRCs =  4) GRCs =     4 (0.01%)
phase1. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2411725.89
phase1. Layer METAL wire length = 37859.49
phase1. Layer METAL2 wire length = 811403.60
phase1. Layer METAL3 wire length = 964421.64
phase1. Layer METAL4 wire length = 381852.19
phase1. Layer METAL5 wire length = 138272.94
phase1. Layer METAL6 wire length = 77916.03
phase1. Total Number of Contacts = 358514
phase1. Via VIA12A count = 184803
phase1. Via VIA23 count = 152039
phase1. Via VIA34 count = 16945
phase1. Via VIA45 count = 3499
phase1. Via VIA56 count = 1228
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:03 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  126  Alloctr  129  Proc 1874 
phase2. Routing result:
phase2. Both Dirs: Overflow =  2337 Max = 8 GRCs =  1866 (0.27%)
phase2. H routing: Overflow =  1404 Max = 6 (GRCs =  1) GRCs =  1227 (0.36%)
phase2. V routing: Overflow =   932 Max = 8 (GRCs =  1) GRCs =   639 (0.19%)
phase2. METAL      Overflow =  1230 Max = 6 (GRCs =  1) GRCs =  1105 (0.32%)
phase2. METAL2     Overflow =   900 Max = 8 (GRCs =  1) GRCs =   602 (0.18%)
phase2. METAL3     Overflow =   174 Max = 4 (GRCs =  3) GRCs =   122 (0.04%)
phase2. METAL4     Overflow =    32 Max = 2 (GRCs =  1) GRCs =    37 (0.01%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     1 Max =  1 GRCs =     1 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL4     Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2415992.46
phase2. Layer METAL wire length = 38543.94
phase2. Layer METAL2 wire length = 812336.08
phase2. Layer METAL3 wire length = 965308.01
phase2. Layer METAL4 wire length = 381177.96
phase2. Layer METAL5 wire length = 138563.60
phase2. Layer METAL6 wire length = 80062.87
phase2. Total Number of Contacts = 359091
phase2. Via VIA12A count = 184834
phase2. Via VIA23 count = 152075
phase2. Via VIA34 count = 17187
phase2. Via VIA45 count = 3681
phase2. Via VIA56 count = 1314
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
90% of nets complete Elapsed cpu time: 0:00:03 Elapsed real time: 0:00:03
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:04 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  126  Alloctr  129  Proc 1874 
phase3. Routing result:
phase3. Both Dirs: Overflow =  2280 Max = 8 GRCs =  1793 (0.26%)
phase3. H routing: Overflow =  1308 Max = 6 (GRCs =  1) GRCs =  1173 (0.34%)
phase3. V routing: Overflow =   972 Max = 8 (GRCs =  5) GRCs =   620 (0.18%)
phase3. METAL      Overflow =  1218 Max = 6 (GRCs =  1) GRCs =  1105 (0.32%)
phase3. METAL2     Overflow =   946 Max = 8 (GRCs =  5) GRCs =   593 (0.17%)
phase3. METAL3     Overflow =    90 Max = 4 (GRCs =  1) GRCs =    68 (0.02%)
phase3. METAL4     Overflow =    25 Max = 1 (GRCs = 24) GRCs =    27 (0.01%)
phase3. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     1 Max =  1 GRCs =     1 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL4     Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 2419137.48
phase3. Layer METAL wire length = 39084.75
phase3. Layer METAL2 wire length = 817197.54
phase3. Layer METAL3 wire length = 963514.86
phase3. Layer METAL4 wire length = 378161.91
phase3. Layer METAL5 wire length = 140367.78
phase3. Layer METAL6 wire length = 80810.63
phase3. Total Number of Contacts = 359268
phase3. Via VIA12A count = 184838
phase3. Via VIA23 count = 152124
phase3. Via VIA34 count = 17155
phase3. Via VIA45 count = 3749
phase3. Via VIA56 count = 1402
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:01:16 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:16 total=0:01:16
[End of Whole Chip Routing] Stage (MB): Used   66  Alloctr   68  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  126  Alloctr  129  Proc 1874 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 14.40 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization = 13.24 %
Peak    horizontal track utilization = 166.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -12  Alloctr  -14  Proc    0 
[GR: Done] Total (MB): Used  122  Alloctr  125  Proc 1874 
GR Total stats:
[GR: Done] Elapsed real time: 0:01:18 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:18 total=0:01:18
[GR: Done] Stage (MB): Used  116  Alloctr  118  Proc    0 
[GR: Done] Total (MB): Used  122  Alloctr  125  Proc 1874 
Updating the database ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:01:21 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:20 total=0:01:21
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    6  Alloctr    7  Proc 1874 
Information: RC extraction has been freed. (PSYN-503)
1
icc_shell> report_timing
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/sc. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/io. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/special. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram4x32. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram8x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram32x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram16x128. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Information: Loading local_link_library attribute {sc_max.db}. (MWDC-290)

  Linking design 'ORCA'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (191 designs)             orca_setup.CEL, etc
  cb13fs120_tsmc_max (library)
                              /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db
  cb13io320_tsmc_max (library)
                              /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/io_max.db
  cb13special_max (library)   /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/special_max.db
  ram16x128_max (library)     /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db
  ram4x32_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram4x32_max.db
  ram8x64_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db
  ram32x64_max (library)      /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram32x64_max.db

# GUI Debug: Building dc from empty. -- Time: 5sec 740ms
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

  Loading design 'ORCA'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
54710/54782 nets are routed
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is global route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Memory usage for extraction task 269 Mbytes -- main task 803 Mbytes.
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Warning: Clock network timing may not be up-to-date since only 57.142857 percentage of clock nets are routed. (TIM-233)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ORCA
Version: L-2016.03-SP1
Date   : Sun May 14 03:51:13 2023
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: cb13fs120_tsmc_max   Library: cb13fs120_tsmc_max

Information: Percent of Arnoldi-based delays =  0.00%

  Startpoint: sd_DQ[0] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_
            (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: INPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             3.75       3.75
  clock network delay (ideal)                             0.00       3.75
  input external delay                                    0.80       4.55 r
  sd_DQ[0] (inout)                                        0.00       4.55 r
  sdram_DQ_iopad_0/PAD (pc3b05)                           0.00       4.55 r
  sdram_DQ_iopad_0/CIN (pc3b05)                           0.93       5.48 r
  I_ORCA_TOP/sd_DQ_in[0] (ORCA_TOP)                       0.00       5.48 r
  I_ORCA_TOP/I_SDRAM_TOP/sd_DQ_in[0] (SDRAM_TOP)          0.00       5.48 r
  I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_in[0] (SDRAM_IF)
                                                          0.00       5.48 r
  I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/D (sdnrq1)
                                                          0.00 *     5.48 r
  data arrival time                                                  5.48

  clock SDRAM_CLK (rise edge)                             7.50       7.50
  clock network delay (ideal)                             0.00       7.50
  clock uncertainty                                      -0.10       7.40
  I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/CP (sdnrq1)
                                                          0.00       7.40 r
  library setup time                                     -0.22       7.18
  data required time                                                 7.18
  --------------------------------------------------------------------------
  data required time                                                 7.18
  data arrival time                                                 -5.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.69


  Startpoint: I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_1_
              (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ[1] (output port clocked by SD_DDR_CLK)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             3.75       3.75
  clock network delay (ideal)                             0.00       3.75
  I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_1_/CPN (sdnfb1)
                                                          0.00 #     3.75 f
  I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_1_/Q (sdnfb1)
                                                          0.37       4.12 r
  I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_IF/sd_mux_dq_out_1/Z (mx02d4)
                                                          0.20 *     4.33 r
  I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] (SDRAM_IF)
                                                          0.00       4.33 r
  I_ORCA_TOP/I_SDRAM_TOP/sd_DQ_out[1] (SDRAM_TOP)         0.00       4.33 r
  I_ORCA_TOP/sd_DQ_out[1] (ORCA_TOP)                      0.00       4.33 r
  sdram_DQ_iopad_1/PAD (pc3b05)                           1.65 *     5.97 r
  sd_DQ[1] (inout)                                        0.00       5.97 r
  data arrival time                                                  5.97

  clock SD_DDR_CLK (rise edge)                            7.50       7.50
  clock network delay (ideal)                             2.00       9.50
  output external delay                                  -0.75       8.75
  data required time                                                 8.75
  --------------------------------------------------------------------------
  data required time                                                 8.75
  data arrival time                                                 -5.97
  --------------------------------------------------------------------------
  slack (MET)                                                        2.78


  Startpoint: I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mega_shift_reg_28__8_
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mega_shift_reg_27__14_
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mega_shift_reg_28__8_/CP (sdcrq1)
                                                          0.00       0.00 r
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mega_shift_reg_28__8_/Q (sdcrq1)
                                                          0.34       0.34 r
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/a[0] (PCI_CORE_DW_mult_uns_2)
                                                          0.00       0.34 r
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/U142/ZN (inv0d1)
                                                          0.16 *     0.49 f
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/U21/ZN (nr02d0)
                                                          0.15 *     0.64 r
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/U85/S (ad01d0)
                                                          0.40 *     1.04 f
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/U86/S (ad01d0)
                                                          0.39 *     1.44 f
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/U126/CO (ad01d0)
                                                          0.28 *     1.72 f
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/U127/CO (ad01d0)
                                                          0.26 *     1.98 f
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/U128/CO (ad01d0)
                                                          0.26 *     2.25 f
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/U129/CO (ad01d0)
                                                          0.26 *     2.51 f
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/U130/CO (ad01d0)
                                                          0.26 *     2.77 f
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/U131/CO (ad01d0)
                                                          0.26 *     3.03 f
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/U132/CO (ad01d0)
                                                          0.26 *     3.30 f
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/U133/CO (ad01d0)
                                                          0.26 *     3.56 f
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/U134/CO (ad01d0)
                                                          0.26 *     3.82 f
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/U135/CO (ad01d0)
                                                          0.26 *     4.08 f
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/U136/S (ad01d0)
                                                          0.33 *     4.41 r
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mult_43_L43980_C240_I28/product[14] (PCI_CORE_DW_mult_uns_2)
                                                          0.00       4.41 r
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mega_shift_reg_27__14_/D (sdcrq1)
                                                          0.00 *     4.42 r
  data arrival time                                                  4.42

  clock PCI_CLK (rise edge)                              15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.30      14.70
  I_ORCA_TOP/I_PCI_TOP/I_PCI_CORE/mega_shift_reg_27__14_/CP (sdcrq1)
                                                          0.00      14.70 r
  library setup time                                     -0.22      14.48
  data required time                                                14.48
  --------------------------------------------------------------------------
  data required time                                                14.48
  data arrival time                                                 -4.42
  --------------------------------------------------------------------------
  slack (MET)                                                       10.07


  Startpoint: I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_60__1_
            (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM/CE2 (ram32x64)
                                                          0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/SD_FIFO_RAM/O2[17] (ram32x64)
                                                          1.84       1.84 f
  I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_WRITE_FIFO/data_out_fifo[17] (SDRAM_FIFO_1)
                                                          0.00       1.84 f
  I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_IF/sd_wfifo_DQ_in[17] (SDRAM_IF)
                                                          0.00       1.84 f
  I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_60__1_/D (sdcfq1)
                                                          0.00 *     1.84 f
  data arrival time                                                  1.84

  clock SDRAM_CLK (fall edge)                             3.75       3.75
  clock network delay (ideal)                             0.00       3.75
  clock uncertainty                                      -0.10       3.65
  I_ORCA_TOP/I_SDRAM_TOP/I_SDRAM_IF/mega_shift_1_reg_60__1_/CPN (sdcfq1)
                                                          0.00       3.65 f
  library setup time                                     -0.23       3.42
  data required time                                                 3.42
  --------------------------------------------------------------------------
  data required time                                                 3.42
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (MET)                                                        1.59


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg_1_
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Zro_Flag_reg
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg_1_/CP (senrq1)
                                                          0.00       0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg_1_/Q (senrq1)
                                                          0.29       0.29 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A[1] (DATA_PATH)
                                                          0.00       0.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_A[1] (ALU)           0.00       0.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U57/Z (bufbd2)             0.10 *     0.40 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U32/Z (bufbd4)             0.13 *     0.52 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_77/A[1] (ALU_DW01_add_2)
                                                          0.00       0.52 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_77/U99/ZN (nd02d0)     0.08 *     0.61 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_77/U10/ZN (oai21d1)
                                                          0.25 *     0.85 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_77/U118/ZN (aoi21d1)
                                                          0.22 *     1.07 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_77/U58/ZN (oai21d1)
                                                          0.22 *     1.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_77/U129/Z (aor21d1)
                                                          0.18 *     1.46 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_77/U101/CO (ad01d1)
                                                          0.24 *     1.70 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_77/U130/CO (ad01d0)
                                                          0.25 *     1.95 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_77/U100/CO (ad01d1)
                                                          0.25 *     2.21 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_77/U133/S (ad01d0)     0.33 *     2.53 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_77/SUM[14] (ALU_DW01_add_2)
                                                          0.00       2.53 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U159/Z (an12d1)            0.11 *     2.65 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U367/ZN (nr04d0)           0.08 *     2.73 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U175/Z (an03d1)            0.17 *     2.90 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U412/Z (an04d1)            0.16 *     3.06 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U61/ZN (nd03d0)            0.09 *     3.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U52/ZN (nd12d0)            0.08 *     3.22 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Zro_Flag_reg/D (secrq4)
                                                          0.00 *     3.22 r
  data arrival time                                                  3.22

  clock SYS_2x_CLK (rise edge)                            4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.20       3.80
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Zro_Flag_reg/CP (secrq4)
                                                          0.00       3.80 r
  library setup time                                     -0.38       3.42
  data required time                                                 3.42
  --------------------------------------------------------------------------
  data required time                                                 3.42
  data arrival time                                                 -3.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: I_ORCA_TOP/I_BLENDER_5/s3_op2_reg_16_
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER_5/s4_op2_reg_30_
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER_5/s3_op2_reg_16_/CP (sdnrq1)       0.00 #     0.00 r
  I_ORCA_TOP/I_BLENDER_5/s3_op2_reg_16_/Q (sdnrq1)        0.40       0.40 f
  I_ORCA_TOP/I_BLENDER_5/add_171/A[0] (BLENDER_3_DW01_add_1)
                                                          0.00       0.40 f
  I_ORCA_TOP/I_BLENDER_5/add_171/U1/ZN (nd02d1)           0.13 *     0.53 r
  I_ORCA_TOP/I_BLENDER_5/add_171/U10/ZN (oai21d1)         0.26 *     0.79 f
  I_ORCA_TOP/I_BLENDER_5/add_171/U110/ZN (aoi21d1)        0.22 *     1.01 r
  I_ORCA_TOP/I_BLENDER_5/add_171/U58/ZN (oai21d1)         0.22 *     1.23 f
  I_ORCA_TOP/I_BLENDER_5/add_171/U101/Z (aor21d1)         0.18 *     1.41 f
  I_ORCA_TOP/I_BLENDER_5/add_171/U86/CO (ad01d0)          0.25 *     1.66 f
  I_ORCA_TOP/I_BLENDER_5/add_171/U102/CO (ad01d0)         0.26 *     1.92 f
  I_ORCA_TOP/I_BLENDER_5/add_171/U103/CO (ad01d0)         0.26 *     2.18 f
  I_ORCA_TOP/I_BLENDER_5/add_171/U104/CO (ad01d0)         0.26 *     2.45 f
  I_ORCA_TOP/I_BLENDER_5/add_171/U100/CO (ad01d0)         0.23 *     2.68 f
  I_ORCA_TOP/I_BLENDER_5/add_171/U105/Z (xr02d1)          0.22 *     2.90 r
  I_ORCA_TOP/I_BLENDER_5/add_171/SUM[15] (BLENDER_3_DW01_add_1)
                                                          0.00       2.90 r
  I_ORCA_TOP/I_BLENDER_5/mult_171/a[15] (BLENDER_3_DW_mult_uns_3)
                                                          0.00       2.90 r
  I_ORCA_TOP/I_BLENDER_5/mult_171/U1018/ZN (inv0d1)       0.22 *     3.12 f
  I_ORCA_TOP/I_BLENDER_5/mult_171/U275/ZN (nr02d0)        0.14 *     3.26 r
  I_ORCA_TOP/I_BLENDER_5/mult_171/U727/CO (ad01d0)        0.26 *     3.52 r
  I_ORCA_TOP/I_BLENDER_5/mult_171/U917/S (ad01d0)         0.36 *     3.89 f
  I_ORCA_TOP/I_BLENDER_5/mult_171/U936/CO (ad01d0)        0.26 *     4.15 f
  I_ORCA_TOP/I_BLENDER_5/mult_171/U824/S (ad01d0)         0.37 *     4.52 f
  I_ORCA_TOP/I_BLENDER_5/mult_171/U810/S (ad01d0)         0.36 *     4.88 f
  I_ORCA_TOP/I_BLENDER_5/mult_171/U642/ZN (nr02d0)        0.12 *     4.99 r
  I_ORCA_TOP/I_BLENDER_5/mult_171/U645/ZN (oai21d1)       0.24 *     5.23 f
  I_ORCA_TOP/I_BLENDER_5/mult_171/U756/ZN (aoi21d1)       0.20 *     5.43 r
  I_ORCA_TOP/I_BLENDER_5/mult_171/U663/ZN (oai21d1)       0.23 *     5.66 f
  I_ORCA_TOP/I_BLENDER_5/mult_171/U838/Z (aor21d1)        0.18 *     5.84 f
  I_ORCA_TOP/I_BLENDER_5/mult_171/U728/CO (ad01d0)        0.25 *     6.09 f
  I_ORCA_TOP/I_BLENDER_5/mult_171/U953/CO (ad01d0)        0.26 *     6.35 f
  I_ORCA_TOP/I_BLENDER_5/mult_171/U1027/S (ad01d0)        0.32 *     6.67 r
  I_ORCA_TOP/I_BLENDER_5/mult_171/product[30] (BLENDER_3_DW_mult_uns_3)
                                                          0.00       6.67 r
  I_ORCA_TOP/I_BLENDER_5/U1557/ZN (nd12d0)                0.07 *     6.74 f
  I_ORCA_TOP/I_BLENDER_5/U2459/ZN (nd03d0)                0.10 *     6.84 r
  I_ORCA_TOP/I_BLENDER_5/s4_op2_reg_30_/D (sdnrq1)        0.00 *     6.84 r
  data arrival time                                                  6.84

  clock SYS_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.20       7.80
  I_ORCA_TOP/I_BLENDER_5/s4_op2_reg_30_/CP (sdnrq1)       0.00       7.80 r
  library setup time                                     -0.22       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -6.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: I_CLOCK_GEN/I_PCI_CLKMUX/SLOW_EN_reg
              (falling edge-triggered flip-flop clocked by pclk)
  Endpoint: I_CLOCK_GEN/I_PCI_CLKMUX/LOCKUP
            (positive level-sensitive latch clocked by pclk)
  Path Group: pclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock pclk (fall edge)                                  7.50       7.50
  clock network delay (ideal)                             0.00       7.50
  I_CLOCK_GEN/I_PCI_CLKMUX/SLOW_EN_reg/CPN (sdnfb1)       0.00       7.50 f
  I_CLOCK_GEN/I_PCI_CLKMUX/SLOW_EN_reg/Q (sdnfb1)         0.34       7.84 r
  I_CLOCK_GEN/I_PCI_CLKMUX/LOCKUP/D (lanhq1)              0.00 *     7.84 r
  data arrival time                                                  7.84

  clock pclk (rise edge)                                 15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  I_CLOCK_GEN/I_PCI_CLKMUX/LOCKUP/E (lanhq1)              0.00      15.00 r
  time borrowed from endpoint                             0.00      15.00
  data required time                                                15.00
  --------------------------------------------------------------------------
  data required time                                                15.00
  data arrival time                                                 -7.84
  --------------------------------------------------------------------------
  slack (MET)                                                        7.16

  Time Borrowing Information
  --------------------------------------------------------------
  pclk nominal pulse width                                7.50   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         7.39   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: I_CLOCK_GEN/I_SDR_CLKMUX/FAST_EN_reg/CPN
              (internal path startpoint clocked by SDRAM_CLK)
  Endpoint: I_CLOCK_GEN/I_SDR_CLKMUX/SLOW_EN_reg
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             3.75       3.75
  clock network delay (ideal)                             0.00       3.75
  input external delay                                    0.00       3.75 f
  I_CLOCK_GEN/I_SDR_CLKMUX/FAST_EN_reg/CPN (sdnfb1)       0.00       3.75 f
  I_CLOCK_GEN/I_SDR_CLKMUX/FAST_EN_reg/Q (sdnfb1)         0.37       4.12 r
  I_CLOCK_GEN/I_SDR_CLKMUX/U8/ZN (nr02d0)                 0.10 *     4.22 f
  I_CLOCK_GEN/I_SDR_CLKMUX/SLOW_EN_reg/D (sdnfb1)         0.00 *     4.22 f
  data arrival time                                                  4.22

  clock sdr_clk (fall edge)                              11.25      11.25
  clock network delay (ideal)                             0.00      11.25
  I_CLOCK_GEN/I_SDR_CLKMUX/SLOW_EN_reg/CPN (sdnfb1)       0.00      11.25 f
  library setup time                                     -0.24      11.01
  data required time                                                11.01
  --------------------------------------------------------------------------
  data required time                                                11.01
  data arrival time                                                 -4.22
  --------------------------------------------------------------------------
  slack (MET)                                                        6.79


1
icc_shell> optimize_fp_timing -fix_design_rule
Removing global routes...

Deleting previous global routing.
Finished removing global routes

  Loading design 'ORCA'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer METAL : 2e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL : 0.00068 0.00037 (RCEX-011)
Information: Library Derived Cap for layer METAL2 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL2 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL3 : 2.5e-07 2.5e-07 (RCEX-011)
Information: Library Derived Res for layer METAL3 : 0.0004 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL4 : 2.1e-07 2e-07 (RCEX-011)
Information: Library Derived Res for layer METAL4 : 0.00041 0.00022 (RCEX-011)
Information: Library Derived Cap for layer METAL5 : 2.1e-07 2.1e-07 (RCEX-011)
Information: Library Derived Res for layer METAL5 : 0.0002 0.00011 (RCEX-011)
Information: Library Derived Cap for layer METAL6 : 2.7e-07 2.6e-07 (RCEX-011)
Information: Library Derived Res for layer METAL6 : 6.1e-05 3.4e-05 (RCEX-011)
Information: Library Derived Horizontal Cap : 2.2e-07 2.2e-07 (RCEX-011)
Information: Library Derived Horizontal Res : 0.00043 0.00023 (RCEX-011)
Information: Library Derived Vertical Cap : 2.4e-07 2.4e-07 (RCEX-011)
Information: Library Derived Vertical Res : 0.00029 0.00015 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 0.00061 0.00019 (RCEX-011)

                  High fanout optimization starts
================================================================


Information: Identified 41 drivers for buffer tree removal. (HFS-800)
Information: Automatic high-fanout synthesis in progress for high fanout nets. (PSYN-869)
Information: Identified 47 drivers for buffer tree insertion. (HFS-801)
Information: Automatic high-fanout synthesis deletes 300 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 102 new cells. (PSYN-864)


                  High fanout optimization completes
================================================================


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 1018602.3
  Total fixed cell area: 2050806.6
  Total physical cell area: 3069408.9
  Core area: (375565 375565 1778995 1777765)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------


                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:19  548613.3      0.00       0.0       0.0                          
    0:00:19  548613.3      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 380 horizontal rows
    4844 pre-routes for placement blockage/checking
    6875 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 937 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : ORCA
  Version: L-2016.03-SP1
  Date   : Sun May 14 03:54:00 2023
****************************************
Std cell utilization: 90.67%  (673278/(1300740-558154))
(Non-fixed + Fixed)
Std cell utilization: 90.79%  (673278/(1300740-559143))
(Non-fixed only)
Chip area:            1300740  sites, bbox (375.56 375.56 1778.99 1777.77) um
Std cell area:        673278   sites, (non-fixed:673278 fixed:0)
                      47130    cells, (non-fixed:47130  fixed:0)
Macro cell area:      378060   sites
                      41       cells
Placement blockages:  558154   sites, (excluding fixed std cells)
                      559143   sites, (include fixed std cells & chimney area)
                      130587   sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       90 
Avg. std cell width:  5.41 um 
Site array:           unit     (width: 0.41 um, height: 3.69 um, rows: 380)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : ORCA
  Version: L-2016.03-SP1
  Date   : Sun May 14 03:54:00 2023
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL      none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     complete    0.00        0.00        via additive      ---
METAL5     complete    0.00        0.00        via additive      ---
METAL6     none          ---         ---       via additive      ---
Legalizing 224 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.5 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.5 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.4 sec)

Warning: Found cells with large displacements during legalization. If the
    cells with large displacements are timing critical these displacements
    may cause problems. Please see the following plots for details.

    The 'max_displacements' plot shows the design with blockages in green
    and the legalized cells with the largest displacements drawn
    with red displacement vectors.

    The 'colored_displacements' plot shows the design with blockages in green
    and with placed cells colored according to their displacements.
    The mapping of colors to displacements can be seen in the
    legend in the lower right.

Writing GIF plot to file './legalizer_debug_plots/ORCA.001-0001-max_displacements.gif'.
Writing GIF plot to file './legalizer_debug_plots/ORCA.001-0002-colored_displacements.gif'.
Legalization complete (5 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : ORCA
  Version: L-2016.03-SP1
  Date   : Sun May 14 03:54:05 2023
****************************************

avg cell displacement:    1.296 um ( 0.35 row height)
max cell displacement:   71.845 um (19.47 row height)
std deviation:            1.554 um ( 0.42 row height)
number of cell moved:      3641 cells (out of 47130 cells)

Largest displacement cells:
  Cell: I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U46 (inv0d0)
    Input location: (742.515 1596.955)
    Legal location: (670.765 1593.265)
    Displacement: 71.845 um, e.g. 19.47 row height.
  Cell: I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/U46 (inv0d1)
    Input location: (1091.425 1235.335)
    Legal location: (1127.095 1235.335)
    Displacement: 35.670 um, e.g. 9.67 row height.
  Cell: I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/U22 (inv0d1)
    Input location: (1093.065 1231.645)
    Legal location: (1127.095 1227.955)
    Displacement: 34.229 um, e.g. 9.28 row height.
  Cell: I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_89/U127 (inv0d1)
    Input location: (1093.065 1253.785)
    Legal location: (1127.095 1250.095)
    Displacement: 34.229 um, e.g. 9.28 row height.
  Cell: I_ORCA_TOP/I_BLENDER_1/mult_171/U1025 (inv0d1)
    Input location: (1049.195 1205.815)
    Legal location: (1026.235 1202.125)
    Displacement: 23.255 um, e.g. 6.30 row height.
  Cell: I_ORCA_TOP/I_BLENDER_2/add_157/U63 (inv0d1)
    Input location: (1020.085 825.745)
    Legal location: (1013.935 807.295)
    Displacement: 19.448 um, e.g. 5.27 row height.
  Cell: I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U13 (nr02d0)
    Input location: (753.585 1589.575)
    Legal location: (750.305 1571.125)
    Displacement: 18.739 um, e.g. 5.08 row height.
  Cell: I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U3/U30 (inv0d0)
    Input location: (786.385 1589.575)
    Legal location: (789.255 1571.125)
    Displacement: 18.672 um, e.g. 5.06 row height.
  Cell: I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U1/U3/U25 (inv0d0)
    Input location: (772.445 1589.575)
    Legal location: (775.315 1571.125)
    Displacement: 18.672 um, e.g. 5.06 row height.
  Cell: I_ORCA_TOP/I_PCI_TOP/I_PCI_WRITE_FIFO/PCI_FIFO_CTL/U2/U3/U19 (inv0d0)
    Input location: (758.095 1548.985)
    Legal location: (759.325 1530.535)
    Displacement: 18.491 um, e.g. 5.01 row height.

Total 36 cells has large displacement (e.g. > 11.070 um or 3 row height)


  Placement Optimization Complete
  -------------------------------

--------------------------------------------------
QoR Report for physical synthesis (Final Placement)
--------------------------------------------------
CPU: 1798, MEM: 842502144


  Timing Path Group 'INPUTS'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          0.93
  Critical Path Slack:           1.69
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'OUTPUTS'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          2.22
  Critical Path Slack:           2.78
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'PCI_CLK'
  -----------------------------------
  Levels of Logic:              15.00
  Critical Path Length:          4.41
  Critical Path Slack:          10.07
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SDRAM_CLK'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          1.84
  Critical Path Slack:           1.59
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_2x_CLK'
  -----------------------------------
  Levels of Logic:              17.00
  Critical Path Length:          3.22
  Critical Path Slack:           0.20
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_CLK'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          6.84
  Critical Path Slack:           0.74
  Critical Path Clk Period:      8.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'pclk'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.34
  Critical Path Slack:           7.16
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'sdr_clk'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          0.47
  Critical Path Slack:           6.79
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        190
  Hierarchical Port Count:      11329
  Leaf Cell Count:              47243
  Buf/Inv Cell Count:            4389
  Buf Cell Count:                 808
  Inv Cell Count:                3585
  CT Buf/Inv Cell Count:            4
  Combinational Cell Count:     36142
  Sequential Cell Count:        11101
  Macro Count:                     41
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       178348.67
  Noncombinational Area:    236603.63
  Buf/Inv Area:              99768.67
  Total Buffer Area:          1012.50
  Total Inverter Area:        2845.00
  Macro/Black Box Area:     133661.04
  Net Area:                  86564.50
  Net XLength        :     1009035.38
  Net YLength        :     1096236.38
  -----------------------------------
  Cell Area:                548613.35
  Design Area:              635177.85
  Net Length        :      2105271.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         54646
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: crazy_one

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                2.19
  -----------------------------------------
  Overall Compile Time:                2.42
  Overall Compile Wall Clock Time:     2.45



Information: Updating database...
1
icc_shell> 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    This is considered as a 6-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 380 horizontal rows
    4844 pre-routes for placement blockage/checking
    6875 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 937 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Running global router for congestion map ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    6  Alloctr    7  Proc 1891 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = METAL
Cell Max-Routing-Layer = METAL6
Via on layer (CONT) needs more than one tracks
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used   53  Alloctr   53  Proc    0 
[End of Read DB] Total (MB): Used   59  Alloctr   61  Proc 1891 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,2154.56,2153.33)
Number of routing layers = 6
layer METAL, dir Hor, min width = 0.16, min space = 0.18 pitch = 0.41
layer METAL2, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL3, dir Hor, min width = 0.20, min space = 0.21 pitch = 0.41
layer METAL4, dir Ver, min width = 0.20, min space = 0.21 pitch = 0.51
layer METAL5, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.81
layer METAL6, dir Ver, min width = 0.44, min space = 0.46 pitch = 0.97
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Build Tech Data] Total (MB): Used   74  Alloctr   75  Proc 1891 
Net statistics:
Total number of nets     = 54939
Number of nets to route  = 54510
Number of single or zero port nets = 353
76 nets are fully connected,
 of which 76 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:01 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Build All Nets] Total (MB): Used   91  Alloctr   92  Proc 1891 
Average gCell capacity  0.92     on layer (1)    METAL
Average gCell capacity  3.10     on layer (2)    METAL2
Average gCell capacity  3.12     on layer (3)    METAL3
Average gCell capacity  2.45     on layer (4)    METAL4
Average gCell capacity  4.44     on layer (5)    METAL5
Average gCell capacity  3.78     on layer (6)    METAL6
Average number of tracks per gCell 8.99  on layer (1)    METAL
Average number of tracks per gCell 9.00  on layer (2)    METAL2
Average number of tracks per gCell 8.99  on layer (3)    METAL3
Average number of tracks per gCell 7.16  on layer (4)    METAL4
Average number of tracks per gCell 4.55  on layer (5)    METAL5
Average number of tracks per gCell 3.80  on layer (6)    METAL6
Number of gCells = 2046336
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:03 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    4  Proc    0 
[End of Build Congestion map] Total (MB): Used   93  Alloctr   97  Proc 1891 
Warning: Macro pin (pc3d01 PAD) does not have access edge. (ZRT-105)
Warning: Macro pin (pc3b05 PAD) does not have access edge. (ZRT-105)
Warning: Macro pin (pc3o05 PAD) does not have access edge. (ZRT-105)
Warning: Macro pin (pc3b03 PAD) does not have access edge. (ZRT-105)
Total stats:
[End of Build Data] Elapsed real time: 0:00:04 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Build Data] Stage (MB): Used   33  Alloctr   36  Proc    0 
[End of Build Data] Total (MB): Used   93  Alloctr   97  Proc 1891 
Warning: The global router sees the pin (I_ORCA_TOP/I_BLENDER_6/mult_170/U126 A1) of net I_ORCA_TOP/I_BLENDER_6/mult_170/n61 as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees the pin (I_ORCA_TOP/I_BLENDER_6/mult_170/U142 A1) of net I_ORCA_TOP/I_BLENDER_6/mult_170/n61 as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees the pin (I_ORCA_TOP/I_BLENDER_6/mult_170/U174 A1) of net I_ORCA_TOP/I_BLENDER_6/mult_170/n61 as blocked and might route the net through the blockages. (ZRT-110)
Warning: The global router sees net I_ORCA_TOP/I_BLENDER_6/mult_170/n61 having 3/17 blocked pins. (ZRT-127)
Warning: Total number of blocked standard cell pins according to global router modelling: 3. With blocked pins, global routing runtime can be higher. (ZRT-129)
Warning: If the placement is not legalized, the presence of blocked standard cell pins might be expected. If the placement is legalized, the number of blocked standard cell pins should be minimized by design entering routing to ensure routing quality. In addition, global routing reported blocked standard cell pins can be different from the set reported by check command because they use different mechanism. (ZRT-137)
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:05 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   93  Alloctr   97  Proc 1891 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
20% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
30% of nets complete Elapsed cpu time: 0:00:13 Elapsed real time: 0:00:13
40% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:14
50% of nets complete Elapsed cpu time: 0:00:16 Elapsed real time: 0:00:16
60% of nets complete Elapsed cpu time: 0:00:18 Elapsed real time: 0:00:18
70% of nets complete Elapsed cpu time: 0:00:20 Elapsed real time: 0:00:20
80% of nets complete Elapsed cpu time: 0:00:27 Elapsed real time: 0:00:27
90% of nets complete Elapsed cpu time: 0:00:37 Elapsed real time: 0:00:37
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:54 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:54 total=0:00:54
[End of Initial Routing] Stage (MB): Used   33  Alloctr   32  Proc    0 
[End of Initial Routing] Total (MB): Used  126  Alloctr  129  Proc 1891 
Initial. Routing result:
Initial. Both Dirs: Overflow =  5439 Max = 9 GRCs =  4791 (0.70%)
Initial. H routing: Overflow =  2700 Max = 6 (GRCs =  6) GRCs =  2128 (0.62%)
Initial. V routing: Overflow =  2738 Max = 9 (GRCs =  2) GRCs =  2663 (0.78%)
Initial. METAL      Overflow =  1438 Max = 6 (GRCs =  2) GRCs =  1151 (0.34%)
Initial. METAL2     Overflow =  2446 Max = 9 (GRCs =  2) GRCs =  2320 (0.68%)
Initial. METAL3     Overflow =  1255 Max = 6 (GRCs =  4) GRCs =   957 (0.28%)
Initial. METAL4     Overflow =   292 Max = 5 (GRCs =  1) GRCs =   343 (0.10%)
Initial. METAL5     Overflow =     6 Max = 1 (GRCs =  3) GRCs =    20 (0.01%)
Initial. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =    53 Max =  2 GRCs =   159 (0.18%)
Initial. H routing: Overflow =    13 Max =  1 (GRCs =  2) GRCs =    66 (0.15%)
Initial. V routing: Overflow =    39 Max =  2 (GRCs =  2) GRCs =    93 (0.21%)
Initial. METAL      Overflow =     0 Max =  0 (GRCs =  4) GRCs =     4 (0.01%)
Initial. METAL2     Overflow =     6 Max =  0 (GRCs = 25) GRCs =    25 (0.06%)
Initial. METAL3     Overflow =     8 Max =  1 (GRCs =  1) GRCs =    44 (0.10%)
Initial. METAL4     Overflow =    33 Max =  2 (GRCs =  2) GRCs =    68 (0.16%)
Initial. METAL5     Overflow =     4 Max =  1 (GRCs =  1) GRCs =    18 (0.04%)
Initial. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 2348200.14
Initial. Layer METAL wire length = 35993.14
Initial. Layer METAL2 wire length = 832980.27
Initial. Layer METAL3 wire length = 951416.62
Initial. Layer METAL4 wire length = 360416.88
Initial. Layer METAL5 wire length = 104986.63
Initial. Layer METAL6 wire length = 62406.61
Initial. Total Number of Contacts = 351106
Initial. Via VIA12A count = 184136
Initial. Via VIA23 count = 149702
Initial. Via VIA34 count = 14171
Initial. Via VIA45 count = 2254
Initial. Via VIA56 count = 843
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:03 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  126  Alloctr  130  Proc 1891 
phase1. Routing result:
phase1. Both Dirs: Overflow =  2585 Max = 9 GRCs =  2191 (0.32%)
phase1. H routing: Overflow =  1396 Max = 6 (GRCs =  1) GRCs =  1212 (0.36%)
phase1. V routing: Overflow =  1188 Max = 9 (GRCs =  1) GRCs =   979 (0.29%)
phase1. METAL      Overflow =  1272 Max = 6 (GRCs =  1) GRCs =  1091 (0.32%)
phase1. METAL2     Overflow =  1131 Max = 9 (GRCs =  1) GRCs =   905 (0.27%)
phase1. METAL3     Overflow =   121 Max = 3 (GRCs =  2) GRCs =   118 (0.03%)
phase1. METAL4     Overflow =    56 Max = 2 (GRCs =  6) GRCs =    74 (0.02%)
phase1. METAL5     Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.00%)
phase1. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     8 Max =  1 GRCs =    43 (0.05%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs = 12) GRCs =    12 (0.03%)
phase1. V routing: Overflow =     7 Max =  1 (GRCs =  2) GRCs =    31 (0.07%)
phase1. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. METAL2     Overflow =     0 Max =  0 (GRCs =  4) GRCs =     4 (0.01%)
phase1. METAL3     Overflow =     0 Max =  0 (GRCs = 11) GRCs =    11 (0.03%)
phase1. METAL4     Overflow =     6 Max =  1 (GRCs =  2) GRCs =    27 (0.06%)
phase1. METAL5     Overflow =     0 Max =  0 (GRCs =  1) GRCs =     1 (0.00%)
phase1. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 2360129.90
phase1. Layer METAL wire length = 36256.30
phase1. Layer METAL2 wire length = 804093.77
phase1. Layer METAL3 wire length = 934870.69
phase1. Layer METAL4 wire length = 384688.08
phase1. Layer METAL5 wire length = 127319.89
phase1. Layer METAL6 wire length = 72901.18
phase1. Total Number of Contacts = 355322
phase1. Via VIA12A count = 184102
phase1. Via VIA23 count = 150304
phase1. Via VIA34 count = 16531
phase1. Via VIA45 count = 3211
phase1. Via VIA56 count = 1174
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
20% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
30% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
40% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
50% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:03 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  126  Alloctr  129  Proc 1891 
phase2. Routing result:
phase2. Both Dirs: Overflow =  2303 Max = 7 GRCs =  1820 (0.27%)
phase2. H routing: Overflow =  1371 Max = 6 (GRCs =  1) GRCs =  1178 (0.35%)
phase2. V routing: Overflow =   932 Max = 7 (GRCs =  4) GRCs =   642 (0.19%)
phase2. METAL      Overflow =  1228 Max = 6 (GRCs =  1) GRCs =  1074 (0.31%)
phase2. METAL2     Overflow =   898 Max = 7 (GRCs =  4) GRCs =   609 (0.18%)
phase2. METAL3     Overflow =   143 Max = 3 (GRCs =  6) GRCs =   104 (0.03%)
phase2. METAL4     Overflow =    34 Max = 2 (GRCs =  2) GRCs =    33 (0.01%)
phase2. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     1 Max =  1 GRCs =     1 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL4     Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 2363610.40
phase2. Layer METAL wire length = 36933.84
phase2. Layer METAL2 wire length = 804031.27
phase2. Layer METAL3 wire length = 933772.09
phase2. Layer METAL4 wire length = 382342.33
phase2. Layer METAL5 wire length = 129572.71
phase2. Layer METAL6 wire length = 76958.16
phase2. Total Number of Contacts = 355899
phase2. Via VIA12A count = 184118
phase2. Via VIA23 count = 150367
phase2. Via VIA34 count = 16742
phase2. Via VIA45 count = 3376
phase2. Via VIA56 count = 1296
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
90% of nets complete Elapsed cpu time: 0:00:04 Elapsed real time: 0:00:04
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:04 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  126  Alloctr  129  Proc 1891 
phase3. Routing result:
phase3. Both Dirs: Overflow =  2259 Max = 8 GRCs =  1765 (0.26%)
phase3. H routing: Overflow =  1297 Max = 6 (GRCs =  1) GRCs =  1132 (0.33%)
phase3. V routing: Overflow =   961 Max = 8 (GRCs =  2) GRCs =   633 (0.19%)
phase3. METAL      Overflow =  1220 Max = 6 (GRCs =  1) GRCs =  1071 (0.31%)
phase3. METAL2     Overflow =   932 Max = 8 (GRCs =  2) GRCs =   604 (0.18%)
phase3. METAL3     Overflow =    77 Max = 3 (GRCs =  2) GRCs =    61 (0.02%)
phase3. METAL4     Overflow =    29 Max = 2 (GRCs =  1) GRCs =    29 (0.01%)
phase3. METAL5     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL6     Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     1 Max =  1 GRCs =     1 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. METAL      Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL2     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL3     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL4     Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
phase3. METAL5     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. METAL6     Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 2365663.42
phase3. Layer METAL wire length = 37238.06
phase3. Layer METAL2 wire length = 808838.14
phase3. Layer METAL3 wire length = 935992.52
phase3. Layer METAL4 wire length = 380121.53
phase3. Layer METAL5 wire length = 127456.32
phase3. Layer METAL6 wire length = 76016.85
phase3. Total Number of Contacts = 356092
phase3. Via VIA12A count = 184124
phase3. Via VIA23 count = 150407
phase3. Via VIA34 count = 16772
phase3. Via VIA45 count = 3479
phase3. Via VIA56 count = 1310
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:01:16 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:16 total=0:01:16
[End of Whole Chip Routing] Stage (MB): Used   66  Alloctr   68  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  126  Alloctr  129  Proc 1891 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 14.26 %
Peak    vertical track utilization   = 225.00 %
Average horizontal track utilization = 12.85 %
Peak    horizontal track utilization = 175.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -12  Alloctr  -14  Proc    0 
[GR: Done] Total (MB): Used  122  Alloctr  125  Proc 1891 
GR Total stats:
[GR: Done] Elapsed real time: 0:01:19 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:19 total=0:01:19
[GR: Done] Stage (MB): Used  115  Alloctr  117  Proc    0 
[GR: Done] Total (MB): Used  122  Alloctr  125  Proc 1891 
Writing out congestion map...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -97  Alloctr -100  Proc    0 
[DBOUT] Total (MB): Used    6  Alloctr    7  Proc 1891 
Final total stats:
[End of Global Routing] Elapsed real time: 0:01:20 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:01:19 total=0:01:20
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    6  Alloctr    7  Proc 1891 

Information: Reporting global route congestion data from Milkyway...

There are 341056 GRCs (Global Route Cell) in this design
****************************************************************
****************** GRC based congestion report *****************
****************************************************************
  177 GRCs with overflow: 91 with H overflow and 86 with V overflow

++++++++ Top 10 congested GRCs ++++++++
 GRC {1168915 1124635 1172605 1128325}: H routing capacity/demand =  10/11 (occupy rate = 1.10), V routing capacity/demand =  20/30 (occupy rate = 1.50) with overflow 10
 GRC {1157845 1124635 1161535 1128325}: H routing capacity/demand =  10/11 (occupy rate = 1.10), V routing capacity/demand =  20/29 (occupy rate = 1.45) with overflow 9
 GRC {1047145 1132015 1050835 1135705}: H routing capacity/demand =  11/18 (occupy rate = 1.64), V routing capacity/demand =  4/9 (occupy rate = 2.25) with overflow 7
 GRC {1058215 1028695 1061905 1032385}: H routing capacity/demand =  3/5 (occupy rate = 1.67), V routing capacity/demand =  11/17 (occupy rate = 1.55) with overflow 6
 GRC {1058215 1087735 1061905 1091425}: H routing capacity/demand =  10/16 (occupy rate = 1.60), V routing capacity/demand =  11/12 (occupy rate = 1.09) with overflow 6
 GRC {1172605 1124635 1176295 1128325}: H routing capacity/demand =  10/9 (occupy rate = 0.90), V routing capacity/demand =  20/26 (occupy rate = 1.30) with overflow 6
 GRC {1165225 1124635 1168915 1128325}: H routing capacity/demand =  10/10 (occupy rate = 1.00), V routing capacity/demand =  21/27 (occupy rate = 1.29) with overflow 6
 GRC {1058215 1025005 1061905 1028695}: H routing capacity/demand =  8/12 (occupy rate = 1.50), V routing capacity/demand =  11/17 (occupy rate = 1.55) with overflow 6
 GRC {1168915 1091425 1172605 1095115}: H routing capacity/demand =  11/11 (occupy rate = 1.00), V routing capacity/demand =  20/26 (occupy rate = 1.30) with overflow 6
 GRC {1157845 1120945 1161535 1124635}: H routing capacity/demand =  7/4 (occupy rate = 0.57), V routing capacity/demand =  20/25 (occupy rate = 1.25) with overflow 5

++++++++ Top 10 horizontally congested GRCs ++++++++
 GRC {1047145 1132015 1050835 1135705}: H routing capacity/demand =  11/18 (occupy rate = 1.64) with overflow 7
 GRC {1058215 1087735 1061905 1091425}: H routing capacity/demand =  10/16 (occupy rate = 1.60) with overflow 6
 GRC {1058215 1327585 1061905 1331275}: H routing capacity/demand =  10/15 (occupy rate = 1.50) with overflow 5
 GRC {1058215 1069285 1061905 1072975}: H routing capacity/demand =  10/14 (occupy rate = 1.40) with overflow 4
 GRC {1058215 792535 1061905 796225}: H routing capacity/demand =  11/15 (occupy rate = 1.36) with overflow 4
 GRC {1058215 1025005 1061905 1028695}: H routing capacity/demand =  8/12 (occupy rate = 1.50) with overflow 4
 GRC {1058215 1065595 1061905 1069285}: H routing capacity/demand =  11/14 (occupy rate = 1.27) with overflow 3
 GRC {1058215 788845 1061905 792535}: H routing capacity/demand =  11/14 (occupy rate = 1.27) with overflow 3
 GRC {1058215 1084045 1061905 1087735}: H routing capacity/demand =  10/13 (occupy rate = 1.30) with overflow 3
 GRC {1058215 1091425 1061905 1095115}: H routing capacity/demand =  10/13 (occupy rate = 1.30) with overflow 3

++++++++ Top 10 vertically congested GRCs ++++++++
 GRC {1168915 1124635 1172605 1128325}: V routing capacity/demand =  20/30 (occupy rate = 1.50) with overflow 10
 GRC {1157845 1124635 1161535 1128325}: V routing capacity/demand =  20/29 (occupy rate = 1.45) with overflow 9
 GRC {1058215 1028695 1061905 1032385}: V routing capacity/demand =  11/17 (occupy rate = 1.55) with overflow 6
 GRC {1058215 1025005 1061905 1028695}: V routing capacity/demand =  11/17 (occupy rate = 1.55) with overflow 6
 GRC {1172605 1124635 1176295 1128325}: V routing capacity/demand =  20/26 (occupy rate = 1.30) with overflow 6
 GRC {1168915 1091425 1172605 1095115}: V routing capacity/demand =  20/26 (occupy rate = 1.30) with overflow 6
 GRC {1165225 1124635 1168915 1128325}: V routing capacity/demand =  21/27 (occupy rate = 1.29) with overflow 6
 GRC {1161535 1124635 1165225 1128325}: V routing capacity/demand =  19/24 (occupy rate = 1.26) with overflow 5
 GRC {1058215 1036075 1061905 1039765}: V routing capacity/demand =  11/16 (occupy rate = 1.45) with overflow 5
 GRC {1161535 1091425 1165225 1095115}: V routing capacity/demand =  19/24 (occupy rate = 1.26) with overflow 5

icc_shell> save_mw_cel -as floorplan_complete
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named floorplan_complete. (UIG-5)
1
icc_shell> remove_placement -object_type standard_cell
1
icc_shell> write_def -version 5.6 -placed -all_vias -blockages \-routed_nets -rows_tracks_gcells -specialnets \-output design_data/ORCA.def
Output DEF file
Information: Writing ROWS statement (DDEFW-014)
Information: Completed ROWS statement  (DDEFW-016)
Information: Writing TRACKS statement (DDEFW-014)
Information: Completed TRACKS statement  (DDEFW-016)
Information: Writing GCELLGRID statement (DDEFW-014)
Information: Completed GCELLGRID statement  (DDEFW-016)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS section  (DDEFW-016)
DEF output completed
1
icc_shell> close_mw_lib
Removing physical design 'ORCA'
icc_shell> source scripts/2nd_pass_setup.tcl
Start to load technology file ../ref/tech/cb13_6m.tf.
Warning: Layer 'PRODUM' is missing the attribute 'minSpacing'. (line 312) (TFCHK-014)
Warning: Layer 'PRODUM' is missing the attribute 'minWidth'. (line 312) (TFCHK-014)
Technology file ../ref/tech/cb13_6m.tf has been loaded successfully.
Type of creating bus for undefined cells : 0

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****

*****  Pass 1 Complete *****
Elapsed =    0:00:02, CPU =    0:00:01

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:03, CPU =    0:00:02
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'ORCA.CEL' now...
Total number of cell instances: 47443
Total number of nets: 55167
Total number of ports: 72 (include 0 PG ports)
Total number of hierarchical cell instances: 191

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:02, CPU =    0:00:01
Information: Read verilog completed successfully.
Information: connected 47443 power ports and 47443 ground ports
Information: connected 72 power ports and 72 ground ports
Information: connected 72 power ports and 72 ground ports
reconnected total 403 tie highs and 2850 tie lows
Information: The preferred wire track direction hasn't been set in main library, set it according to the wire direction of the "unitTile" in main library or reference library. (DDEFR-054)
Reading Def file '/home/crazy/Work/IC_Compiler_2010.12-SP2/lab2_dp/design_data/ORCA_2.scandef'. 
Warning: NAMECASESENSITIVITY always assumed to be ON. (DDEFR-005)
Information: Parsing SCANCHAINS section (DDEFR-038)
Information: Completed SCANCHAINS section (DDEFR-040)

Summary:
No. of Rows annotated/total number              : 0/0
No. of Tracks annotated/total number            : 0/0
No. of Gcell grids annotated/total number       : 0/0
No. of Vias annotated/total number              : 0/0
No. of Nondefault rules annotated/total number  : 0/0
No. of Components annotated/total number        : 0/0
No. of Pins annotated/total number              : 0/0
No. of Nets annotated/total number              : 0/0
No. of Special Nets annotated/total number      : 0/0
No. of Groups annotated/total number            : 0/0
No. of Regions annotated/total number           : 0/0
No. of Blockages annotated/total number         : 0/0
No. of Slots annotated/total number             : 0/0
No. of Fills annotated/total number             : 0/0
No. of Scanchains annotated/total number        : 14/14
Total of physical objects & wiring : 14
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/sc. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/io. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/special. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram4x32. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram8x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram32x64. (PSYN-878)
Information: linking reference library : /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/mw_lib/ram16x128. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)

  Linking design 'ORCA'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (191 designs)             ORCA.CEL, etc
  cb13fs120_tsmc_max (library)
                              /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/sc_max.db
  cb13io320_tsmc_max (library)
                              /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/io_max.db
  cb13special_max (library)   /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/special_max.db
  ram16x128_max (library)     /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram16x128_max.db
  ram4x32_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram4x32_max.db
  ram8x64_max (library)       /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram8x64_max.db
  ram32x64_max (library)      /home/crazy/Work/IC_Compiler_2010.12-SP2/ref/db/ram32x64_max.db

# GUI Debug: Building dc from empty. -- Time: 5sec 280ms
 Info: hierarchy_separator was changed to /

Reading SDC version 2.0...
Using operating conditions 'cb13fs120_tsmc_max' found in library 'cb13fs120_tsmc_max'.
 Info: hierarchy_separator was changed to /
Information: Updating graph... (UID-83)
icc_shell> create_mw_lib orca_lib_2.mw -technology $tech_file  -mw_reference_library $mw_ref_libs ?open
Error: extra positional option '?open' (CMD-012)
icc_shell> create_mw_lib orca_lib_2.mw -technology $tech_file  -mw_reference_library $mw_ref_libs -open
Error: Library 'orca_lib_2.mw' already exists. (MWUI-004)
0
icc_shell> create_mw_lib orca_lib_2.mw -technology $tech_file  -mw_reference_library $mw_ref_libs -open
Error: Library 'orca_lib_2.mw' already exists. (MWUI-004)
0
icc_shell> 