{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481260868482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481260868498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 23:21:08 2016 " "Processing started: Thu Dec 08 23:21:08 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481260868498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481260868498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BombSquad -c BombSquad " "Command: quartus_map --read_settings_files=on --write_settings_files=off BombSquad -c BombSquad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481260868498 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481260871561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481260871561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/leddriver.v 1 1 " "Found 1 design units, including 1 entities, in source file //vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/leddriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDDriver " "Found entity 1: LEDDriver" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/LEDDriver.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/LEDDriver.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481260906920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481260906920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/lcdcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file //vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/lcdcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCDController " "Found entity 1: LCDController" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/LCDController.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/LCDController.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481260906935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481260906935 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SSD_Sequence.v(45) " "Verilog HDL information at SSD_Sequence.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SSD_Sequence.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SSD_Sequence.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481260906951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/ssd_sequence.v 1 1 " "Found 1 design units, including 1 entities, in source file //vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/ssd_sequence.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSD_Sequence " "Found entity 1: SSD_Sequence" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SSD_Sequence.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SSD_Sequence.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481260906951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481260906951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/sevsegtimer.v 1 1 " "Found 1 design units, including 1 entities, in source file //vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/sevsegtimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevSegTimer " "Found entity 1: SevSegTimer" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SevSegTimer.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SevSegTimer.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481260906982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481260906982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/sequenceverifier.v 1 1 " "Found 1 design units, including 1 entities, in source file //vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/sequenceverifier.v" { { "Info" "ISGN_ENTITY_NAME" "1 SequenceVerifier " "Found entity 1: SequenceVerifier" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481260906998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481260906998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/sequencekeygenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file //vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/sequencekeygenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 SequenceKeyGenerator " "Found entity 1: SequenceKeyGenerator" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceKeyGenerator.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceKeyGenerator.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481260907013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481260907013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/sequencekeybuilder.v 1 1 " "Found 1 design units, including 1 entities, in source file //vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/sequencekeybuilder.v" { { "Info" "ISGN_ENTITY_NAME" "1 SequenceKeyBuilder " "Found entity 1: SequenceKeyBuilder" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceKeyBuilder.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceKeyBuilder.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481260907045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481260907045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/rom_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file //vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/rom_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_Sim " "Found entity 1: ROM_Sim" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/ROM_Sim.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/ROM_Sim.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481260907076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481260907076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/ram_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file //vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/ram_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_sim " "Found entity 1: RAM_sim" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/RAM_sim.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/RAM_sim.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481260907091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481260907091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/onesec_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file //vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/onesec_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 OneSec_Timer " "Found entity 1: OneSec_Timer" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/OneSec_Timer.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/OneSec_Timer.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481260907123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481260907123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/lfsr8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file //vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/lfsr8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR8bit " "Found entity 1: LFSR8bit" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/LFSR8bit.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/LFSR8bit.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481260907138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481260907138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/gamecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file //vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/gamecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 GameController " "Found entity 1: GameController" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/GameController.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/GameController.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481260907169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481260907169 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Countdown.v(36) " "Verilog HDL information at Countdown.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481260907185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/countdown.v 1 1 " "Found 1 design units, including 1 entities, in source file //vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/countdown.v" { { "Info" "ISGN_ENTITY_NAME" "1 Countdown " "Found entity 1: Countdown" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481260907185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481260907185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/buttonshaper.v 1 1 " "Found 1 design units, including 1 entities, in source file //vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/buttonshaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonShaper " "Found entity 1: ButtonShaper" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/ButtonShaper.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/ButtonShaper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481260907201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481260907201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/bombsquad.v 1 1 " "Found 1 design units, including 1 entities, in source file //vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/bombsquad.v" { { "Info" "ISGN_ENTITY_NAME" "1 BombSquad " "Found entity 1: BombSquad" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481260907232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481260907232 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Authentication.v(57) " "Verilog HDL information at Authentication.v(57): always construct contains both blocking and non-blocking assignments" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Authentication.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Authentication.v" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1481260907247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/authentication.v 1 1 " "Found 1 design units, including 1 entities, in source file //vboxsvr/uh2016/ece 5440 add/project/git/bombsquad/authentication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Authentication " "Found entity 1: Authentication" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Authentication.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Authentication.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481260907263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481260907263 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BombSquad " "Elaborating entity \"BombSquad\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481260907841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonShaper ButtonShaper:RotateButton " "Elaborating entity \"ButtonShaper\" for hierarchy \"ButtonShaper:RotateButton\"" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "RotateButton" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481260907857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Authentication Authentication:UserAuthentication " "Elaborating entity \"Authentication\" for hierarchy \"Authentication:UserAuthentication\"" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "UserAuthentication" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481260907873 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Authentication.v(124) " "Verilog HDL assignment warning at Authentication.v(124): truncated value with size 32 to match size of target (8)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Authentication.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Authentication.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260907873 "|BombSquad|Authentication:UserAuthentication"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 Authentication.v(137) " "Verilog HDL assignment warning at Authentication.v(137): truncated value with size 8 to match size of target (4)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Authentication.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Authentication.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260907873 "|BombSquad|Authentication:UserAuthentication"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Sim ROM_Sim:UserCredentials " "Elaborating entity \"ROM_Sim\" for hierarchy \"ROM_Sim:UserCredentials\"" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "UserCredentials" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481260907888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_Sim:UserCredentials\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_Sim:UserCredentials\|altsyncram:altsyncram_component\"" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/ROM_Sim.v" "altsyncram_component" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/ROM_Sim.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481260908388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_Sim:UserCredentials\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_Sim:UserCredentials\|altsyncram:altsyncram_component\"" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/ROM_Sim.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/ROM_Sim.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481260908388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_Sim:UserCredentials\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_Sim:UserCredentials\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481260908388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481260908388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481260908388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_initial.hex " "Parameter \"init_file\" = \"ROM_initial.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481260908388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481260908388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481260908388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481260908388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481260908388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481260908388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481260908388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481260908388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481260908388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481260908388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481260908388 ""}  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/ROM_Sim.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/ROM_Sim.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481260908388 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/altsyncram_0p91.tdf 1 1 " "Using design file db/altsyncram_0p91.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0p91 " "Found entity 1: altsyncram_0p91" {  } { { "altsyncram_0p91.tdf" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/syn/db/altsyncram_0p91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481260908732 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1481260908732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0p91 ROM_Sim:UserCredentials\|altsyncram:altsyncram_component\|altsyncram_0p91:auto_generated " "Elaborating entity \"altsyncram_0p91\" for hierarchy \"ROM_Sim:UserCredentials\|altsyncram:altsyncram_component\|altsyncram_0p91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "//vboxsvr/uh2016/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481260908748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GameController GameController:MainGameController " "Elaborating entity \"GameController\" for hierarchy \"GameController:MainGameController\"" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "MainGameController" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481260908857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OneSec_Timer OneSec_Timer:OneSecondTimer " "Elaborating entity \"OneSec_Timer\" for hierarchy \"OneSec_Timer:OneSecondTimer\"" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "OneSecondTimer" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481260908888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 OneSec_Timer.v(30) " "Verilog HDL assignment warning at OneSec_Timer.v(30): truncated value with size 32 to match size of target (26)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/OneSec_Timer.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/OneSec_Timer.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260908904 "|BombSquad|OneSec_Timer:OneSecondTimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Countdown Countdown:CountdownTimer " "Elaborating entity \"Countdown\" for hierarchy \"Countdown:CountdownTimer\"" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "CountdownTimer" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481260908919 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Countdown.v(38) " "Verilog HDL assignment warning at Countdown.v(38): truncated value with size 32 to match size of target (1)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260908919 "|BombSquad|Countdown:CountdownTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Countdown.v(44) " "Verilog HDL assignment warning at Countdown.v(44): truncated value with size 32 to match size of target (1)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260908919 "|BombSquad|Countdown:CountdownTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Countdown.v(45) " "Verilog HDL assignment warning at Countdown.v(45): truncated value with size 32 to match size of target (1)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260908919 "|BombSquad|Countdown:CountdownTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Countdown.v(51) " "Verilog HDL assignment warning at Countdown.v(51): truncated value with size 32 to match size of target (4)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260908919 "|BombSquad|Countdown:CountdownTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Countdown.v(54) " "Verilog HDL assignment warning at Countdown.v(54): truncated value with size 32 to match size of target (4)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260908919 "|BombSquad|Countdown:CountdownTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Countdown.v(55) " "Verilog HDL assignment warning at Countdown.v(55): truncated value with size 32 to match size of target (4)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260908919 "|BombSquad|Countdown:CountdownTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Countdown.v(56) " "Verilog HDL assignment warning at Countdown.v(56): truncated value with size 32 to match size of target (4)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260908919 "|BombSquad|Countdown:CountdownTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Countdown.v(58) " "Verilog HDL assignment warning at Countdown.v(58): truncated value with size 32 to match size of target (1)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260908919 "|BombSquad|Countdown:CountdownTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Countdown.v(62) " "Verilog HDL assignment warning at Countdown.v(62): truncated value with size 32 to match size of target (1)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260908919 "|BombSquad|Countdown:CountdownTimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Countdown.v(64) " "Verilog HDL assignment warning at Countdown.v(64): truncated value with size 32 to match size of target (1)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/Countdown.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260908919 "|BombSquad|Countdown:CountdownTimer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevSegTimer SevSegTimer:SevSegTimer1 " "Elaborating entity \"SevSegTimer\" for hierarchy \"SevSegTimer:SevSegTimer1\"" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "SevSegTimer1" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481260908936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequenceKeyGenerator SequenceKeyGenerator:PuzzleSequenceKeyGenerator " "Elaborating entity \"SequenceKeyGenerator\" for hierarchy \"SequenceKeyGenerator:PuzzleSequenceKeyGenerator\"" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "PuzzleSequenceKeyGenerator" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481260908966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequenceKeyBuilder SequenceKeyGenerator:PuzzleSequenceKeyGenerator\|SequenceKeyBuilder:SequenceKeyBuilder1 " "Elaborating entity \"SequenceKeyBuilder\" for hierarchy \"SequenceKeyGenerator:PuzzleSequenceKeyGenerator\|SequenceKeyBuilder:SequenceKeyBuilder1\"" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceKeyGenerator.v" "SequenceKeyBuilder1" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceKeyGenerator.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481260908998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR8bit SequenceKeyGenerator:PuzzleSequenceKeyGenerator\|LFSR8bit:LFSR8bit1 " "Elaborating entity \"LFSR8bit\" for hierarchy \"SequenceKeyGenerator:PuzzleSequenceKeyGenerator\|LFSR8bit:LFSR8bit1\"" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceKeyGenerator.v" "LFSR8bit1" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceKeyGenerator.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481260909029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequenceVerifier SequenceVerifier:UserSequenceVerifier " "Elaborating entity \"SequenceVerifier\" for hierarchy \"SequenceVerifier:UserSequenceVerifier\"" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "UserSequenceVerifier" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481260909061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(112) " "Verilog HDL assignment warning at SequenceVerifier.v(112): truncated value with size 32 to match size of target (3)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260909076 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(142) " "Verilog HDL assignment warning at SequenceVerifier.v(142): truncated value with size 32 to match size of target (3)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260909076 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(172) " "Verilog HDL assignment warning at SequenceVerifier.v(172): truncated value with size 32 to match size of target (3)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260909076 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(202) " "Verilog HDL assignment warning at SequenceVerifier.v(202): truncated value with size 32 to match size of target (3)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260909076 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(243) " "Verilog HDL assignment warning at SequenceVerifier.v(243): truncated value with size 32 to match size of target (3)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260909076 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(272) " "Verilog HDL assignment warning at SequenceVerifier.v(272): truncated value with size 32 to match size of target (3)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260909076 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(301) " "Verilog HDL assignment warning at SequenceVerifier.v(301): truncated value with size 32 to match size of target (3)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260909076 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(331) " "Verilog HDL assignment warning at SequenceVerifier.v(331): truncated value with size 32 to match size of target (3)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260909076 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(385) " "Verilog HDL assignment warning at SequenceVerifier.v(385): truncated value with size 32 to match size of target (3)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260909076 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(428) " "Verilog HDL assignment warning at SequenceVerifier.v(428): truncated value with size 32 to match size of target (3)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260909076 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(471) " "Verilog HDL assignment warning at SequenceVerifier.v(471): truncated value with size 32 to match size of target (3)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260909076 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SequenceVerifier.v(514) " "Verilog HDL assignment warning at SequenceVerifier.v(514): truncated value with size 32 to match size of target (3)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SequenceVerifier.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260909076 "|BombSquad|SequenceVerifier:UserSequenceVerifier"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD_Sequence SSD_Sequence:SSD_Sequence1 " "Elaborating entity \"SSD_Sequence\" for hierarchy \"SSD_Sequence:SSD_Sequence1\"" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "SSD_Sequence1" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481260909076 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SSD_Sequence.v(77) " "Verilog HDL assignment warning at SSD_Sequence.v(77): truncated value with size 32 to match size of target (2)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SSD_Sequence.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/SSD_Sequence.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260909092 "|BombSquad|SSD_Sequence:SSD_Sequence1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDController LCDController:LCDController1 " "Elaborating entity \"LCDController\" for hierarchy \"LCDController:LCDController1\"" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "LCDController1" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481260909107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCDController.v(548) " "Verilog HDL assignment warning at LCDController.v(548): truncated value with size 32 to match size of target (6)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/LCDController.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/LCDController.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260909123 "|BombSquad|LCDController:LCDController1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 LCDController.v(561) " "Verilog HDL assignment warning at LCDController.v(561): truncated value with size 32 to match size of target (22)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/LCDController.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/LCDController.v" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260909123 "|BombSquad|LCDController:LCDController1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 LCDController.v(564) " "Verilog HDL assignment warning at LCDController.v(564): truncated value with size 32 to match size of target (22)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/LCDController.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/LCDController.v" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260909123 "|BombSquad|LCDController:LCDController1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDDriver LEDDriver:LEDDriver1 " "Elaborating entity \"LEDDriver\" for hierarchy \"LEDDriver:LEDDriver1\"" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "LEDDriver1" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481260909123 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "direction LEDDriver.v(41) " "Verilog HDL or VHDL warning at LEDDriver.v(41): object \"direction\" assigned a value but never read" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/LEDDriver.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/LEDDriver.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481260909123 "|BombSquad|LEDDriver:LEDDriver1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 LEDDriver.v(79) " "Verilog HDL assignment warning at LEDDriver.v(79): truncated value with size 32 to match size of target (22)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/LEDDriver.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/LEDDriver.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260909123 "|BombSquad|LEDDriver:LEDDriver1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 LEDDriver.v(91) " "Verilog HDL assignment warning at LEDDriver.v(91): truncated value with size 32 to match size of target (22)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/LEDDriver.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/LEDDriver.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260909123 "|BombSquad|LEDDriver:LEDDriver1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 LEDDriver.v(103) " "Verilog HDL assignment warning at LEDDriver.v(103): truncated value with size 32 to match size of target (22)" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/LEDDriver.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/LEDDriver.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481260909138 "|BombSquad|LEDDriver:LEDDriver1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ram_id\[7\] " "Net \"ram_id\[7\]\" is missing source, defaulting to GND" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "ram_id\[7\]" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481260909326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ram_id\[6\] " "Net \"ram_id\[6\]\" is missing source, defaulting to GND" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "ram_id\[6\]" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481260909326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ram_id\[5\] " "Net \"ram_id\[5\]\" is missing source, defaulting to GND" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "ram_id\[5\]" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481260909326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ram_id\[4\] " "Net \"ram_id\[4\]\" is missing source, defaulting to GND" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "ram_id\[4\]" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481260909326 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1481260909326 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ram_id\[7\] " "Net \"ram_id\[7\]\" is missing source, defaulting to GND" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "ram_id\[7\]" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481260909326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ram_id\[6\] " "Net \"ram_id\[6\]\" is missing source, defaulting to GND" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "ram_id\[6\]" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481260909326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ram_id\[5\] " "Net \"ram_id\[5\]\" is missing source, defaulting to GND" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "ram_id\[5\]" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481260909326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ram_id\[4\] " "Net \"ram_id\[4\]\" is missing source, defaulting to GND" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "ram_id\[4\]" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481260909326 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1481260909326 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ram_id\[7\] " "Net \"ram_id\[7\]\" is missing source, defaulting to GND" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "ram_id\[7\]" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481260909326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ram_id\[6\] " "Net \"ram_id\[6\]\" is missing source, defaulting to GND" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "ram_id\[6\]" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481260909326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ram_id\[5\] " "Net \"ram_id\[5\]\" is missing source, defaulting to GND" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "ram_id\[5\]" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481260909326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ram_id\[4\] " "Net \"ram_id\[4\]\" is missing source, defaulting to GND" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "ram_id\[4\]" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481260909326 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1481260909326 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ram_id\[7\] " "Net \"ram_id\[7\]\" is missing source, defaulting to GND" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "ram_id\[7\]" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481260909326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ram_id\[6\] " "Net \"ram_id\[6\]\" is missing source, defaulting to GND" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "ram_id\[6\]" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481260909326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ram_id\[5\] " "Net \"ram_id\[5\]\" is missing source, defaulting to GND" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "ram_id\[5\]" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481260909326 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "ram_id\[4\] " "Net \"ram_id\[4\]\" is missing source, defaulting to GND" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "ram_id\[4\]" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481260909326 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1481260909326 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1481260914247 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481260915107 "|BombSquad|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_flag\[8\] GND " "Pin \"lcd_flag\[8\]\" is stuck at GND" {  } { { "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" "" { Text "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/BombSquad.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1481260915107 "|BombSquad|lcd_flag[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1481260915107 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1481260915514 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481260919044 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/syn/output_files/BombSquad.map.smsg " "Generated suppressed messages file //VBOXSVR/uh2016/ECE 5440 ADD/Project/Git/BombSquad/syn/output_files/BombSquad.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481260919404 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1481260920076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481260920076 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1094 " "Implemented 1094 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1481260920513 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1481260920513 ""} { "Info" "ICUT_CUT_TM_LCELLS" "986 " "Implemented 986 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1481260920513 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1481260920513 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1481260920513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "871 " "Peak virtual memory: 871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481260920748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 23:22:00 2016 " "Processing ended: Thu Dec 08 23:22:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481260920748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481260920748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481260920748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481260920748 ""}
