{"vcs1":{"timestamp_begin":1746701263.437692469, "rt":6.57, "ut":6.24, "st":0.25}}
{"vcselab":{"timestamp_begin":1746701270.086221266, "rt":0.29, "ut":0.18, "st":0.11}}
{"link":{"timestamp_begin":1746701270.436379097, "rt":0.30, "ut":0.14, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746701263.123447421}
{"VCS_COMP_START_TIME": 1746701263.123447421}
{"VCS_COMP_END_TIME": 1746701270.809114413}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380564}}
{"vcselab": {"peak_mem": 174924}}
