{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 16:53:26 2011 " "Info: Processing started: Sun Nov 27 16:53:26 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD_test -c LCD_test " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD_test -c LCD_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LCD_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD_test.bdf" { { 144 0 168 160 "clk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clkdelay:inst1\|clk_delay " "Info: Detected ripple clock \"clkdelay:inst1\|clk_delay\" as buffer" {  } { { "clkdelay.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/clkdelay.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdelay:inst1\|clk_delay" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "clkdelay:inst1\|clkout " "Info: Detected gated clock \"clkdelay:inst1\|clkout\" as buffer" {  } { { "clkdelay.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/clkdelay.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkdelay:inst1\|clkout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "LCD1602:inst\|clkr " "Info: Detected ripple clock \"LCD1602:inst\|clkr\" as buffer" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 33 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD1602:inst\|clkr" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register LCD1602:inst\|counter\[0\] register LCD1602:inst\|counter\[4\] 77.09 MHz 12.972 ns Internal " "Info: Clock \"clk\" has Internal fmax of 77.09 MHz between source register \"LCD1602:inst\|counter\[0\]\" and destination register \"LCD1602:inst\|counter\[4\]\" (period= 12.972 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.008 ns + Longest register register " "Info: + Longest register to register delay is 9.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD1602:inst\|counter\[0\] 1 REG LC_X6_Y2_N5 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y2_N5; Fanout = 32; REG Node = 'LCD1602:inst\|counter\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD1602:inst|counter[0] } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.446 ns) + CELL(0.914 ns) 2.360 ns LCD1602:inst\|Selector1~167 2 COMB LC_X7_Y2_N8 5 " "Info: 2: + IC(1.446 ns) + CELL(0.914 ns) = 2.360 ns; Loc. = LC_X7_Y2_N8; Fanout = 5; COMB Node = 'LCD1602:inst\|Selector1~167'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.360 ns" { LCD1602:inst|counter[0] LCD1602:inst|Selector1~167 } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.747 ns) + CELL(0.200 ns) 3.307 ns LCD1602:inst\|WideOr11~70 3 COMB LC_X7_Y2_N5 13 " "Info: 3: + IC(0.747 ns) + CELL(0.200 ns) = 3.307 ns; Loc. = LC_X7_Y2_N5; Fanout = 13; COMB Node = 'LCD1602:inst\|WideOr11~70'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.947 ns" { LCD1602:inst|Selector1~167 LCD1602:inst|WideOr11~70 } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.691 ns) + CELL(0.747 ns) 5.745 ns LCD1602:inst\|Add2~108 4 COMB LC_X7_Y2_N0 2 " "Info: 4: + IC(1.691 ns) + CELL(0.747 ns) = 5.745 ns; Loc. = LC_X7_Y2_N0; Fanout = 2; COMB Node = 'LCD1602:inst\|Add2~108'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.438 ns" { LCD1602:inst|WideOr11~70 LCD1602:inst|Add2~108 } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.868 ns LCD1602:inst\|Add2~110 5 COMB LC_X7_Y2_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 5.868 ns; Loc. = LC_X7_Y2_N1; Fanout = 2; COMB Node = 'LCD1602:inst\|Add2~110'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD1602:inst|Add2~108 LCD1602:inst|Add2~110 } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.991 ns LCD1602:inst\|Add2~106 6 COMB LC_X7_Y2_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.123 ns) = 5.991 ns; Loc. = LC_X7_Y2_N2; Fanout = 2; COMB Node = 'LCD1602:inst\|Add2~106'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD1602:inst|Add2~110 LCD1602:inst|Add2~106 } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 6.114 ns LCD1602:inst\|Add2~112 7 COMB LC_X7_Y2_N3 1 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 6.114 ns; Loc. = LC_X7_Y2_N3; Fanout = 1; COMB Node = 'LCD1602:inst\|Add2~112'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { LCD1602:inst|Add2~106 LCD1602:inst|Add2~112 } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 6.929 ns LCD1602:inst\|Add2~103 8 COMB LC_X7_Y2_N4 1 " "Info: 8: + IC(0.000 ns) + CELL(0.815 ns) = 6.929 ns; Loc. = LC_X7_Y2_N4; Fanout = 1; COMB Node = 'LCD1602:inst\|Add2~103'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { LCD1602:inst|Add2~112 LCD1602:inst|Add2~103 } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.799 ns) + CELL(0.280 ns) 9.008 ns LCD1602:inst\|counter\[4\] 9 REG LC_X6_Y2_N9 31 " "Info: 9: + IC(1.799 ns) + CELL(0.280 ns) = 9.008 ns; Loc. = LC_X6_Y2_N9; Fanout = 31; REG Node = 'LCD1602:inst\|counter\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { LCD1602:inst|Add2~103 LCD1602:inst|counter[4] } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.325 ns ( 36.91 % ) " "Info: Total cell delay = 3.325 ns ( 36.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.683 ns ( 63.09 % ) " "Info: Total interconnect delay = 5.683 ns ( 63.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.008 ns" { LCD1602:inst|counter[0] LCD1602:inst|Selector1~167 LCD1602:inst|WideOr11~70 LCD1602:inst|Add2~108 LCD1602:inst|Add2~110 LCD1602:inst|Add2~106 LCD1602:inst|Add2~112 LCD1602:inst|Add2~103 LCD1602:inst|counter[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.008 ns" { LCD1602:inst|counter[0] {} LCD1602:inst|Selector1~167 {} LCD1602:inst|WideOr11~70 {} LCD1602:inst|Add2~108 {} LCD1602:inst|Add2~110 {} LCD1602:inst|Add2~106 {} LCD1602:inst|Add2~112 {} LCD1602:inst|Add2~103 {} LCD1602:inst|counter[4] {} } { 0.000ns 1.446ns 0.747ns 1.691ns 0.000ns 0.000ns 0.000ns 0.000ns 1.799ns } { 0.000ns 0.914ns 0.200ns 0.747ns 0.123ns 0.123ns 0.123ns 0.815ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.255 ns - Smallest " "Info: - Smallest clock skew is -3.255 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.597 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 13.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD_test.bdf" { { 144 0 168 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.085 ns) + CELL(0.511 ns) 4.728 ns clkdelay:inst1\|clkout 2 COMB LC_X2_Y4_N3 17 " "Info: 2: + IC(3.085 ns) + CELL(0.511 ns) = 4.728 ns; Loc. = LC_X2_Y4_N3; Fanout = 17; COMB Node = 'clkdelay:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.596 ns" { clk clkdelay:inst1|clkout } "NODE_NAME" } } { "clkdelay.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/clkdelay.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.356 ns) + CELL(1.294 ns) 9.378 ns LCD1602:inst\|clkr 3 REG LC_X4_Y3_N8 19 " "Info: 3: + IC(3.356 ns) + CELL(1.294 ns) = 9.378 ns; Loc. = LC_X4_Y3_N8; Fanout = 19; REG Node = 'LCD1602:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.650 ns" { clkdelay:inst1|clkout LCD1602:inst|clkr } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.301 ns) + CELL(0.918 ns) 13.597 ns LCD1602:inst\|counter\[4\] 4 REG LC_X6_Y2_N9 31 " "Info: 4: + IC(3.301 ns) + CELL(0.918 ns) = 13.597 ns; Loc. = LC_X6_Y2_N9; Fanout = 31; REG Node = 'LCD1602:inst\|counter\[4\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.219 ns" { LCD1602:inst|clkr LCD1602:inst|counter[4] } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.855 ns ( 28.35 % ) " "Info: Total cell delay = 3.855 ns ( 28.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.742 ns ( 71.65 % ) " "Info: Total interconnect delay = 9.742 ns ( 71.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.597 ns" { clk clkdelay:inst1|clkout LCD1602:inst|clkr LCD1602:inst|counter[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.597 ns" { clk {} clk~combout {} clkdelay:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|counter[4] {} } { 0.000ns 0.000ns 3.085ns 3.356ns 3.301ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 16.852 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 16.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD_test.bdf" { { 144 0 168 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.450 ns) + CELL(1.294 ns) 6.876 ns clkdelay:inst1\|clk_delay 2 REG LC_X2_Y4_N9 1 " "Info: 2: + IC(4.450 ns) + CELL(1.294 ns) = 6.876 ns; Loc. = LC_X2_Y4_N9; Fanout = 1; REG Node = 'clkdelay:inst1\|clk_delay'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.744 ns" { clk clkdelay:inst1|clk_delay } "NODE_NAME" } } { "clkdelay.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/clkdelay.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.200 ns) 7.983 ns clkdelay:inst1\|clkout 3 COMB LC_X2_Y4_N3 17 " "Info: 3: + IC(0.907 ns) + CELL(0.200 ns) = 7.983 ns; Loc. = LC_X2_Y4_N3; Fanout = 17; COMB Node = 'clkdelay:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { clkdelay:inst1|clk_delay clkdelay:inst1|clkout } "NODE_NAME" } } { "clkdelay.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/clkdelay.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.356 ns) + CELL(1.294 ns) 12.633 ns LCD1602:inst\|clkr 4 REG LC_X4_Y3_N8 19 " "Info: 4: + IC(3.356 ns) + CELL(1.294 ns) = 12.633 ns; Loc. = LC_X4_Y3_N8; Fanout = 19; REG Node = 'LCD1602:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.650 ns" { clkdelay:inst1|clkout LCD1602:inst|clkr } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.301 ns) + CELL(0.918 ns) 16.852 ns LCD1602:inst\|counter\[0\] 5 REG LC_X6_Y2_N5 32 " "Info: 5: + IC(3.301 ns) + CELL(0.918 ns) = 16.852 ns; Loc. = LC_X6_Y2_N5; Fanout = 32; REG Node = 'LCD1602:inst\|counter\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.219 ns" { LCD1602:inst|clkr LCD1602:inst|counter[0] } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.838 ns ( 28.71 % ) " "Info: Total cell delay = 4.838 ns ( 28.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.014 ns ( 71.29 % ) " "Info: Total interconnect delay = 12.014 ns ( 71.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.852 ns" { clk clkdelay:inst1|clk_delay clkdelay:inst1|clkout LCD1602:inst|clkr LCD1602:inst|counter[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.852 ns" { clk {} clk~combout {} clkdelay:inst1|clk_delay {} clkdelay:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|counter[0] {} } { 0.000ns 0.000ns 4.450ns 0.907ns 3.356ns 3.301ns } { 0.000ns 1.132ns 1.294ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.597 ns" { clk clkdelay:inst1|clkout LCD1602:inst|clkr LCD1602:inst|counter[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.597 ns" { clk {} clk~combout {} clkdelay:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|counter[4] {} } { 0.000ns 0.000ns 3.085ns 3.356ns 3.301ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.852 ns" { clk clkdelay:inst1|clk_delay clkdelay:inst1|clkout LCD1602:inst|clkr LCD1602:inst|counter[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.852 ns" { clk {} clk~combout {} clkdelay:inst1|clk_delay {} clkdelay:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|counter[0] {} } { 0.000ns 0.000ns 4.450ns 0.907ns 3.356ns 3.301ns } { 0.000ns 1.132ns 1.294ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.008 ns" { LCD1602:inst|counter[0] LCD1602:inst|Selector1~167 LCD1602:inst|WideOr11~70 LCD1602:inst|Add2~108 LCD1602:inst|Add2~110 LCD1602:inst|Add2~106 LCD1602:inst|Add2~112 LCD1602:inst|Add2~103 LCD1602:inst|counter[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.008 ns" { LCD1602:inst|counter[0] {} LCD1602:inst|Selector1~167 {} LCD1602:inst|WideOr11~70 {} LCD1602:inst|Add2~108 {} LCD1602:inst|Add2~110 {} LCD1602:inst|Add2~106 {} LCD1602:inst|Add2~112 {} LCD1602:inst|Add2~103 {} LCD1602:inst|counter[4] {} } { 0.000ns 1.446ns 0.747ns 1.691ns 0.000ns 0.000ns 0.000ns 0.000ns 1.799ns } { 0.000ns 0.914ns 0.200ns 0.747ns 0.123ns 0.123ns 0.123ns 0.815ns 0.280ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.597 ns" { clk clkdelay:inst1|clkout LCD1602:inst|clkr LCD1602:inst|counter[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.597 ns" { clk {} clk~combout {} clkdelay:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|counter[4] {} } { 0.000ns 0.000ns 3.085ns 3.356ns 3.301ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.852 ns" { clk clkdelay:inst1|clk_delay clkdelay:inst1|clkout LCD1602:inst|clkr LCD1602:inst|counter[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.852 ns" { clk {} clk~combout {} clkdelay:inst1|clk_delay {} clkdelay:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|counter[0] {} } { 0.000ns 0.000ns 4.450ns 0.907ns 3.356ns 3.301ns } { 0.000ns 1.132ns 1.294ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 26 " "Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "LCD1602:inst\|state.init LCD1602:inst\|state.init clk 2.177 ns " "Info: Found hold time violation between source  pin or register \"LCD1602:inst\|state.init\" and destination pin or register \"LCD1602:inst\|state.init\" for clock \"clk\" (Hold time is 2.177 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.255 ns + Largest " "Info: + Largest clock skew is 3.255 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.852 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD_test.bdf" { { 144 0 168 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.450 ns) + CELL(1.294 ns) 6.876 ns clkdelay:inst1\|clk_delay 2 REG LC_X2_Y4_N9 1 " "Info: 2: + IC(4.450 ns) + CELL(1.294 ns) = 6.876 ns; Loc. = LC_X2_Y4_N9; Fanout = 1; REG Node = 'clkdelay:inst1\|clk_delay'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.744 ns" { clk clkdelay:inst1|clk_delay } "NODE_NAME" } } { "clkdelay.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/clkdelay.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.200 ns) 7.983 ns clkdelay:inst1\|clkout 3 COMB LC_X2_Y4_N3 17 " "Info: 3: + IC(0.907 ns) + CELL(0.200 ns) = 7.983 ns; Loc. = LC_X2_Y4_N3; Fanout = 17; COMB Node = 'clkdelay:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { clkdelay:inst1|clk_delay clkdelay:inst1|clkout } "NODE_NAME" } } { "clkdelay.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/clkdelay.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.356 ns) + CELL(1.294 ns) 12.633 ns LCD1602:inst\|clkr 4 REG LC_X4_Y3_N8 19 " "Info: 4: + IC(3.356 ns) + CELL(1.294 ns) = 12.633 ns; Loc. = LC_X4_Y3_N8; Fanout = 19; REG Node = 'LCD1602:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.650 ns" { clkdelay:inst1|clkout LCD1602:inst|clkr } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.301 ns) + CELL(0.918 ns) 16.852 ns LCD1602:inst\|state.init 5 REG LC_X6_Y1_N0 23 " "Info: 5: + IC(3.301 ns) + CELL(0.918 ns) = 16.852 ns; Loc. = LC_X6_Y1_N0; Fanout = 23; REG Node = 'LCD1602:inst\|state.init'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.219 ns" { LCD1602:inst|clkr LCD1602:inst|state.init } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.838 ns ( 28.71 % ) " "Info: Total cell delay = 4.838 ns ( 28.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.014 ns ( 71.29 % ) " "Info: Total interconnect delay = 12.014 ns ( 71.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.852 ns" { clk clkdelay:inst1|clk_delay clkdelay:inst1|clkout LCD1602:inst|clkr LCD1602:inst|state.init } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.852 ns" { clk {} clk~combout {} clkdelay:inst1|clk_delay {} clkdelay:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|state.init {} } { 0.000ns 0.000ns 4.450ns 0.907ns 3.356ns 3.301ns } { 0.000ns 1.132ns 1.294ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.597 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 13.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD_test.bdf" { { 144 0 168 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.085 ns) + CELL(0.511 ns) 4.728 ns clkdelay:inst1\|clkout 2 COMB LC_X2_Y4_N3 17 " "Info: 2: + IC(3.085 ns) + CELL(0.511 ns) = 4.728 ns; Loc. = LC_X2_Y4_N3; Fanout = 17; COMB Node = 'clkdelay:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.596 ns" { clk clkdelay:inst1|clkout } "NODE_NAME" } } { "clkdelay.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/clkdelay.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.356 ns) + CELL(1.294 ns) 9.378 ns LCD1602:inst\|clkr 3 REG LC_X4_Y3_N8 19 " "Info: 3: + IC(3.356 ns) + CELL(1.294 ns) = 9.378 ns; Loc. = LC_X4_Y3_N8; Fanout = 19; REG Node = 'LCD1602:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.650 ns" { clkdelay:inst1|clkout LCD1602:inst|clkr } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.301 ns) + CELL(0.918 ns) 13.597 ns LCD1602:inst\|state.init 4 REG LC_X6_Y1_N0 23 " "Info: 4: + IC(3.301 ns) + CELL(0.918 ns) = 13.597 ns; Loc. = LC_X6_Y1_N0; Fanout = 23; REG Node = 'LCD1602:inst\|state.init'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.219 ns" { LCD1602:inst|clkr LCD1602:inst|state.init } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.855 ns ( 28.35 % ) " "Info: Total cell delay = 3.855 ns ( 28.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.742 ns ( 71.65 % ) " "Info: Total interconnect delay = 9.742 ns ( 71.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.597 ns" { clk clkdelay:inst1|clkout LCD1602:inst|clkr LCD1602:inst|state.init } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.597 ns" { clk {} clk~combout {} clkdelay:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|state.init {} } { 0.000ns 0.000ns 3.085ns 3.356ns 3.301ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.852 ns" { clk clkdelay:inst1|clk_delay clkdelay:inst1|clkout LCD1602:inst|clkr LCD1602:inst|state.init } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.852 ns" { clk {} clk~combout {} clkdelay:inst1|clk_delay {} clkdelay:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|state.init {} } { 0.000ns 0.000ns 4.450ns 0.907ns 3.356ns 3.301ns } { 0.000ns 1.132ns 1.294ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.597 ns" { clk clkdelay:inst1|clkout LCD1602:inst|clkr LCD1602:inst|state.init } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.597 ns" { clk {} clk~combout {} clkdelay:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|state.init {} } { 0.000ns 0.000ns 3.085ns 3.356ns 3.301ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.923 ns - Shortest register register " "Info: - Shortest register to register delay is 0.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD1602:inst\|state.init 1 REG LC_X6_Y1_N0 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y1_N0; Fanout = 23; REG Node = 'LCD1602:inst\|state.init'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD1602:inst|state.init } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns LCD1602:inst\|state.init 2 REG LC_X6_Y1_N0 23 " "Info: 2: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = LC_X6_Y1_N0; Fanout = 23; REG Node = 'LCD1602:inst\|state.init'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { LCD1602:inst|state.init LCD1602:inst|state.init } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.923 ns ( 100.00 % ) " "Info: Total cell delay = 0.923 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { LCD1602:inst|state.init LCD1602:inst|state.init } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.923 ns" { LCD1602:inst|state.init {} LCD1602:inst|state.init {} } { 0.000ns 0.000ns } { 0.000ns 0.923ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 25 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.852 ns" { clk clkdelay:inst1|clk_delay clkdelay:inst1|clkout LCD1602:inst|clkr LCD1602:inst|state.init } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.852 ns" { clk {} clk~combout {} clkdelay:inst1|clk_delay {} clkdelay:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|state.init {} } { 0.000ns 0.000ns 4.450ns 0.907ns 3.356ns 3.301ns } { 0.000ns 1.132ns 1.294ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.597 ns" { clk clkdelay:inst1|clkout LCD1602:inst|clkr LCD1602:inst|state.init } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.597 ns" { clk {} clk~combout {} clkdelay:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|state.init {} } { 0.000ns 0.000ns 3.085ns 3.356ns 3.301ns } { 0.000ns 1.132ns 0.511ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { LCD1602:inst|state.init LCD1602:inst|state.init } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.923 ns" { LCD1602:inst|state.init {} LCD1602:inst|state.init {} } { 0.000ns 0.000ns } { 0.000ns 0.923ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk lcd_data\[0\] LCD1602:inst\|data\[0\] 22.000 ns register " "Info: tco from clock \"clk\" to destination pin \"lcd_data\[0\]\" through register \"LCD1602:inst\|data\[0\]\" is 22.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 16.852 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 16.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 27 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 27; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD_test.bdf" { { 144 0 168 160 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.450 ns) + CELL(1.294 ns) 6.876 ns clkdelay:inst1\|clk_delay 2 REG LC_X2_Y4_N9 1 " "Info: 2: + IC(4.450 ns) + CELL(1.294 ns) = 6.876 ns; Loc. = LC_X2_Y4_N9; Fanout = 1; REG Node = 'clkdelay:inst1\|clk_delay'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.744 ns" { clk clkdelay:inst1|clk_delay } "NODE_NAME" } } { "clkdelay.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/clkdelay.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.200 ns) 7.983 ns clkdelay:inst1\|clkout 3 COMB LC_X2_Y4_N3 17 " "Info: 3: + IC(0.907 ns) + CELL(0.200 ns) = 7.983 ns; Loc. = LC_X2_Y4_N3; Fanout = 17; COMB Node = 'clkdelay:inst1\|clkout'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { clkdelay:inst1|clk_delay clkdelay:inst1|clkout } "NODE_NAME" } } { "clkdelay.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/clkdelay.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.356 ns) + CELL(1.294 ns) 12.633 ns LCD1602:inst\|clkr 4 REG LC_X4_Y3_N8 19 " "Info: 4: + IC(3.356 ns) + CELL(1.294 ns) = 12.633 ns; Loc. = LC_X4_Y3_N8; Fanout = 19; REG Node = 'LCD1602:inst\|clkr'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.650 ns" { clkdelay:inst1|clkout LCD1602:inst|clkr } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.301 ns) + CELL(0.918 ns) 16.852 ns LCD1602:inst\|data\[0\] 5 REG LC_X6_Y1_N8 3 " "Info: 5: + IC(3.301 ns) + CELL(0.918 ns) = 16.852 ns; Loc. = LC_X6_Y1_N8; Fanout = 3; REG Node = 'LCD1602:inst\|data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.219 ns" { LCD1602:inst|clkr LCD1602:inst|data[0] } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.838 ns ( 28.71 % ) " "Info: Total cell delay = 4.838 ns ( 28.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.014 ns ( 71.29 % ) " "Info: Total interconnect delay = 12.014 ns ( 71.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.852 ns" { clk clkdelay:inst1|clk_delay clkdelay:inst1|clkout LCD1602:inst|clkr LCD1602:inst|data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.852 ns" { clk {} clk~combout {} clkdelay:inst1|clk_delay {} clkdelay:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|data[0] {} } { 0.000ns 0.000ns 4.450ns 0.907ns 3.356ns 3.301ns } { 0.000ns 1.132ns 1.294ns 0.200ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.772 ns + Longest register pin " "Info: + Longest register to pin delay is 4.772 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD1602:inst\|data\[0\] 1 REG LC_X6_Y1_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y1_N8; Fanout = 3; REG Node = 'LCD1602:inst\|data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD1602:inst|data[0] } "NODE_NAME" } } { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.450 ns) + CELL(2.322 ns) 4.772 ns lcd_data\[0\] 2 PIN PIN_35 0 " "Info: 2: + IC(2.450 ns) + CELL(2.322 ns) = 4.772 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'lcd_data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.772 ns" { LCD1602:inst|data[0] lcd_data[0] } "NODE_NAME" } } { "LCD_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD_test.bdf" { { 192 416 592 208 "lcd_data\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 48.66 % ) " "Info: Total cell delay = 2.322 ns ( 48.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.450 ns ( 51.34 % ) " "Info: Total interconnect delay = 2.450 ns ( 51.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.772 ns" { LCD1602:inst|data[0] lcd_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.772 ns" { LCD1602:inst|data[0] {} lcd_data[0] {} } { 0.000ns 2.450ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "16.852 ns" { clk clkdelay:inst1|clk_delay clkdelay:inst1|clkout LCD1602:inst|clkr LCD1602:inst|data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "16.852 ns" { clk {} clk~combout {} clkdelay:inst1|clk_delay {} clkdelay:inst1|clkout {} LCD1602:inst|clkr {} LCD1602:inst|data[0] {} } { 0.000ns 0.000ns 4.450ns 0.907ns 3.356ns 3.301ns } { 0.000ns 1.132ns 1.294ns 0.200ns 1.294ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.772 ns" { LCD1602:inst|data[0] lcd_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.772 ns" { LCD1602:inst|data[0] {} lcd_data[0] {} } { 0.000ns 2.450ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 16:53:28 2011 " "Info: Processing ended: Sun Nov 27 16:53:28 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
