
ubuntu-preinstalled/mountpoint:     file format elf32-littlearm


Disassembly of section .init:

00000a10 <.init>:
 a10:	push	{r3, lr}
 a14:	bl	1044 <__snprintf_chk@plt+0x454>
 a18:	pop	{r3, pc}

Disassembly of section .plt:

00000a1c <mnt_unref_table@plt-0x14>:
 a1c:	push	{lr}		; (str lr, [sp, #-4]!)
 a20:	ldr	lr, [pc, #4]	; a2c <mnt_unref_table@plt-0x4>
 a24:	add	lr, pc, lr
 a28:	ldr	pc, [lr, #8]!
 a2c:	andeq	r1, r1, r0, lsl #10

00000a30 <mnt_unref_table@plt>:
 a30:	add	ip, pc, #0, 12
 a34:	add	ip, ip, #69632	; 0x11000
 a38:	ldr	pc, [ip, #1280]!	; 0x500

00000a3c <__cxa_finalize@plt>:
 a3c:	add	ip, pc, #0, 12
 a40:	add	ip, ip, #69632	; 0x11000
 a44:	ldr	pc, [ip, #1272]!	; 0x4f8

00000a48 <mnt_new_table_from_file@plt>:
 a48:	add	ip, pc, #0, 12
 a4c:	add	ip, ip, #69632	; 0x11000
 a50:	ldr	pc, [ip, #1264]!	; 0x4f0

00000a54 <free@plt>:
 a54:	add	ip, pc, #0, 12
 a58:	add	ip, ip, #69632	; 0x11000
 a5c:	ldr	pc, [ip, #1256]!	; 0x4e8

00000a60 <ferror@plt>:
 a60:	add	ip, pc, #0, 12
 a64:	add	ip, ip, #69632	; 0x11000
 a68:	ldr	pc, [ip, #1248]!	; 0x4e0

00000a6c <_exit@plt>:
 a6c:	add	ip, pc, #0, 12
 a70:	add	ip, ip, #69632	; 0x11000
 a74:	ldr	pc, [ip, #1240]!	; 0x4d8

00000a78 <dcgettext@plt>:
 a78:	add	ip, pc, #0, 12
 a7c:	add	ip, ip, #69632	; 0x11000
 a80:	ldr	pc, [ip, #1232]!	; 0x4d0

00000a84 <__stack_chk_fail@plt>:
 a84:	add	ip, pc, #0, 12
 a88:	add	ip, ip, #69632	; 0x11000
 a8c:	ldr	pc, [ip, #1224]!	; 0x4c8

00000a90 <textdomain@plt>:
 a90:	add	ip, pc, #0, 12
 a94:	add	ip, ip, #69632	; 0x11000
 a98:	ldr	pc, [ip, #1216]!	; 0x4c0

00000a9c <err@plt>:
 a9c:	add	ip, pc, #0, 12
 aa0:	add	ip, ip, #69632	; 0x11000
 aa4:	ldr	pc, [ip, #1208]!	; 0x4b8

00000aa8 <__fpending@plt>:
 aa8:	add	ip, pc, #0, 12
 aac:	add	ip, ip, #69632	; 0x11000
 ab0:	ldr	pc, [ip, #1200]!	; 0x4b0

00000ab4 <mnt_fs_get_target@plt>:
 ab4:	add	ip, pc, #0, 12
 ab8:	add	ip, ip, #69632	; 0x11000
 abc:	ldr	pc, [ip, #1192]!	; 0x4a8

00000ac0 <__libc_start_main@plt>:
 ac0:	add	ip, pc, #0, 12
 ac4:	add	ip, ip, #69632	; 0x11000
 ac8:	ldr	pc, [ip, #1184]!	; 0x4a0

00000acc <__gmon_start__@plt>:
 acc:	add	ip, pc, #0, 12
 ad0:	add	ip, ip, #69632	; 0x11000
 ad4:	ldr	pc, [ip, #1176]!	; 0x498

00000ad8 <getopt_long@plt>:
 ad8:	add	ip, pc, #0, 12
 adc:	add	ip, ip, #69632	; 0x11000
 ae0:	ldr	pc, [ip, #1168]!	; 0x490

00000ae4 <exit@plt>:
 ae4:	add	ip, pc, #0, 12
 ae8:	add	ip, ip, #69632	; 0x11000
 aec:	ldr	pc, [ip, #1160]!	; 0x488

00000af0 <warnx@plt>:
 af0:	add	ip, pc, #0, 12
 af4:	add	ip, ip, #69632	; 0x11000
 af8:	ldr	pc, [ip, #1152]!	; 0x480

00000afc <mnt_init_debug@plt>:
 afc:	add	ip, pc, #0, 12
 b00:	add	ip, ip, #69632	; 0x11000
 b04:	ldr	pc, [ip, #1144]!	; 0x478

00000b08 <mnt_new_cache@plt>:
 b08:	add	ip, pc, #0, 12
 b0c:	add	ip, ip, #69632	; 0x11000
 b10:	ldr	pc, [ip, #1136]!	; 0x470

00000b14 <__errno_location@plt>:
 b14:	add	ip, pc, #0, 12
 b18:	add	ip, ip, #69632	; 0x11000
 b1c:	ldr	pc, [ip, #1128]!	; 0x468

00000b20 <mnt_resolve_path@plt>:
 b20:	add	ip, pc, #0, 12
 b24:	add	ip, ip, #69632	; 0x11000
 b28:	ldr	pc, [ip, #1120]!	; 0x460

00000b2c <__cxa_atexit@plt>:
 b2c:			; <UNDEFINED> instruction: 0xe7fd4778
 b30:	add	ip, pc, #0, 12
 b34:	add	ip, ip, #69632	; 0x11000
 b38:	ldr	pc, [ip, #1108]!	; 0x454

00000b3c <memset@plt>:
 b3c:	add	ip, pc, #0, 12
 b40:	add	ip, ip, #69632	; 0x11000
 b44:	ldr	pc, [ip, #1100]!	; 0x44c

00000b48 <mnt_unref_cache@plt>:
 b48:	add	ip, pc, #0, 12
 b4c:	add	ip, ip, #69632	; 0x11000
 b50:	ldr	pc, [ip, #1092]!	; 0x444

00000b54 <__printf_chk@plt>:
 b54:	add	ip, pc, #0, 12
 b58:	add	ip, ip, #69632	; 0x11000
 b5c:	ldr	pc, [ip, #1084]!	; 0x43c

00000b60 <mnt_table_set_cache@plt>:
 b60:	add	ip, pc, #0, 12
 b64:	add	ip, ip, #69632	; 0x11000
 b68:	ldr	pc, [ip, #1076]!	; 0x434

00000b6c <__fprintf_chk@plt>:
 b6c:	add	ip, pc, #0, 12
 b70:	add	ip, ip, #69632	; 0x11000
 b74:	ldr	pc, [ip, #1068]!	; 0x42c

00000b78 <mnt_table_find_target@plt>:
 b78:	add	ip, pc, #0, 12
 b7c:	add	ip, ip, #69632	; 0x11000
 b80:	ldr	pc, [ip, #1060]!	; 0x424

00000b84 <fclose@plt>:
 b84:	add	ip, pc, #0, 12
 b88:	add	ip, ip, #69632	; 0x11000
 b8c:	ldr	pc, [ip, #1052]!	; 0x41c

00000b90 <mnt_fs_get_devno@plt>:
 b90:	add	ip, pc, #0, 12
 b94:	add	ip, ip, #69632	; 0x11000
 b98:	ldr	pc, [ip, #1044]!	; 0x414

00000b9c <setlocale@plt>:
 b9c:	add	ip, pc, #0, 12
 ba0:	add	ip, ip, #69632	; 0x11000
 ba4:	ldr	pc, [ip, #1036]!	; 0x40c

00000ba8 <warn@plt>:
 ba8:	add	ip, pc, #0, 12
 bac:	add	ip, ip, #69632	; 0x11000
 bb0:	ldr	pc, [ip, #1028]!	; 0x404

00000bb4 <fputc@plt>:
 bb4:	add	ip, pc, #0, 12
 bb8:	add	ip, ip, #69632	; 0x11000
 bbc:	ldr	pc, [ip, #1020]!	; 0x3fc

00000bc0 <bindtextdomain@plt>:
 bc0:	add	ip, pc, #0, 12
 bc4:	add	ip, ip, #69632	; 0x11000
 bc8:	ldr	pc, [ip, #1012]!	; 0x3f4

00000bcc <__xstat64@plt>:
 bcc:	add	ip, pc, #0, 12
 bd0:	add	ip, ip, #69632	; 0x11000
 bd4:	ldr	pc, [ip, #1004]!	; 0x3ec

00000bd8 <fputs@plt>:
 bd8:	add	ip, pc, #0, 12
 bdc:	add	ip, ip, #69632	; 0x11000
 be0:	ldr	pc, [ip, #996]!	; 0x3e4

00000be4 <abort@plt>:
 be4:	add	ip, pc, #0, 12
 be8:	add	ip, ip, #69632	; 0x11000
 bec:	ldr	pc, [ip, #988]!	; 0x3dc

00000bf0 <__snprintf_chk@plt>:
 bf0:	add	ip, pc, #0, 12
 bf4:	add	ip, ip, #69632	; 0x11000
 bf8:	ldr	pc, [ip, #980]!	; 0x3d4

Disassembly of section .text:

00000bfc <.text>:
     bfc:	svcmi	0x00f0e92d
     c00:	svcmi	0x00d9b0a7
     c04:	beq	43d040 <__snprintf_chk@plt+0x43c450>
     c08:	addcs	r4, r0, #216, 22	; 0x36000
     c0c:			; <UNDEFINED> instruction: 0x4606447f
     c10:	ldrbmi	r4, [r0], -sp, lsl #12
     c14:	strdcs	r5, [r0, -fp]
     c18:			; <UNDEFINED> instruction: 0xf04f4cd5
     c1c:	ldmdavs	fp, {fp}
     c20:			; <UNDEFINED> instruction: 0xf04f9325
     c24:			; <UNDEFINED> instruction: 0xf7ff0300
     c28:	ldmibmi	r2, {r1, r3, r7, r8, r9, sl, fp, sp, lr, pc}^
     c2c:	ldrbtmi	r2, [ip], #-6
     c30:	movtlt	pc, #18655	; 0x48df	; <UNPREDICTABLE>
     c34:	svcmi	0x00d14479
     c38:	svc	0x00b0f7ff
     c3c:			; <UNDEFINED> instruction: 0x462049d0
     c40:	movtls	pc, #2271	; 0x8df	; <UNPREDICTABLE>
     c44:	ldrbtmi	r4, [fp], #1145	; 0x479
     c48:	svc	0x00baf7ff
     c4c:			; <UNDEFINED> instruction: 0xf7ff4620
     c50:	stmiami	sp, {r5, r8, r9, sl, fp, sp, lr, pc}^
     c54:	ldrbtmi	r4, [r9], #1151	; 0x47f
     c58:			; <UNDEFINED> instruction: 0xf0004478
     c5c:			; <UNDEFINED> instruction: 0x4640fb71
     c60:	svc	0x004cf7ff
     c64:			; <UNDEFINED> instruction: 0x463a465b
     c68:	ldrtmi	r4, [r0], -r9, lsr #12
     c6c:	andhi	pc, r0, sp, asr #17
     c70:	svc	0x0032f7ff
     c74:	strmi	r1, [r4], -r3, asr #24
     c78:	mrrccc	0, 5, sp, r6, cr0
     c7c:			; <UNDEFINED> instruction: 0xf2002c22
     c80:	ldm	pc, {r1, r2, r4, r5, r6, r7, pc}^	; <UNPREDICTABLE>
     c84:	eorseq	pc, r8, r4, lsl r0	; <UNPREDICTABLE>
     c88:	ldrshteq	r0, [r4], #4
     c8c:	ldrshteq	r0, [r4], #4
     c90:	ldrshteq	r0, [r4], #4
     c94:	ldrshteq	r0, [r4], #4
     c98:	ldrshteq	r0, [r4], #4
     c9c:	ldrshteq	r0, [r4], #4
     ca0:	ldrshteq	r0, [r1], -r4
     ca4:	ldrshteq	r0, [r4], #4
     ca8:	strdeq	r0, [ip], r4
     cac:	ldrshteq	r0, [r4], #4
     cb0:	ldrshteq	r0, [r4], #4
     cb4:	ldrshteq	r0, [r4], #4
     cb8:	ldrshteq	r0, [r4], #4
     cbc:	rscseq	r0, r4, sl, lsr #32
     cc0:	ldrshteq	r0, [r4], #4
     cc4:	ldrshteq	r0, [r4], #4
     cc8:	strdeq	r0, [r3], -r4	; <UNPREDICTABLE>
     ccc:	umullcc	pc, r8, sp, r8	; <UNPREDICTABLE>
     cd0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
     cd4:	addcc	pc, r8, sp, lsl #17
     cd8:			; <UNDEFINED> instruction: 0xf89de7c4
     cdc:			; <UNDEFINED> instruction: 0xf0433088
     ce0:			; <UNDEFINED> instruction: 0xf88d0304
     ce4:	ldr	r3, [sp, r8, lsl #1]!
     ce8:	umullcc	pc, r8, sp, r8	; <UNPREDICTABLE>
     cec:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
     cf0:	addcc	pc, r8, sp, lsl #17
     cf4:	stmibmi	r5!, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
     cf8:	andcs	r2, r0, r5, lsl #4
     cfc:			; <UNDEFINED> instruction: 0xf7ff4479
     d00:	bmi	fe8fc7f8 <__snprintf_chk@plt+0xfe8fbc08>
     d04:			; <UNDEFINED> instruction: 0xf8594ba3
     d08:	ldrbtmi	r2, [fp], #-2
     d0c:			; <UNDEFINED> instruction: 0x46016812
     d10:			; <UNDEFINED> instruction: 0xf7ff2001
     d14:	andcs	lr, r0, r0, lsr #30
     d18:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     d1c:			; <UNDEFINED> instruction: 0xf8594b9e
     d20:	ldmdavs	fp, {r0, r1, ip, sp}
     d24:	adcsmi	r1, r2, #23040	; 0x5a00
     d28:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
     d2c:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
     d30:	andcs	sl, r3, r8, lsl #20
     d34:			; <UNDEFINED> instruction: 0xf7ff9104
     d38:	orrslt	lr, r0, sl, asr #30
     d3c:	umullcc	pc, r8, sp, r8	; <UNPREDICTABLE>
     d40:			; <UNDEFINED> instruction: 0xf140075e
     d44:	strcs	r8, [r1], #-266	; 0xfffffef6
     d48:	blmi	fe2137a0 <__snprintf_chk@plt+0xfe212bb0>
     d4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     d50:	blls	95adc0 <__snprintf_chk@plt+0x95a1d0>
     d54:			; <UNDEFINED> instruction: 0xf040405a
     d58:			; <UNDEFINED> instruction: 0x462080fe
     d5c:	pop	{r0, r1, r2, r5, ip, sp, pc}
     d60:			; <UNDEFINED> instruction: 0xf89d8ff0
     d64:	ldrbeq	r2, [r5, r8, lsl #1]
     d68:	addshi	pc, r7, r0, lsl #2
     d6c:			; <UNDEFINED> instruction: 0xf0004650
     d70:			; <UNDEFINED> instruction: 0xf89df9cd
     d74:	strmi	r3, [r4], -r8, lsl #1
     d78:			; <UNDEFINED> instruction: 0xf0402800
     d7c:	ldreq	r8, [sl, lr, lsr #1]
     d80:	adcshi	pc, fp, r0, lsl #2
     d84:	ldrble	r0, [pc], #1883	; d8c <__snprintf_chk@plt+0x19c>
     d88:	andcs	r4, r5, #2179072	; 0x214000
     d8c:			; <UNDEFINED> instruction: 0xf7ff4479
     d90:	bls	13c768 <__snprintf_chk@plt+0x13bb78>
     d94:	andcs	r4, r1, r1, lsl #12
     d98:	mrc	7, 6, APSR_nzcv, cr12, cr15, {7}
     d9c:	blmi	fe07acf4 <__snprintf_chk@plt+0xfe07a104>
     da0:	stmibmi	r1, {r0, r2, r9, sp}
     da4:			; <UNDEFINED> instruction: 0xf8592000
     da8:	ldrbtmi	r3, [r9], #-3
     dac:			; <UNDEFINED> instruction: 0xf7ff681c
     db0:	strtmi	lr, [r1], -r4, ror #28
     db4:	svc	0x0010f7ff
     db8:	andcs	r4, r5, #124, 18	; 0x1f0000
     dbc:	ldrbtmi	r2, [r9], #-0
     dc0:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
     dc4:	tstcs	r1, r2, ror fp
     dc8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     dcc:			; <UNDEFINED> instruction: 0x4602681b
     dd0:			; <UNDEFINED> instruction: 0xf7ff4620
     dd4:	strtmi	lr, [r1], -ip, asr #29
     dd8:			; <UNDEFINED> instruction: 0xf7ff200a
     ddc:	ldmdbmi	r4!, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
     de0:	andcs	r2, r0, r5, lsl #4
     de4:			; <UNDEFINED> instruction: 0xf7ff4479
     de8:	strtmi	lr, [r1], -r8, asr #28
     dec:	mrc	7, 7, APSR_nzcv, cr4, cr15, {7}
     df0:	andcs	r4, r5, #112, 18	; 0x1c0000
     df4:	ldrbtmi	r2, [r9], #-0
     df8:	mrc	7, 1, APSR_nzcv, cr14, cr15, {7}
     dfc:			; <UNDEFINED> instruction: 0xf7ff4621
     e00:	stmdbmi	sp!, {r2, r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
     e04:	andcs	r2, r0, r5, lsl #4
     e08:			; <UNDEFINED> instruction: 0xf7ff4479
     e0c:			; <UNDEFINED> instruction: 0x4621ee36
     e10:	mcr	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     e14:	andcs	r4, sl, r1, lsr #12
     e18:	mcr	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     e1c:	andcs	r4, r5, #1687552	; 0x19c000
     e20:	ldrbtmi	r2, [r9], #-0
     e24:	mcr	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     e28:	andcs	r4, r5, #1654784	; 0x194000
     e2c:			; <UNDEFINED> instruction: 0x46034479
     e30:	movwls	r2, #12288	; 0x3000
     e34:	mcr	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     e38:	bmi	18d33c8 <__snprintf_chk@plt+0x18d27d8>
     e3c:	tstls	r0, r9, ror r4
     e40:	ldrbtmi	r4, [sl], #-2402	; 0xfffff69e
     e44:	ldrbtmi	r9, [r9], #-2819	; 0xfffff4fd
     e48:	andcs	r9, r1, r1
     e4c:	mcr	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     e50:	andcs	r4, r5, #1556480	; 0x17c000
     e54:	ldrbtmi	r2, [r9], #-0
     e58:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     e5c:	ldrbtmi	r4, [sl], #-2653	; 0xfffff5a3
     e60:	andcs	r4, r1, r1, lsl #12
     e64:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
     e68:			; <UNDEFINED> instruction: 0xf7ff2000
     e6c:	ldmdbmi	sl, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}^
     e70:	blmi	168968c <__snprintf_chk@plt+0x1688a9c>
     e74:			; <UNDEFINED> instruction: 0xf8594479
     e78:	andcs	r3, r0, r3
     e7c:			; <UNDEFINED> instruction: 0xf7ff681c
     e80:	blmi	10fc678 <__snprintf_chk@plt+0x10fba88>
     e84:			; <UNDEFINED> instruction: 0xf8592101
     e88:	ldmdavs	fp, {r0, r1, ip, sp}
     e8c:	strtmi	r4, [r0], -r2, lsl #12
     e90:	mcr	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     e94:			; <UNDEFINED> instruction: 0xf7ff2001
     e98:	stmdbls	ip, {r1, r2, r5, r9, sl, fp, sp, lr, pc}
     e9c:	cmnmi	r0, r1, lsl #8	; <UNPREDICTABLE>
     ea0:	svcmi	0x00c0f5b1
     ea4:	ldmdbls	r0, {r0, r1, r2, r3, r4, r5, r8, ip, lr, pc}
     ea8:	ldcls	6, cr4, [r1, #-16]
     eac:	bleq	2c8eb8 <__snprintf_chk@plt+0x2c82c8>
     eb0:	rsbsvs	pc, pc, #620756992	; 0x25000000
     eb4:	movwpl	lr, #23107	; 0x5a43
     eb8:	andeq	pc, pc, #34	; 0x22
     ebc:	vmlal.u<illegal width 8>	<illegal reg q13.5>, d17, d1[3]
     ec0:	movwmi	r2, #41227	; 0xa10b
     ec4:			; <UNDEFINED> instruction: 0xf0234946
     ec8:			; <UNDEFINED> instruction: 0x432b03ff
     ecc:			; <UNDEFINED> instruction: 0xf7ff4479
     ed0:	stccc	14, cr14, [r0], {66}	; 0x42
     ed4:	strcs	fp, [r1], #-3864	; 0xfffff0e8
     ed8:			; <UNDEFINED> instruction: 0xf013e736
     edc:			; <UNDEFINED> instruction: 0xf47f0004
     ee0:	stmdbmi	r0, {r1, r4, r5, r8, r9, sl, fp, sp, pc}^
     ee4:	strcs	r2, [r1], #-517	; 0xfffffdfb
     ee8:			; <UNDEFINED> instruction: 0xf7ff4479
     eec:	bls	13c60c <__snprintf_chk@plt+0x13ba1c>
     ef0:	strtmi	r4, [r0], -r1, lsl #12
     ef4:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     ef8:	stmdbls	r6, {r1, r2, r5, r8, r9, sl, sp, lr, pc}
     efc:	stcls	0, cr2, [r7, #-4]
     f00:			; <UNDEFINED> instruction: 0xf4250b0b
     f04:	b	10d9908 <__snprintf_chk@plt+0x10d8d18>
     f08:			; <UNDEFINED> instruction: 0xf0225305
     f0c:	sbclt	r0, sp, #-268435456	; 0xf0000000
     f10:	smlabtcs	fp, r1, r3, pc	; <UNPREDICTABLE>
     f14:	ldmdbmi	r4!, {r1, r3, r8, r9, lr}
     f18:	mvnseq	pc, #35	; 0x23
     f1c:	ldrbtmi	r4, [r9], #-811	; 0xfffffcd5
     f20:	mrc	7, 0, APSR_nzcv, cr8, cr15, {7}
     f24:	smmlaeq	r1, r0, r7, lr
     f28:	ldmdbmi	r0!, {r0, r1, r4, r6, r7, sl, ip, lr, pc}
     f2c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     f30:	stc	7, cr15, [r2, #1020]!	; 0x3fc
     f34:			; <UNDEFINED> instruction: 0xf7ff9904
     f38:			; <UNDEFINED> instruction: 0xe7caeddc
     f3c:	andcs	r4, r5, #44, 18	; 0xb0000
     f40:	ldrbtmi	r2, [r9], #-0
     f44:	ldc	7, cr15, [r8, #1020]	; 0x3fc
     f48:	ldcl	7, cr15, [r2, #1020]	; 0x3fc
     f4c:	blmi	8d33f8 <__snprintf_chk@plt+0x8d2808>
     f50:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     f54:			; <UNDEFINED> instruction: 0xf7ffe78f
     f58:	stmdbmi	r7!, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}
     f5c:	bls	108f68 <__snprintf_chk@plt+0x108378>
     f60:			; <UNDEFINED> instruction: 0xf7ff4479
     f64:	svclt	0x0000ed9c
     f68:	andeq	r1, r1, ip, lsl r3
     f6c:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
     f70:	andeq	r0, r0, sl, ror #14
     f74:	andeq	r0, r0, r8, ror r7
     f78:	andeq	r1, r1, sl, ror r1
     f7c:	andeq	r0, r0, r8, asr r9
     f80:	andeq	r0, r0, r0, asr #14
     f84:	ldrdeq	r1, [r1], -r2
     f88:	ldrdeq	r0, [r0], -r5
     f8c:	andeq	r0, r0, ip, ror #16
     f90:	andeq	r0, r0, ip, asr #1
     f94:	andeq	r0, r0, sl, ror #16
     f98:	strheq	r0, [r0], -r4
     f9c:	ldrdeq	r1, [r1], -ip
     fa0:	andeq	r0, r0, r0, ror r8
     fa4:	andeq	r0, r0, r4, asr #1
     fa8:	strdeq	r0, [r0], -sl
     fac:	strdeq	r0, [r0], -r2
     fb0:	andeq	r0, r0, r4, lsl #12
     fb4:	andeq	r0, r0, r6, lsr #12
     fb8:	andeq	r0, r0, r0, lsr #12
     fbc:	andeq	r0, r0, r6, asr #13
     fc0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     fc4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     fc8:	andeq	r0, r0, sl, asr #13
     fcc:	ldrdeq	r0, [r0], -r2
     fd0:	andeq	r0, r0, r6, ror #13
     fd4:	strdeq	r0, [r0], -sl
     fd8:	andeq	r0, r0, r0, lsl r7
     fdc:	strheq	r0, [r0], -r8
     fe0:	andeq	r0, r0, r0, lsl r7
     fe4:	strdeq	r0, [r0], -ip
     fe8:			; <UNDEFINED> instruction: 0x000006be
     fec:	muleq	r0, r6, r6
     ff0:	andeq	r0, r0, r2, ror r6
     ff4:	andeq	r0, r0, r2, lsr r6
     ff8:	andeq	r0, r0, r0, ror #12
     ffc:	bleq	3d140 <__snprintf_chk@plt+0x3c550>
    1000:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1004:	strbtmi	fp, [sl], -r2, lsl #24
    1008:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    100c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1010:	ldrmi	sl, [sl], #776	; 0x308
    1014:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1018:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    101c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1020:			; <UNDEFINED> instruction: 0xf85a4b06
    1024:	stmdami	r6, {r0, r1, ip, sp}
    1028:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    102c:	stcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    1030:	ldcl	7, cr15, [r8, #1020]	; 0x3fc
    1034:	strdeq	r0, [r1], -r8
    1038:	andeq	r0, r0, r4, lsr #1
    103c:	andeq	r0, r0, r0, asr #1
    1040:	andeq	r0, r0, r8, asr #1
    1044:	ldr	r3, [pc, #20]	; 1060 <__snprintf_chk@plt+0x470>
    1048:	ldr	r2, [pc, #20]	; 1064 <__snprintf_chk@plt+0x474>
    104c:	add	r3, pc, r3
    1050:	ldr	r2, [r3, r2]
    1054:	cmp	r2, #0
    1058:	bxeq	lr
    105c:	b	acc <__gmon_start__@plt>
    1060:	ldrdeq	r0, [r1], -r8
    1064:	strheq	r0, [r0], -ip
    1068:	blmi	1d3088 <__snprintf_chk@plt+0x1d2498>
    106c:	bmi	1d2254 <__snprintf_chk@plt+0x1d1664>
    1070:	addmi	r4, r3, #2063597568	; 0x7b000000
    1074:	andle	r4, r3, sl, ror r4
    1078:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    107c:	ldrmi	fp, [r8, -r3, lsl #2]
    1080:	svclt	0x00004770
    1084:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    1088:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    108c:			; <UNDEFINED> instruction: 0x00010eb4
    1090:	andeq	r0, r0, ip, lsr #1
    1094:	stmdbmi	r9, {r3, fp, lr}
    1098:	bmi	252280 <__snprintf_chk@plt+0x251690>
    109c:	bne	252288 <__snprintf_chk@plt+0x251698>
    10a0:	svceq	0x00cb447a
    10a4:			; <UNDEFINED> instruction: 0x01a1eb03
    10a8:	andle	r1, r3, r9, asr #32
    10ac:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    10b0:	ldrmi	fp, [r8, -r3, lsl #2]
    10b4:	svclt	0x00004770
    10b8:	andeq	r0, r1, ip, ror #30
    10bc:	andeq	r0, r1, r8, ror #30
    10c0:	andeq	r0, r1, r8, lsl #29
    10c4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    10c8:	blmi	2ae4f0 <__snprintf_chk@plt+0x2ad900>
    10cc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    10d0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    10d4:	blmi	26f688 <__snprintf_chk@plt+0x26ea98>
    10d8:	ldrdlt	r5, [r3, -r3]!
    10dc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    10e0:			; <UNDEFINED> instruction: 0xf7ff6818
    10e4:			; <UNDEFINED> instruction: 0xf7ffecac
    10e8:	blmi	1c0fec <__snprintf_chk@plt+0x1c03fc>
    10ec:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    10f0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    10f4:	andeq	r0, r1, r6, lsr pc
    10f8:	andeq	r0, r1, r8, asr lr
    10fc:	andeq	r0, r0, r8, lsr #1
    1100:	andeq	r0, r1, r2, lsr #30
    1104:	andeq	r0, r1, r6, lsl pc
    1108:	svclt	0x0000e7c4
    110c:	bmi	1113620 <__snprintf_chk@plt+0x1112a30>
    1110:	mvnsmi	lr, #737280	; 0xb4000
    1114:			; <UNDEFINED> instruction: 0xf5ad4479
    1118:	strmi	r5, [r6], -r3, lsl #27
    111c:	stmdami	r1, {r0, r1, r2, r7, ip, sp, pc}^
    1120:			; <UNDEFINED> instruction: 0xf50d588a
    1124:	ldrbtmi	r5, [r8], #-899	; 0xfffffc7d
    1128:	ldmdavs	r2, {r2, r4, r8, r9, ip, sp}
    112c:			; <UNDEFINED> instruction: 0xf04f601a
    1130:			; <UNDEFINED> instruction: 0xf7ff0200
    1134:	strmi	lr, [r4], -sl, lsl #25
    1138:			; <UNDEFINED> instruction: 0xf7ffb380
    113c:	strmi	lr, [r5], -r6, ror #25
    1140:	strtmi	r4, [r9], -r0, lsr #12
    1144:	stc	7, cr15, [ip, #-1020]	; 0xfffffc04
    1148:			; <UNDEFINED> instruction: 0xf7ff4628
    114c:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    1150:	strtmi	r2, [r0], -r1, lsl #4
    1154:	ldc	7, cr15, [r0, #-1020]	; 0xfffffc04
    1158:	mvnlt	r4, r5, lsl #12
    115c:	stc	7, cr15, [sl], #1020	; 0x3fc
    1160:	strtmi	fp, [r8], -r8, asr #3
    1164:			; <UNDEFINED> instruction: 0xf7ff2500
    1168:	stmib	r6, {r2, r4, r8, sl, fp, sp, lr, pc}^
    116c:	strtmi	r0, [r0], -r2, lsl #2
    1170:	mrrc	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    1174:			; <UNDEFINED> instruction: 0xf50d492c
    1178:	bmi	a55f8c <__snprintf_chk@plt+0xa5539c>
    117c:	ldrbtmi	r3, [r9], #-788	; 0xfffffcec
    1180:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    1184:	subsmi	r6, r1, sl, lsl r8
    1188:	strtmi	sp, [r8], -r6, asr #2
    118c:	cfstr32pl	mvfx15, [r3, #52]	; 0x34
    1190:	pop	{r0, r1, r2, ip, sp, pc}
    1194:			; <UNDEFINED> instruction: 0xf04f83f0
    1198:			; <UNDEFINED> instruction: 0xe7e835ff
    119c:	ldmdavs	r0!, {r0, r9, sl, lr}
    11a0:	ldc	7, cr15, [lr], #1020	; 0x3fc
    11a4:	cmnlt	r0, #4, 12	; 0x400000
    11a8:	bmi	8129b4 <__snprintf_chk@plt+0x811dc4>
    11ac:			; <UNDEFINED> instruction: 0xf44fad1d
    11b0:	smlabbls	r1, r0, r3, r5
    11b4:			; <UNDEFINED> instruction: 0x4619447a
    11b8:	strtmi	r9, [r8], -r0, lsl #4
    11bc:			; <UNDEFINED> instruction: 0xf7ff2201
    11c0:			; <UNDEFINED> instruction: 0x4603ed18
    11c4:	ldrmi	r4, [ip], -r0, lsr #12
    11c8:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    11cc:	svcpl	0x0080f5b4
    11d0:			; <UNDEFINED> instruction: 0xf04fd302
    11d4:			; <UNDEFINED> instruction: 0xe7cd35ff
    11d8:	strtmi	sl, [r9], -r2, lsl #30
    11dc:	stcge	0, cr2, [r6], {3}
    11e0:			; <UNDEFINED> instruction: 0xf7ff463a
    11e4:			; <UNDEFINED> instruction: 0x4605ecf4
    11e8:	mvnsle	r2, r0, lsl #16
    11ec:	ldrdeq	lr, [r4, -r6]
    11f0:	movwcs	lr, #18772	; 0x4954
    11f4:	svclt	0x00084299
    11f8:	mulle	r4, r0, r2
    11fc:	smlabteq	r2, r6, r9, lr
    1200:	ldmdavs	r1!, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    1204:	ldmib	r6, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    1208:	ldmib	r4, {r2, r3, r4, r8, r9, sp}^
    120c:	strbmi	r8, [fp, #-2324]	; 0xfffff6ec
    1210:	strbmi	fp, [r2, #-3848]	; 0xfffff0f8
    1214:	ubfx	sp, sp, #3, #18
    1218:	ldc	7, cr15, [r4], #-1020	; 0xfffffc04
    121c:	andeq	r0, r1, r4, lsl lr
    1220:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1224:	andeq	r0, r0, r2, lsr r2
    1228:	andeq	r0, r1, sl, lsr #27
    122c:			; <UNDEFINED> instruction: 0x000001bc
    1230:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    1234:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    1238:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    123c:			; <UNDEFINED> instruction: 0xf7ff4620
    1240:			; <UNDEFINED> instruction: 0x4607ec34
    1244:			; <UNDEFINED> instruction: 0xf7ff4620
    1248:	strmi	lr, [r6], -ip, lsl #24
    124c:			; <UNDEFINED> instruction: 0xf7ff4620
    1250:			; <UNDEFINED> instruction: 0x4604ec9a
    1254:			; <UNDEFINED> instruction: 0xb128bb66
    1258:	mrrc	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    125c:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    1260:	tstle	r7, r9, lsl #22
    1264:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    1268:			; <UNDEFINED> instruction: 0x4620681c
    126c:	ldc	7, cr15, [ip], {255}	; 0xff
    1270:	strtmi	r4, [r0], -r6, lsl #12
    1274:	bl	ffd3f278 <__snprintf_chk@plt+0xffd3e688>
    1278:	strtmi	r4, [r0], -r5, lsl #12
    127c:	stc	7, cr15, [r2], {255}	; 0xff
    1280:	bllt	f52a98 <__snprintf_chk@plt+0xf51ea8>
    1284:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    1288:	mcrr	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    128c:	blcs	25b2a0 <__snprintf_chk@plt+0x25a6b0>
    1290:	ldfltp	f5, [r8, #44]!	; 0x2c
    1294:	rscle	r2, r5, r0, lsr #22
    1298:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    129c:	andcs	r2, r0, r5, lsl #4
    12a0:			; <UNDEFINED> instruction: 0xf7ff4479
    12a4:			; <UNDEFINED> instruction: 0xf7ffebea
    12a8:	andcs	lr, r1, r0, lsl #25
    12ac:	bl	ff7bf2b0 <__snprintf_chk@plt+0xff7be6c0>
    12b0:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    12b4:	stccs	8, cr6, [r0], {3}
    12b8:	blcs	835a70 <__snprintf_chk@plt+0x834e80>
    12bc:	andvs	fp, r4, r8, lsl pc
    12c0:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    12c4:	andcs	r2, r0, r5, lsl #4
    12c8:			; <UNDEFINED> instruction: 0xf7ff4479
    12cc:			; <UNDEFINED> instruction: 0xf7ffebd6
    12d0:			; <UNDEFINED> instruction: 0xe7eaec10
    12d4:	mvnle	r2, r0, lsl #16
    12d8:	ldc	7, cr15, [ip], {255}	; 0xff
    12dc:	blcs	81b2f0 <__snprintf_chk@plt+0x81a700>
    12e0:	andvs	fp, r4, r8, lsl pc
    12e4:	svclt	0x0000e7e1
    12e8:	strdeq	r0, [r1], -r2
    12ec:	andeq	r0, r0, r4, asr #1
    12f0:	strheq	r0, [r0], -r8
    12f4:	ldrdeq	r0, [r0], -r8
    12f8:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    12fc:	mvnsmi	lr, #737280	; 0xb4000
    1300:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1304:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1308:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    130c:	bl	fe03f310 <__snprintf_chk@plt+0xfe03e720>
    1310:	blne	1d9250c <__snprintf_chk@plt+0x1d9191c>
    1314:	strhle	r1, [sl], -r6
    1318:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    131c:	svccc	0x0004f855
    1320:	strbmi	r3, [sl], -r1, lsl #8
    1324:	ldrtmi	r4, [r8], -r1, asr #12
    1328:	adcmi	r4, r6, #152, 14	; 0x2600000
    132c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1330:	svclt	0x000083f8
    1334:			; <UNDEFINED> instruction: 0x00010ab2
    1338:	andeq	r0, r1, r8, lsr #21
    133c:	svclt	0x00004770
    1340:	tstcs	r0, r2, lsl #22
    1344:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    1348:	bllt	ffc3f34c <__snprintf_chk@plt+0xffc3e75c>
    134c:			; <UNDEFINED> instruction: 0x00010cbc

Disassembly of section .fini:

00001350 <.fini>:
    1350:	push	{r3, lr}
    1354:	pop	{r3, pc}
