$date
	Sat May  8 13:09:54 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module rhs_tb $end
$var wire 8 ! rhs_out [7:0] $end
$var reg 1 " clk $end
$var reg 8 # lhs_in [7:0] $end
$var reg 1 $ reset $end
$var reg 8 % rhs_in [7:0] $end
$var reg 4 & rhs_op [3:0] $end
$scope module rhs1 $end
$var wire 1 " clk $end
$var wire 8 ' lhs_in [7:0] $end
$var wire 4 ( operation [3:0] $end
$var wire 8 ) rhs_in [7:0] $end
$var reg 8 * out [7:0] $end
$upscope $end
$scope task assert_operation $end
$var reg 8 + expected [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
b11111111 )
b0 (
b11111111 '
b0 &
b11111111 %
0$
b11111111 #
0"
bx !
$end
#5000
b0 !
b0 *
1"
#10000
0"
#15000
1"
b11001100 %
b11001100 )
b10101010 #
b10101010 '
#20000
0"
#25000
1"
#30000
0"
#35000
1"
b0 +
#40000
0"
#45000
b10001 !
b10001 *
1"
b1 &
b1 (
#50000
0"
#55000
1"
b10001 +
#60000
0"
#65000
b100010 !
b100010 *
1"
b10 &
b10 (
#70000
0"
#75000
1"
b100010 +
#80000
0"
#85000
b110011 !
b110011 *
1"
b11 &
b11 (
#90000
0"
#95000
1"
b110011 +
#100000
0"
#105000
b1000100 !
b1000100 *
1"
b100 &
b100 (
#110000
0"
#115000
1"
b1000100 +
#120000
0"
#125000
b1010101 !
b1010101 *
1"
b101 &
b101 (
#130000
0"
#135000
1"
b1010101 +
#140000
0"
#145000
b1100110 !
b1100110 *
1"
b110 &
b110 (
#150000
0"
#155000
1"
b1100110 +
#160000
0"
#165000
b1110111 !
b1110111 *
1"
b111 &
b111 (
#170000
0"
#175000
1"
b1110111 +
#180000
0"
#185000
b10001000 !
b10001000 *
1"
b1000 &
b1000 (
#190000
0"
#195000
1"
b10001000 +
#200000
0"
#205000
b10011001 !
b10011001 *
1"
b1001 &
b1001 (
#210000
0"
#215000
1"
b10011001 +
#220000
0"
#225000
b10101010 !
b10101010 *
1"
b1010 &
b1010 (
#230000
0"
#235000
1"
b10101010 +
#240000
0"
#245000
b10111011 !
b10111011 *
1"
b1011 &
b1011 (
#250000
0"
#255000
1"
b10111011 +
#260000
0"
#265000
b11001100 !
b11001100 *
1"
b1100 &
b1100 (
#270000
0"
#275000
1"
b11001100 +
#280000
0"
#285000
b11011101 !
b11011101 *
1"
b1101 &
b1101 (
#290000
0"
#295000
1"
b11011101 +
#300000
0"
#305000
b11101110 !
b11101110 *
1"
b1110 &
b1110 (
#310000
0"
#315000
1"
b11101110 +
#320000
0"
#325000
b11111111 !
b11111111 *
1"
b1111 &
b1111 (
#330000
0"
#335000
1"
b11111111 +
#340000
0"
#345000
1"
