// Seed: 2510757195
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2
);
  type_4(
      id_1, 1, id_0
  );
endmodule
