#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Apr 25 21:16:55 2017
# Process ID: 8588
# Current directory: /home/gsc/zynq7000/projects/hardware_design/zed_dma
# Command line: vivado zed_dma.xpr
# Log file: /home/gsc/zynq7000/projects/hardware_design/zed_dma/vivado.log
# Journal file: /home/gsc/zynq7000/projects/hardware_design/zed_dma/vivado.jou
#-----------------------------------------------------------
start_gui
open_project zed_dma.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gsc/zynq7000/projects/hardware_design/ip/project/par/project_iis_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gsc/zynq7000/projects/hardware_design/ip/project/par/iis_gen_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gsc/zynq7000/projects/hardware_design/ip/project/par/project_int_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/gsc/zynq7000/projects/hardware_design/ip/project/par/iis_axi_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5883.406 ; gain = 143.379 ; free physical = 120 ; free virtual = 12699
open_bd_design {/home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/dma.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:user:I2S_AXI4:1.0 - I2S_AXI4_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /I2S_AXI4_0/axi_aclk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /rst_ps7_0_100M/interconnect_aresetn(rst) and /I2S_AXI4_0/axi_aresetn(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Successfully read diagram <dma> from BD file </home/gsc/zynq7000/projects/hardware_design/zed_dma/zed_dma.srcs/sources_1/bd/dma/dma.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 25 23:04:39 2017...
