# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../../../APPS/Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../bitserial_axi.srcs/sources_1/imports/src/bitserial_nn/bitserial_nn.sv" \
"../../../../bitserial_axi.srcs/sources_1/imports/src/input_buffer/input_buffer.sv" \
"../../../../bitserial_axi.srcs/sources_1/imports/src/mac_engine/mac_engine.sv" \
"../../../../bitserial_axi.srcs/sources_1/imports/src/relu_activation/relu_activation.sv" \
"../../../../bitserial_axi.srcs/sources_1/imports/src/wmem_hidden/wmem_hidden.sv" \
"../../../../bitserial_axi.srcs/sim_1/imports/src/bitserial_nn/tb_bitserial_nn.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
