 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : cal_phase
Version: L-2016.03-SP1
Date   : Sun Nov 28 21:11:44 2021
****************************************

Operating Conditions: slow_125_1.62   Library: ssc_core_slow
Wire Load Model Mode: enclosed

  Startpoint: vin_vld (input port clocked by clk)
  Endpoint: calvn/clk_gate_SumXinReg_reg/latch
            (negative level-sensitive latch clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          10KGATES              ssc_core_slow
  cal_vn             5KGATES               ssc_core_slow

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       2.00       2.00
  input external delay                                              4.00       6.00 f
  vin_vld (in)                                            1.00      0.00       6.00 f
  vin_vld (net)                                 1                   0.00       6.00 f
  calvn/vin_vld (cal_vn)                                            0.00       6.00 f
  calvn/vin_vld (net)                                               0.00       6.00 f
  calvn/U52/Y (and2a15)                                   0.09      0.36       6.36 f
  calvn/N4 (net)                                2                   0.00       6.36 f
  calvn/clk_gate_SumXinReg_reg/EN (SNPS_CLOCK_GATE_HIGH_cal_vn_1)     0.00     6.36 f
  calvn/clk_gate_SumXinReg_reg/EN (net)                             0.00       6.36 f
  calvn/clk_gate_SumXinReg_reg/latch/D (ldf1b3)           0.09      0.00       6.36 f
  data arrival time                                                            6.36

  clock clk (fall edge)                                             5.00       5.00
  clock network delay (ideal)                                       2.00       7.00
  clock uncertainty                                                -1.00       6.00
  calvn/clk_gate_SumXinReg_reg/latch/G (ldf1b3)                     0.00       6.00 f
  time borrowed from endpoint                                       0.36       6.36
  data required time                                                           6.36
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           6.36
  data arrival time                                                           -6.36
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00

  Time Borrowing Information
  ------------------------------------------------------------------------
  clk nominal pulse width                                           5.00   
  library setup time                                               -0.49   
  ------------------------------------------------------------------------
  max time borrow                                                   4.51   
  ------------------------------------------------------------------------
  actual time borrow                                                0.36   
  clock uncertainty                                                -1.00   
  ------------------------------------------------------------------------
  time given to startpoint                                         -0.64   
  ------------------------------------------------------------------------


  Startpoint: res_last_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res[0] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          10KGATES              ssc_core_slow

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        2.00       2.00
  res_last_reg_0_/CLK (fdf2a3)             1.00      0.00       2.00 r
  res_last_reg_0_/Q (fdf2a3)               0.55      0.88       2.88 r
  res[0] (net)                   1                   0.00       2.88 r
  res[0] (out)                             0.55      0.00       2.88 r
  data arrival time                                             2.88

  clock clk (rise edge)                             10.00      10.00
  clock network delay (ideal)                        2.00      12.00
  clock uncertainty                                 -1.00      11.00
  output external delay                             -6.00       5.00
  data required time                                            5.00
  ------------------------------------------------------------------------------------------
  data required time                                            5.00
  data arrival time                                            -2.88
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   2.12


  Startpoint: dot/mac_cnt_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dot/psum2_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cal_phase          10KGATES              ssc_core_slow
  dotVn              5KGATES               ssc_core_slow
  s_table            5KGATES               ssc_core_slow

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        2.00       2.00
  dot/mac_cnt_reg_1_/CLK (fdf2a9)          1.00      0.00       2.00 r
  dot/mac_cnt_reg_1_/Q (fdf2a9)            0.43      0.90       2.90 r
  dot/mac_cnt[1] (net)           9                   0.00       2.90 r
  dot/U247/Y (inv1a3)                      0.16      0.11       3.01 f
  dot/n116 (net)                 1                   0.00       3.01 f
  dot/U248/Y (and2c6)                      0.21      0.14       3.15 r
  dot/n117 (net)                 1                   0.00       3.15 r
  dot/U249/Y (clk1b6)                      0.14      0.11       3.25 f
  dot/n118 (net)                 1                   0.00       3.25 f
  dot/U250/Y (inv1a15)                     0.33      0.19       3.44 r
  dot/n274 (net)                17                   0.00       3.44 r
  dot/U285/Y (oa4f3)                       0.22      0.12       3.57 f
  dot/n245 (net)                 1                   0.00       3.57 f
  dot/U287/Y (oa1f3)                       0.29      0.19       3.76 r
  dot/n246 (net)                 1                   0.00       3.76 r
  dot/U288/Y (oa1f3)                       0.17      0.08       3.84 f
  dot/n248 (net)                 1                   0.00       3.84 f
  dot/U289/Y (ao1f3)                       0.38      0.13       3.96 r
  dot/n_zz_4_1_ (net)            1                   0.00       3.96 r
  dot/table_1/din[1] (s_table)                       0.00       3.96 r
  dot/table_1/din[1] (net)                           0.00       3.96 r
  dot/table_1/U48/Y (buf1a15)              0.36      0.30       4.26 r
  dot/table_1/n269 (net)        11                   0.00       4.26 r
  dot/table_1/U74/Y (and2c9)               0.14      0.10       4.36 f
  dot/table_1/n352 (net)         5                   0.00       4.36 f
  dot/table_1/U244/CO (ha1a3)              0.11      0.25       4.62 f
  dot/table_1/n93 (net)          1                   0.00       4.62 f
  dot/table_1/U243/CO (ha1a3)              0.11      0.25       4.86 f
  dot/table_1/n91 (net)          1                   0.00       4.86 f
  dot/table_1/U242/S (ha1a3)               0.32      0.53       5.39 f
  dot/table_1/n286 (net)         4                   0.00       5.39 f
  dot/table_1/U250/Y (inv1a3)              0.15      0.12       5.51 r
  dot/table_1/n119 (net)         1                   0.00       5.51 r
  dot/table_1/U29/Y (ao1d2)                0.20      0.19       5.70 r
  dot/table_1/n121 (net)         1                   0.00       5.70 r
  dot/table_1/U46/Y (or2c3)                0.20      0.13       5.83 f
  dot/table_1/n304 (net)         1                   0.00       5.83 f
  dot/table_1/U371/CO (fa1a2)              0.20      0.36       6.19 f
  dot/table_1/n322 (net)         1                   0.00       6.19 f
  dot/table_1/U385/CO (fa1a2)              0.20      0.36       6.56 f
  dot/table_1/n338 (net)         1                   0.00       6.56 f
  dot/table_1/U397/CO (fa1a2)              0.23      0.39       6.94 f
  dot/table_1/n361 (net)         2                   0.00       6.94 f
  dot/table_1/U252/Y (ao1d3)               0.16      0.13       7.07 r
  dot/table_1/n124 (net)         1                   0.00       7.07 r
  dot/table_1/U45/Y (or2c3)                0.21      0.12       7.19 f
  dot/table_1/n209 (net)         1                   0.00       7.19 f
  dot/table_1/U301/CO (fa1a2)              0.30      0.44       7.63 f
  dot/table_1/n249 (net)         3                   0.00       7.63 f
  dot/table_1/U255/Y (or2c3)               0.16      0.13       7.76 r
  dot/table_1/n126 (net)         1                   0.00       7.76 r
  dot/table_1/U43/Y (or3d3)                0.27      0.17       7.92 f
  dot/table_1/n150 (net)         1                   0.00       7.92 f
  dot/table_1/U268/CO (fa1a2)              0.21      0.39       8.31 f
  dot/table_1/n168 (net)         1                   0.00       8.31 f
  dot/table_1/U274/CO (fa1a3)              0.19      0.38       8.69 f
  dot/table_1/n228 (net)         2                   0.00       8.69 f
  dot/table_1/U82/Y (or2b2)                0.20      0.15       8.84 r
  dot/table_1/n169 (net)         1                   0.00       8.84 r
  dot/table_1/U81/Y (or2c3)                0.28      0.18       9.02 f
  dot/table_1/n177 (net)         2                   0.00       9.02 f
  dot/table_1/U275/Y (xor3b3)              0.19      0.30       9.32 f
  dot/table_1/n189 (net)         2                   0.00       9.32 f
  dot/table_1/U3/Y (or2c1)                 0.44      0.25       9.57 r
  dot/table_1/n170 (net)         1                   0.00       9.57 r
  dot/table_1/U52/Y (ao2i3)                0.36      0.26       9.84 f
  dot/table_1/s2[15] (net)       2                   0.00       9.84 f
  dot/table_1/s2[15] (s_table)                       0.00       9.84 f
  dot/table_1_s2[15] (net)                           0.00       9.84 f
  dot/U61/Y (and2c3)                       0.49      0.31      10.14 r
  dot/n139 (net)                 2                   0.00      10.14 r
  dot/U17/Y (inv1a1)                       0.17      0.11      10.25 f
  dot/n141 (net)                 1                   0.00      10.25 f
  dot/U11/Y (or2c1)                        0.67      0.36      10.62 r
  dot/n143 (net)                 1                   0.00      10.62 r
  dot/U73/Y (xor2a2)                       0.27      0.25      10.87 f
  dot/N95 (net)                  1                   0.00      10.87 f
  dot/psum2_reg_15_/D (fdf2a3)             0.27      0.00      10.87 f
  data arrival time                                            10.87

  clock clk (rise edge)                             10.00      10.00
  clock network delay (ideal)                        2.00      12.00
  clock uncertainty                                 -1.00      11.00
  dot/psum2_reg_15_/CLK (fdf2a3)                     0.00      11.00 r
  library setup time                                -0.13      10.87
  data required time                                           10.87
  ------------------------------------------------------------------------------------------
  data required time                                           10.87
  data arrival time                                           -10.87
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   0.00


1
