Design for Serial Peripheral Interface protocol
Hardware Descriptive Language: Verilog
Hardware Verification Language: SystemVerilog
Project Description:
  Two modules: MASTER module and SLAVE module
  internal clock for the functioning
  Input Ports: clk, rst, new_data, d_in(12 bit)
  Output Ports: done, dout(12 bit)
