
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2831.594 ; gain = 2.020 ; free physical = 302132 ; free virtual = 385913
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore" "*.svh"]] 
# }
# synth_design -top noekeon \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top noekeon -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 42337
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2831.742 ; gain = 0.000 ; free physical = 301136 ; free virtual = 384962
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'noekeon' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/noekeon.vhd:38]
INFO: [Synth 8-3491] module 'rc_gen' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/rc_gen.vhd:20' bound to instance 'RC_GEN_0' of component 'rc_gen' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/noekeon.vhd:132]
INFO: [Synth 8-638] synthesizing module 'rc_gen' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/rc_gen.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'rc_gen' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/rc_gen.vhd:27]
INFO: [Synth 8-3491] module 'round_f' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/round_f.vhd:20' bound to instance 'ROUND_F_0' of component 'round_f' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/noekeon.vhd:136]
INFO: [Synth 8-638] synthesizing module 'round_f' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/round_f.vhd:38]
INFO: [Synth 8-3491] module 'theta' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/theta.vhd:20' bound to instance 'THETA_0' of component 'theta' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/round_f.vhd:116]
INFO: [Synth 8-638] synthesizing module 'theta' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/theta.vhd:39]
INFO: [Synth 8-3491] module 't_m_1' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/t_m_1.vhd:20' bound to instance 'T_M_1_0' of component 't_m_1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/theta.vhd:87]
INFO: [Synth 8-638] synthesizing module 't_m_1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/t_m_1.vhd:30]
INFO: [Synth 8-256] done synthesizing module 't_m_1' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/t_m_1.vhd:30]
INFO: [Synth 8-3491] module 't_m_2' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/t_m_2.vhd:20' bound to instance 'T_M_2_0' of component 't_m_2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/theta.vhd:88]
INFO: [Synth 8-638] synthesizing module 't_m_2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/t_m_2.vhd:36]
INFO: [Synth 8-256] done synthesizing module 't_m_2' (3#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/t_m_2.vhd:36]
INFO: [Synth 8-3491] module 't_m_3' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/t_m_3.vhd:20' bound to instance 'T_M_1_1' of component 't_m_3' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/theta.vhd:89]
INFO: [Synth 8-638] synthesizing module 't_m_3' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/t_m_3.vhd:30]
INFO: [Synth 8-256] done synthesizing module 't_m_3' (4#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/t_m_3.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'theta' (5#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/theta.vhd:39]
INFO: [Synth 8-3491] module 'pi_1' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/pi_1.vhd:20' bound to instance 'PI_1_0' of component 'pi_1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/round_f.vhd:132]
INFO: [Synth 8-638] synthesizing module 'pi_1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/pi_1.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'pi_1' (6#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/pi_1.vhd:29]
INFO: [Synth 8-3491] module 'gamma' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/gamma.vhd:21' bound to instance 'GAMMA_0' of component 'gamma' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/round_f.vhd:139]
INFO: [Synth 8-638] synthesizing module 'gamma' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/gamma.vhd:34]
INFO: [Synth 8-3491] module 'g_m_1' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/g_m_1.vhd:20' bound to instance 'G_M_1_0' of component 'g_m_1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/gamma.vhd:95]
INFO: [Synth 8-638] synthesizing module 'g_m_1' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/g_m_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'g_m_1' (7#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/g_m_1.vhd:28]
INFO: [Synth 8-3491] module 'g_m_2' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/g_m_2.vhd:20' bound to instance 'G_M_2_0' of component 'g_m_2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/gamma.vhd:96]
INFO: [Synth 8-638] synthesizing module 'g_m_2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/g_m_2.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'g_m_2' (8#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/g_m_2.vhd:28]
INFO: [Synth 8-3491] module 'g_m_3' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/g_m_3.vhd:20' bound to instance 'G_M_3_0' of component 'g_m_3' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/gamma.vhd:97]
INFO: [Synth 8-638] synthesizing module 'g_m_3' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/g_m_3.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'g_m_3' (9#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/g_m_3.vhd:28]
INFO: [Synth 8-3491] module 'g_m_4' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/g_m_4.vhd:20' bound to instance 'G_M_4_0' of component 'g_m_4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/gamma.vhd:98]
INFO: [Synth 8-638] synthesizing module 'g_m_4' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/g_m_4.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'g_m_4' (10#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/g_m_4.vhd:29]
INFO: [Synth 8-3491] module 'g_m_5' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/g_m_5.vhd:29' bound to instance 'G_M_5_0' of component 'g_m_5' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/gamma.vhd:99]
INFO: [Synth 8-638] synthesizing module 'g_m_5' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/g_m_5.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'g_m_5' (11#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/g_m_5.vhd:37]
INFO: [Synth 8-3491] module 'g_m_6' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/g_m_6.vhd:20' bound to instance 'G_M_6_0' of component 'g_m_6' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/gamma.vhd:100]
INFO: [Synth 8-638] synthesizing module 'g_m_6' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/g_m_6.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'g_m_6' (12#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/g_m_6.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'gamma' (13#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/gamma.vhd:34]
INFO: [Synth 8-3491] module 'pi_2' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/pi_2.vhd:35' bound to instance 'PI_2_0' of component 'pi_2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/round_f.vhd:149]
INFO: [Synth 8-638] synthesizing module 'pi_2' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/pi_2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'pi_2' (14#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/pi_2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'round_f' (15#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/round_f.vhd:38]
INFO: [Synth 8-3491] module 'output_trans' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/output_trans.vhd:20' bound to instance 'OUT_TRANS_0' of component 'output_trans' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/noekeon.vhd:184]
INFO: [Synth 8-638] synthesizing module 'output_trans' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/output_trans.vhd:38]
INFO: [Synth 8-3491] module 'theta' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/theta.vhd:20' bound to instance 'THETA_0' of component 'theta' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/output_trans.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'output_trans' (16#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/output_trans.vhd:38]
INFO: [Synth 8-3491] module 'theta' declared at '/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/theta.vhd:20' bound to instance 'THETA_DECRYPT_0' of component 'theta' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/noekeon.vhd:200]
INFO: [Synth 8-256] done synthesizing module 'noekeon' (17#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/noekeon.vhd:38]
WARNING: [Synth 8-7129] Port clk in module t_m_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module t_m_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module t_m_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module g_m_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module g_m_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module g_m_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module g_m_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module g_m_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module g_m_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2831.742 ; gain = 0.000 ; free physical = 299399 ; free virtual = 383230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2831.742 ; gain = 0.000 ; free physical = 299633 ; free virtual = 383463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 299578 ; free virtual = 383408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 299395 ; free virtual = 383226
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 38    
	   3 Input     32 Bit         XORs := 6     
	   4 Input     32 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 12    
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clk in module t_m_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module t_m_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module t_m_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module g_m_4 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 298199 ; free virtual = 382041
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 298905 ; free virtual = 382754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 298619 ; free virtual = 382497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 298159 ; free virtual = 382030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 298181 ; free virtual = 382052
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 298391 ; free virtual = 382262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 298373 ; free virtual = 382244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 298364 ; free virtual = 382236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 298346 ; free virtual = 382218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |    65|
|3     |LUT3 |    82|
|4     |LUT4 |   186|
|5     |LUT5 |   292|
|6     |LUT6 |   176|
|7     |FDRE |   263|
|8     |FDSE |     1|
|9     |IBUF |   259|
|10    |OBUF |   128|
+------+-----+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |  1453|
|2     |  RC_GEN_0 |rc_gen |   585|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 298337 ; free virtual = 382209
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 298307 ; free virtual = 382179
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2839.602 ; gain = 7.859 ; free physical = 298303 ; free virtual = 382174
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2860.703 ; gain = 0.000 ; free physical = 298155 ; free virtual = 382037
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.703 ; gain = 0.000 ; free physical = 298601 ; free virtual = 382477
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c44b2c5
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2860.703 ; gain = 29.109 ; free physical = 298800 ; free virtual = 382675
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/util_temp_noekeon_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/timing_temp_noekeon_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2966.371 ; gain = 105.668 ; free physical = 299690 ; free virtual = 383579
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/power_temp_noekeon_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/noekeoncore/power_temp_noekeon_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:56:23 2022...
real 72.29
user 79.94
sys 5.76
