-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity SMM_CIF_0_2_SMM_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_stream_a_TVALID : IN STD_LOGIC;
    in_stream_a_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_stream_a_TREADY : OUT STD_LOGIC;
    B_ROW_load : IN STD_LOGIC_VECTOR (31 downto 0);
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_we0 : OUT STD_LOGIC;
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_we0 : OUT STD_LOGIC;
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_we0 : OUT STD_LOGIC;
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_we0 : OUT STD_LOGIC;
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_we0 : OUT STD_LOGIC;
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_we0 : OUT STD_LOGIC;
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_we0 : OUT STD_LOGIC;
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_we0 : OUT STD_LOGIC;
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_we0 : OUT STD_LOGIC;
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_we0 : OUT STD_LOGIC;
    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_we0 : OUT STD_LOGIC;
    SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ce0 : OUT STD_LOGIC;
    SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_we0 : OUT STD_LOGIC;
    SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_ce0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_we0 : OUT STD_LOGIC;
    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of SMM_CIF_0_2_SMM_CIF_0_2_Pipeline_VITIS_LOOP_140_6 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv10_320 : STD_LOGIC_VECTOR (9 downto 0) := "1100100000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln140_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln143_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op99_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal in_stream_a_TDATA_blk_n : STD_LOGIC;
    signal zext_ln140_1_fu_740_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_addr_gep_fu_512_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_addr_gep_fu_519_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_addr_gep_fu_526_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_addr_gep_fu_533_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_addr_gep_fu_540_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_addr_gep_fu_547_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_addr_gep_fu_554_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_addr_gep_fu_561_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_addr_gep_fu_568_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_addr_gep_fu_575_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_addr_gep_fu_582_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_addr_gep_fu_589_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_s_gep_fu_596_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_addr_gep_fu_603_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_addr_gep_fu_610_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_addr_gep_fu_617_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_addr_gep_fu_624_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_gep_fu_631_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_addr_gep_fu_638_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_addr_gep_fu_645_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_addr_gep_fu_652_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_addr_gep_fu_659_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_s_40_gep_fu_666_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_addr_gep_fu_673_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_addr_gep_fu_680_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_fu_146 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln140_fu_726_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln2_fu_794_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln145_fu_810_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln140_fu_736_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln140_fu_732_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_621 : BOOLEAN;
    signal ap_condition_624 : BOOLEAN;
    signal ap_condition_627 : BOOLEAN;
    signal ap_condition_630 : BOOLEAN;
    signal ap_condition_633 : BOOLEAN;
    signal ap_condition_636 : BOOLEAN;
    signal ap_condition_639 : BOOLEAN;
    signal ap_condition_642 : BOOLEAN;
    signal ap_condition_645 : BOOLEAN;
    signal ap_condition_648 : BOOLEAN;
    signal ap_condition_651 : BOOLEAN;
    signal ap_condition_654 : BOOLEAN;
    signal ap_condition_657 : BOOLEAN;
    signal ap_condition_660 : BOOLEAN;
    signal ap_condition_663 : BOOLEAN;
    signal ap_condition_666 : BOOLEAN;
    signal ap_condition_669 : BOOLEAN;
    signal ap_condition_672 : BOOLEAN;
    signal ap_condition_675 : BOOLEAN;
    signal ap_condition_678 : BOOLEAN;
    signal ap_condition_681 : BOOLEAN;
    signal ap_condition_684 : BOOLEAN;
    signal ap_condition_687 : BOOLEAN;
    signal ap_condition_690 : BOOLEAN;
    signal ap_condition_543 : BOOLEAN;
    signal ap_condition_560 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component SMM_CIF_0_2_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component SMM_CIF_0_2_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    j_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((icmp_ln140_fu_720_p2 = ap_const_lv1_0)) then 
                    j_fu_146 <= add_ln140_fu_726_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_146 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_s_40_gep_fu_666_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
    SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_s_gep_fu_596_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_s_gep_fu_596_p3, ap_condition_621)
    begin
        if ((ap_const_boolean_1 = ap_condition_621)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_address0 <= SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_s_gep_fu_596_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_address0 <= "XXXXX";
            end if;
        else 
            SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_address0 <= "XXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_C) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_C) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_621)
    begin
        if ((ap_const_boolean_1 = ap_condition_621)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_d0 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_C) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_C) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_s_40_gep_fu_666_p3, ap_condition_624)
    begin
        if ((ap_const_boolean_1 = ap_condition_624)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_address0 <= SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0_addr_s_40_gep_fu_666_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_address0 <= "XXXXX";
            end if;
        else 
            SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_address0 <= "XXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_16) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_16) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_624)
    begin
        if ((ap_const_boolean_1 = ap_condition_624)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_d0 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_gep_fu_631_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_16) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_16) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_addr_gep_fu_512_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_addr_gep_fu_512_p3, ap_condition_627)
    begin
        if ((ap_const_boolean_1 = ap_condition_627)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_address0 <= SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_addr_gep_fu_512_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_address0 <= "XXXXX";
            end if;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_address0 <= "XXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_0) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_0) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_627)
    begin
        if ((ap_const_boolean_1 = ap_condition_627)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_d0 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_0) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_0) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_addr_gep_fu_519_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_addr_gep_fu_519_p3, ap_condition_630)
    begin
        if ((ap_const_boolean_1 = ap_condition_630)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_address0 <= SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_addr_gep_fu_519_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_address0 <= "XXXXX";
            end if;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_address0 <= "XXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_1) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_1) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_630)
    begin
        if ((ap_const_boolean_1 = ap_condition_630)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_d0 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_1) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_1) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_addr_gep_fu_526_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_addr_gep_fu_526_p3, ap_condition_633)
    begin
        if ((ap_const_boolean_1 = ap_condition_633)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_address0 <= SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_addr_gep_fu_526_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_address0 <= "XXXXX";
            end if;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_address0 <= "XXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_2) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_2) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_633)
    begin
        if ((ap_const_boolean_1 = ap_condition_633)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_d0 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_2) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_2) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_addr_gep_fu_533_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_addr_gep_fu_533_p3, ap_condition_636)
    begin
        if ((ap_const_boolean_1 = ap_condition_636)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_address0 <= SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_addr_gep_fu_533_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_address0 <= "XXXXX";
            end if;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_address0 <= "XXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_3) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_3) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_636)
    begin
        if ((ap_const_boolean_1 = ap_condition_636)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_d0 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_3) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_3) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_addr_gep_fu_540_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_addr_gep_fu_540_p3, ap_condition_639)
    begin
        if ((ap_const_boolean_1 = ap_condition_639)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_address0 <= SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_addr_gep_fu_540_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_address0 <= "XXXXX";
            end if;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_address0 <= "XXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_4) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_4) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_639)
    begin
        if ((ap_const_boolean_1 = ap_condition_639)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_d0 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_4) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_4) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_addr_gep_fu_547_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_addr_gep_fu_547_p3, ap_condition_642)
    begin
        if ((ap_const_boolean_1 = ap_condition_642)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_address0 <= SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_addr_gep_fu_547_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_address0 <= "XXXXX";
            end if;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_address0 <= "XXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_5) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_5) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_642)
    begin
        if ((ap_const_boolean_1 = ap_condition_642)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_d0 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_5) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_5) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_addr_gep_fu_554_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_addr_gep_fu_554_p3, ap_condition_645)
    begin
        if ((ap_const_boolean_1 = ap_condition_645)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_address0 <= SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_addr_gep_fu_554_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_address0 <= "XXXXX";
            end if;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_address0 <= "XXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_6) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_6) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_645)
    begin
        if ((ap_const_boolean_1 = ap_condition_645)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_d0 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_6) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_6) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_addr_gep_fu_561_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_addr_gep_fu_561_p3, ap_condition_648)
    begin
        if ((ap_const_boolean_1 = ap_condition_648)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_address0 <= SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_addr_gep_fu_561_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_address0 <= "XXXXX";
            end if;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_address0 <= "XXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_7) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_7) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_648)
    begin
        if ((ap_const_boolean_1 = ap_condition_648)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_d0 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_7) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_7) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_addr_gep_fu_568_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_addr_gep_fu_568_p3, ap_condition_651)
    begin
        if ((ap_const_boolean_1 = ap_condition_651)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_address0 <= SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_addr_gep_fu_568_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_address0 <= "XXXXX";
            end if;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_address0 <= "XXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_8) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_8) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_651)
    begin
        if ((ap_const_boolean_1 = ap_condition_651)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_d0 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_8) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_8) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_addr_gep_fu_575_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_addr_gep_fu_575_p3, ap_condition_654)
    begin
        if ((ap_const_boolean_1 = ap_condition_654)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_address0 <= SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_addr_gep_fu_575_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_address0 <= "XXXXX";
            end if;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_address0 <= "XXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_9) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_9) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_ce0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_654)
    begin
        if ((ap_const_boolean_1 = ap_condition_654)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_d0 <= ap_const_lv16_0;
            else 
                SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_9) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_9) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_we0 <= ap_const_logic_1;
        else 
            SMM_CIF_0_2_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln140_fu_726_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_1) + unsigned(ap_const_lv10_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1_pp0_stage0_iter0)
    begin
        if ((ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(in_stream_a_TVALID, ap_predicate_op99_read_state1, ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start_int = ap_const_logic_0) or ((ap_predicate_op99_read_state1 = ap_const_boolean_1) and (in_stream_a_TVALID = ap_const_logic_0)));
    end process;


    ap_condition_543_assign_proc : process(icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_543 <= (((((((((trunc_ln2_fu_794_p4 = ap_const_lv5_1E) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0)) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1F) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1D) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1C) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1B) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1A) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_19) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_18) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) 
    and (icmp_ln140_fu_720_p2 = ap_const_lv1_0)));
    end process;


    ap_condition_560_assign_proc : process(icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_560 <= (((((((((trunc_ln2_fu_794_p4 = ap_const_lv5_1E) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0)) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1F) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1D) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1C) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1B) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1A) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_19) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_18) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) 
    and (icmp_ln140_fu_720_p2 = ap_const_lv1_0)));
    end process;


    ap_condition_621_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_621 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_C) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_624_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_624 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_16) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_627_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_627 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_630_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_630 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_633_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_633 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_2) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_636_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_636 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_3) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_639_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_639 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_4) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_642_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_642 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_5) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_645_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_645 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_6) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_648_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_648 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_7) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_651_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_651 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_8) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_654_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_654 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_9) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_657_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_657 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_A) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_660_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_660 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_B) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_663_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_663 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_D) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_666_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_666 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_E) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_669_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_669 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_F) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_672_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_672 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_10) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_675_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_675 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_11) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_678_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_678 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_12) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_681_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_681 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_13) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_684_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_684 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_14) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_687_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_687 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_15) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_690_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, trunc_ln2_fu_794_p4)
    begin
                ap_condition_690 <= ((trunc_ln2_fu_794_p4 = ap_const_lv5_17) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_predicate_op99_read_state1_assign_proc : process(icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2)
    begin
                ap_predicate_op99_read_state1 <= ((icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_1_assign_proc : process(ap_CS_fsm_state1, j_fu_146, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_sig_allocacmp_j_1 <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_j_1 <= j_fu_146;
        end if; 
    end process;

    icmp_ln140_fu_720_p2 <= "1" when (ap_sig_allocacmp_j_1 = ap_const_lv10_320) else "0";
    icmp_ln143_fu_804_p2 <= "1" when (unsigned(zext_ln140_fu_732_p1) < unsigned(B_ROW_load)) else "0";

    in_stream_a_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, in_stream_a_TVALID, ap_predicate_op99_read_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_predicate_op99_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_stream_a_TDATA_blk_n <= in_stream_a_TVALID;
        else 
            in_stream_a_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_stream_a_TREADY_assign_proc : process(ap_CS_fsm_state1, ap_predicate_op99_read_state1, ap_block_state1_pp0_stage0_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_predicate_op99_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_stream_a_TREADY <= ap_const_logic_1;
        else 
            in_stream_a_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_addr_gep_fu_582_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_addr_gep_fu_582_p3, ap_condition_657)
    begin
        if ((ap_const_boolean_1 = ap_condition_657)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_address0 <= p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_addr_gep_fu_582_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_address0 <= "XXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_A) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_A) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_657)
    begin
        if ((ap_const_boolean_1 = ap_condition_657)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_d0 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_A) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_A) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_addr_gep_fu_589_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_addr_gep_fu_589_p3, ap_condition_660)
    begin
        if ((ap_const_boolean_1 = ap_condition_660)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_address0 <= p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_addr_gep_fu_589_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_address0 <= "XXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_B) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_B) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_660)
    begin
        if ((ap_const_boolean_1 = ap_condition_660)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_d0 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_B) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_B) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_addr_gep_fu_603_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_addr_gep_fu_603_p3, ap_condition_663)
    begin
        if ((ap_const_boolean_1 = ap_condition_663)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_address0 <= p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_addr_gep_fu_603_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_address0 <= "XXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_D) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_D) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_663)
    begin
        if ((ap_const_boolean_1 = ap_condition_663)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_d0 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_D) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_D) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_addr_gep_fu_610_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_addr_gep_fu_610_p3, ap_condition_666)
    begin
        if ((ap_const_boolean_1 = ap_condition_666)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_address0 <= p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_addr_gep_fu_610_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_address0 <= "XXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_E) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_E) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_666)
    begin
        if ((ap_const_boolean_1 = ap_condition_666)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_d0 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_E) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_E) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_addr_gep_fu_617_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_addr_gep_fu_617_p3, ap_condition_669)
    begin
        if ((ap_const_boolean_1 = ap_condition_669)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_address0 <= p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_addr_gep_fu_617_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_address0 <= "XXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_F) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_F) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_669)
    begin
        if ((ap_const_boolean_1 = ap_condition_669)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_d0 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_F) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_F) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_addr_gep_fu_624_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_addr_gep_fu_624_p3, ap_condition_672)
    begin
        if ((ap_const_boolean_1 = ap_condition_672)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_address0 <= p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_addr_gep_fu_624_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_address0 <= "XXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_10) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_10) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_672)
    begin
        if ((ap_const_boolean_1 = ap_condition_672)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_d0 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_10) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_10) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_gep_fu_631_p3, ap_condition_675)
    begin
        if ((ap_const_boolean_1 = ap_condition_675)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_address0 <= SMM_CIF_0_2_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_gep_fu_631_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_address0 <= "XXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_11) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_11) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_675)
    begin
        if ((ap_const_boolean_1 = ap_condition_675)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_d0 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_11) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_11) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_addr_gep_fu_638_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_addr_gep_fu_638_p3, ap_condition_678)
    begin
        if ((ap_const_boolean_1 = ap_condition_678)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_address0 <= p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_addr_gep_fu_638_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_address0 <= "XXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_12) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_12) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_678)
    begin
        if ((ap_const_boolean_1 = ap_condition_678)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_d0 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_12) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_12) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_addr_gep_fu_645_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_addr_gep_fu_645_p3, ap_condition_681)
    begin
        if ((ap_const_boolean_1 = ap_condition_681)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_address0 <= p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_addr_gep_fu_645_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_address0 <= "XXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_13) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_13) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_681)
    begin
        if ((ap_const_boolean_1 = ap_condition_681)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_d0 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_13) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_13) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_addr_gep_fu_652_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_addr_gep_fu_652_p3, ap_condition_684)
    begin
        if ((ap_const_boolean_1 = ap_condition_684)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_address0 <= p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_addr_gep_fu_652_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_address0 <= "XXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_14) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_14) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_684)
    begin
        if ((ap_const_boolean_1 = ap_condition_684)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_d0 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_14) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_14) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_addr_gep_fu_659_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_addr_gep_fu_659_p3, ap_condition_687)
    begin
        if ((ap_const_boolean_1 = ap_condition_687)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_address0 <= p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_addr_gep_fu_659_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_address0 <= "XXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_15) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_15) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_687)
    begin
        if ((ap_const_boolean_1 = ap_condition_687)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_d0 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_15) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_15) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_addr_gep_fu_673_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_address0_assign_proc : process(icmp_ln143_fu_804_p2, zext_ln140_1_fu_740_p1, p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_addr_gep_fu_673_p3, ap_condition_690)
    begin
        if ((ap_const_boolean_1 = ap_condition_690)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_address0 <= p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_addr_gep_fu_673_p3;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_address0 <= "XXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_17) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_17) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_d0_assign_proc : process(icmp_ln143_fu_804_p2, trunc_ln145_fu_810_p1, ap_condition_690)
    begin
        if ((ap_const_boolean_1 = ap_condition_690)) then
            if ((icmp_ln143_fu_804_p2 = ap_const_lv1_1)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((icmp_ln143_fu_804_p2 = ap_const_lv1_0)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_d0 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_17) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (trunc_ln2_fu_794_p4 = ap_const_lv5_17) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_addr_gep_fu_680_p3 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);

    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_address0_assign_proc : process(ap_CS_fsm_state1, zext_ln140_1_fu_740_p1, p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_addr_gep_fu_680_p3, ap_condition_543, ap_condition_560)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_560)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_address0 <= p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_addr_gep_fu_680_p3;
            elsif ((ap_const_boolean_1 = ap_condition_543)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_address0 <= zext_ln140_1_fu_740_p1(5 - 1 downto 0);
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_address0 <= "XXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_address0 <= "XXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_ce0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (((((((((trunc_ln2_fu_794_p4 = ap_const_lv5_1E) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0)) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1F) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1D) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1C) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1B) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1A) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_19) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 
    = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_18) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (((((((((trunc_ln2_fu_794_p4 = ap_const_lv5_1E) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0)) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1F) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1D) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1C) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1B) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1A) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and 
    (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_19) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_18) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0)))))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_ce0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_d0_assign_proc : process(ap_CS_fsm_state1, trunc_ln145_fu_810_p1, ap_condition_543, ap_condition_560)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_560)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_d0 <= trunc_ln145_fu_810_p1;
            elsif ((ap_const_boolean_1 = ap_condition_543)) then 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_d0 <= ap_const_lv16_0;
            else 
                p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_d0 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_we0_assign_proc : process(ap_CS_fsm_state1, icmp_ln140_fu_720_p2, icmp_ln143_fu_804_p2, ap_block_state1_pp0_stage0_iter0, trunc_ln2_fu_794_p4)
    begin
        if ((((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (((((((((trunc_ln2_fu_794_p4 = ap_const_lv5_1E) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0)) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1F) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1D) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1C) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1B) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1A) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_19) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 
    = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_18) and (icmp_ln143_fu_804_p2 = ap_const_lv1_1) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0)))) or ((ap_const_boolean_0 = ap_block_state1_pp0_stage0_iter0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (((((((((trunc_ln2_fu_794_p4 = ap_const_lv5_1E) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0)) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1F) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1D) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1C) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1B) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_1A) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and 
    (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_19) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0))) or ((trunc_ln2_fu_794_p4 = ap_const_lv5_18) and (icmp_ln143_fu_804_p2 = ap_const_lv1_0) and (icmp_ln140_fu_720_p2 = ap_const_lv1_0)))))) then 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_we0 <= ap_const_logic_1;
        else 
            p_ZZ11SMM_CIF_0_2RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln140_fu_736_p1 <= ap_sig_allocacmp_j_1(5 - 1 downto 0);
    trunc_ln145_fu_810_p1 <= in_stream_a_TDATA(16 - 1 downto 0);
    trunc_ln2_fu_794_p4 <= ap_sig_allocacmp_j_1(9 downto 5);
    zext_ln140_1_fu_740_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln140_fu_736_p1),64));
    zext_ln140_fu_732_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j_1),32));
end behav;
