# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/IF/reg.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:32:27 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/IF/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture beh of reg
# End time: 16:32:27 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/IF/add4.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:32:33 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/IF/add4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity add4
# -- Compiling architecture beh of add4
# End time: 16:32:33 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/IF/a.c-IRAM.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:32:34 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/IF/a.c-IRAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity IRAM
# -- Compiling architecture IRam_Bhe of IRAM
# End time: 16:32:34 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/IF/reg.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:32:35 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/IF/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture beh of reg
# End time: 16:32:36 on Oct 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/IF/FU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:32:37 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/IF/FU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FU
# -- Compiling architecture structural of FU
# End time: 16:32:37 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/iv.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:32:47 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/iv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IV
# -- Compiling architecture BEHAVIORAL of IV
# End time: 16:32:47 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/ND2.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:32:48 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/ND2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity AND2
# -- Compiling architecture BEHAVIORAL of AND2
# End time: 16:32:48 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/reg.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:32:49 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture beh of reg
# End time: 16:32:50 on Oct 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/reg_file.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:32:50 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/reg_file.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_file
# -- Compiling architecture beh of reg_file
# End time: 16:32:51 on Oct 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/sign_extend.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:32:51 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/sign_extend.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sign_extend
# -- Compiling architecture beh of sign_extend
# End time: 16:32:51 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:32:52 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/ID/DU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DU
# -- Compiling architecture struct of DU
# End time: 16:32:53 on Oct 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/alu_type.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:33:03 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/alu_type.vhd 
# -- Loading package STANDARD
# -- Compiling package alu_type
# End time: 16:33:03 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/alu.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:33:04 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_type
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIOR of ALU
# End time: 16:33:04 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/is_zero.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:33:07 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/is_zero.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity is_zero
# -- Compiling architecture beh of is_zero
# End time: 16:33:07 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/mux21.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:33:08 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux21
# -- Compiling architecture beh of mux21
# End time: 16:33:08 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/reg.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:33:09 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture beh of reg
# End time: 16:33:09 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/shift2.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:33:09 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/shift2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SHIFT2
# -- Compiling architecture behavioral of SHIFT2
# End time: 16:33:10 on Oct 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:33:10 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity EXU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(9): (vcom-1136) Unknown identifier "TYPE_OP".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(21): VHDL Compiler exiting
# End time: 16:33:11 on Oct 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:34:52 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity EXU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(9): (vcom-1136) Unknown identifier "alu_type".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(21): VHDL Compiler exiting
# End time: 16:34:52 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/alu_type.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:35:07 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/alu_type.vhd 
# -- Loading package STANDARD
# -- Compiling package alu_type
# End time: 16:35:07 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:35:07 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity EXU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(9): (vcom-1136) Unknown identifier "alu_type".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(21): VHDL Compiler exiting
# End time: 16:35:08 on Oct 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/alu.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:35:15 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package alu_type
# -- Compiling entity ALU
# -- Compiling architecture BEHAVIOR of ALU
# End time: 16:35:15 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/mux21.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:35:18 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux21
# -- Compiling architecture beh of mux21
# End time: 16:35:18 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/is_zero.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:35:19 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/is_zero.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity is_zero
# -- Compiling architecture beh of is_zero
# End time: 16:35:19 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/reg.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:35:20 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture beh of reg
# End time: 16:35:20 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/shift2.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:35:21 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/shift2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SHIFT2
# -- Compiling architecture behavioral of SHIFT2
# End time: 16:35:21 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:35:22 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity EXU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(9): (vcom-1136) Unknown identifier "alu_type".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(21): VHDL Compiler exiting
# End time: 16:35:22 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:35:47 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity EXU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(9): (vcom-1136) Unknown identifier "aluOp".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(21): VHDL Compiler exiting
# End time: 16:35:48 on Oct 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:36:11 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity EXU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(9): (vcom-1136) Unknown identifier "alu_type".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(21): VHDL Compiler exiting
# End time: 16:36:11 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:38:43 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(3): (vcom-1136) Unknown identifier "alu_type".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(5): VHDL Compiler exiting
# End time: 16:38:43 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:39:30 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity EXU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(10): (vcom-1136) Unknown identifier "alu_type".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(22): VHDL Compiler exiting
# End time: 16:39:31 on Oct 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:45:45 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity EXU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(9): near "<": (vcom-1576) expecting IDENTIFIER.
# End time: 16:45:46 on Oct 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:48:10 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity EXU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(10): (vcom-1136) Unknown identifier "TYPE_OP".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(23): VHDL Compiler exiting
# End time: 16:48:10 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:48:28 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity EXU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(10): (vcom-1136) Unknown identifier "alu_type".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(23): VHDL Compiler exiting
# End time: 16:48:28 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:49:02 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity EXU
# -- Compiling architecture structural of EXU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(39): (vcom-1136) Unknown identifier "TYPE_OP".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(84): Signal "out_cmp_s" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(84): Cannot assign to object "PC_4" of mode IN.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(88): Signal [mode IN port] "ALU_FUNC" is type work.alu_type.aluOp; expecting type (error).
# ** Error (suppressible): /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(92): (vcom-1141) Identifier "iszero" does not identify a component declaration.
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(129): VHDL Compiler exiting
# End time: 16:49:02 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:49:34 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity EXU
# -- Compiling architecture structural of EXU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(84): Signal "out_cmp_s" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(84): Cannot assign to object "PC_4" of mode IN.
# ** Error (suppressible): /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(92): (vcom-1141) Identifier "iszero" does not identify a component declaration.
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(129): VHDL Compiler exiting
# End time: 16:49:34 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:51:20 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity EXU
# -- Compiling architecture structural of EXU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(85): Cannot assign to object "PC_4" of mode IN.
# ** Error (suppressible): /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(93): (vcom-1141) Identifier "iszero" does not identify a component declaration.
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(130): VHDL Compiler exiting
# End time: 16:51:20 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:52:54 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity EXU
# -- Compiling architecture structural of EXU
# ** Error (suppressible): /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(93): (vcom-1141) Identifier "iszero" does not identify a component declaration.
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(130): VHDL Compiler exiting
# End time: 16:52:54 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:53:13 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity EXU
# -- Compiling architecture structural of EXU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(95): (vcom-1484) Unknown formal identifier "BEQZ_OR_BENZ".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(96): (vcom-1035) Formal port "BEQZ_OR_BNEZ" has OPEN or no actual associated with it.
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(130): VHDL Compiler exiting
# End time: 16:53:14 on Oct 05,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:56:02 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity EXU
# -- Compiling architecture structural of EXU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(95): (vcom-1484) Unknown formal identifier "BEQZ_OR_BENZ".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(96): (vcom-1035) Formal port "BEQZ_OR_BNEZ" has OPEN or no actual associated with it.
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(130): VHDL Compiler exiting
# End time: 16:56:02 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/is_zero.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:56:05 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/is_zero.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity is_zero
# -- Compiling architecture beh of is_zero
# End time: 16:56:06 on Oct 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:56:08 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity EXU
# -- Compiling architecture structural of EXU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(95): (vcom-1484) Unknown formal identifier "BEQZ_OR_BENZ".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(96): (vcom-1035) Formal port "BEQZ_OR_BNEZ" has OPEN or no actual associated with it.
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(130): VHDL Compiler exiting
# End time: 16:56:08 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:56:42 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity EXU
# -- Compiling architecture structural of EXU
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(95): (vcom-1484) Unknown formal identifier "BEQZ_OR_BENZ".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(96): (vcom-1035) Formal port "BEQZ_OR_BNEZ" has OPEN or no actual associated with it.
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd(130): VHDL Compiler exiting
# End time: 16:56:42 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:58:28 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity EXU
# -- Compiling architecture structural of EXU
# End time: 16:58:29 on Oct 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/MEM/reg.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:58:37 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/MEM/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture beh of reg
# End time: 16:58:37 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/MEM/MU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:58:38 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/MEM/MU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Compiling entity MU
# -- Compiling architecture structural of MU
# End time: 16:58:38 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/WB/mux21.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:58:43 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/WB/mux21.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux21
# -- Compiling architecture beh of mux21
# End time: 16:58:43 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/WB/WBU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:58:44 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/WB/WBU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity WBU
# -- Compiling architecture STRUCTURAL of WBU
# End time: 16:58:44 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:58:49 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DATAPATH
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(10): (vcom-1136) Unknown identifier "TYPE_OP".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(19): VHDL Compiler exiting
# End time: 16:58:49 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 16:59:43 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DATAPATH
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(10): (vcom-1136) Unknown identifier "aluOP".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(19): VHDL Compiler exiting
# End time: 16:59:43 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:00:29 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity DATAPATH
# -- Compiling architecture STRUCTURAL of DATAPATH
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(29): near "wb_addr_s": (vcom-1576) expecting ':'.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(117): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(141): (vcom-1136) Unknown identifier "wb_data_s".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(142): (vcom-1136) Unknown identifier "wb_addr_s".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(136): Signal "b_en_s" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(165): (vcom-1136) Unknown identifier "b_es_s".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(166): (vcom-1484) Unknown formal identifier "BRANCH_ADDR".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(177): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(196): (vcom-1136) Unknown identifier "wb_addr_s".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(197): (vcom-1136) Unknown identifier "wb_data_s".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(197): (vcom-1484) Unknown formal identifier "RG_DATA".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(200): VHDL Compiler exiting
# End time: 17:00:29 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 11, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:00:57 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity DATAPATH
# -- Compiling architecture STRUCTURAL of DATAPATH
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(117): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(136): Signal "b_en_s" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(165): (vcom-1136) Unknown identifier "b_es_s".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(166): (vcom-1484) Unknown formal identifier "BRANCH_ADDR".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(177): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(197): (vcom-1484) Unknown formal identifier "RG_DATA".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(200): VHDL Compiler exiting
# End time: 17:00:58 on Oct 05,2024, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:02:08 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity DATAPATH
# -- Compiling architecture STRUCTURAL of DATAPATH
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(117): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(136): Signal "b_en_s" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(166): (vcom-1484) Unknown formal identifier "BRANCH_ADDR".
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(177): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(197): (vcom-1484) Unknown formal identifier "RG_DATA".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(200): VHDL Compiler exiting
# End time: 17:02:08 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:02:27 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity DATAPATH
# -- Compiling architecture STRUCTURAL of DATAPATH
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(117): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(136): Signal "b_en_s" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(157): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(177): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(197): (vcom-1484) Unknown formal identifier "RG_DATA".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(200): VHDL Compiler exiting
# End time: 17:02:27 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:03:36 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity DATAPATH
# -- Compiling architecture STRUCTURAL of DATAPATH
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(118): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(158): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(166): Signal "b_en_s" is type ieee.std_logic_1164.STD_LOGIC; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(178): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(198): (vcom-1484) Unknown formal identifier "RG_DATA".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(201): VHDL Compiler exiting
# End time: 17:03:36 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:04:33 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/EX/EXU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity EXU
# -- Compiling architecture structural of EXU
# End time: 17:04:33 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:04:53 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity DATAPATH
# -- Compiling architecture STRUCTURAL of DATAPATH
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(118): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(158): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(178): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(198): (vcom-1484) Unknown formal identifier "RG_DATA".
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(201): VHDL Compiler exiting
# End time: 17:04:53 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 17:05:18 on Oct 05,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity DATAPATH
# -- Compiling architecture STRUCTURAL of DATAPATH
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(118): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(158): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(178): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(196): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(201): VHDL Compiler exiting
# End time: 17:05:18 on Oct 05,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:54:27 on Oct 07,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity DATAPATH
# -- Compiling architecture STRUCTURAL of DATAPATH
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(118): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(158): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(178): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(196): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(201): VHDL Compiler exiting
# End time: 10:54:27 on Oct 07,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd
# QuestaSim-64 vcom 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 10:54:29 on Oct 07,2024
# vcom -reportprogress 300 -work work /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package alu_type
# -- Compiling entity DATAPATH
# -- Compiling architecture STRUCTURAL of DATAPATH
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(118): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(158): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(178): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Error: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(196): (vcom-1436) Actual expression (infix expression) of formal "CW" is not globally static.
# ** Note: /home/ms24.11/Desktop/DLX/DLX(HW_CU)/a.b-DataPath.vhd(201): VHDL Compiler exiting
# End time: 10:54:29 on Oct 07,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
