#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000027dd1dadca0 .scope module, "testbench" "testbench" 2 72;
 .timescale 0 0;
v0000027dd1e61d40_0 .net "addi", 0 0, v0000027dd1e56d90_0;  1 drivers
v0000027dd1e618e0_0 .net "alu", 0 0, v0000027dd1e6d870_0;  1 drivers
v0000027dd1e61340_0 .net "beq", 0 0, v0000027dd1dadfc0_0;  1 drivers
v0000027dd1e61fc0_0 .net "clk", 0 0, v0000027dd1eb8a20_0;  1 drivers
v0000027dd1e61660_0 .net "halt", 0 0, v0000027dd1dae060_0;  1 drivers
v0000027dd1e61a20_0 .net "instruction", 5 0, v0000027dd1eb8b60_0;  1 drivers
v0000027dd1e61200_0 .net "j", 0 0, v0000027dd1e32b80_0;  1 drivers
v0000027dd1e62060_0 .net "lw", 0 0, v0000027dd1e32c20_0;  1 drivers
v0000027dd1e61700_0 .net "sw", 0 0, v0000027dd1e32cc0_0;  1 drivers
S_0000027dd1dade30 .scope module, "flipflop1" "Control_Unit" 2 75, 2 1 0, S_0000027dd1dadca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "j";
    .port_info 1 /OUTPUT 1 "halt";
    .port_info 2 /OUTPUT 1 "lw";
    .port_info 3 /OUTPUT 1 "sw";
    .port_info 4 /OUTPUT 1 "alu";
    .port_info 5 /OUTPUT 1 "addi";
    .port_info 6 /OUTPUT 1 "beq";
    .port_info 7 /INPUT 6 "instruction";
v0000027dd1e56d90_0 .var "addi", 0 0;
v0000027dd1e6d870_0 .var "alu", 0 0;
v0000027dd1dadfc0_0 .var "beq", 0 0;
v0000027dd1dae060_0 .var "halt", 0 0;
v0000027dd1e32ae0_0 .net "instruction", 5 0, v0000027dd1eb8b60_0;  alias, 1 drivers
v0000027dd1e32b80_0 .var "j", 0 0;
v0000027dd1e32c20_0 .var "lw", 0 0;
v0000027dd1e32cc0_0 .var "sw", 0 0;
E_0000027dd1e57490 .event anyedge, v0000027dd1e32ae0_0;
S_0000027dd1e32d60 .scope module, "test1" "tester" 2 76, 2 35 0, S_0000027dd1dadca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j";
    .port_info 1 /INPUT 1 "halt";
    .port_info 2 /INPUT 1 "lw";
    .port_info 3 /INPUT 1 "sw";
    .port_info 4 /INPUT 1 "alu";
    .port_info 5 /INPUT 1 "addi";
    .port_info 6 /INPUT 1 "beq";
    .port_info 7 /OUTPUT 6 "instruction";
    .port_info 8 /OUTPUT 1 "clk";
v0000027dd1eb8840_0 .net "addi", 0 0, v0000027dd1e56d90_0;  alias, 1 drivers
v0000027dd1eb88e0_0 .net "alu", 0 0, v0000027dd1e6d870_0;  alias, 1 drivers
v0000027dd1eb8980_0 .net "beq", 0 0, v0000027dd1dadfc0_0;  alias, 1 drivers
v0000027dd1eb8a20_0 .var "clk", 0 0;
v0000027dd1eb8ac0_0 .net "halt", 0 0, v0000027dd1dae060_0;  alias, 1 drivers
v0000027dd1eb8b60_0 .var "instruction", 5 0;
v0000027dd1e61f20_0 .net "j", 0 0, v0000027dd1e32b80_0;  alias, 1 drivers
v0000027dd1e61480_0 .net "lw", 0 0, v0000027dd1e32c20_0;  alias, 1 drivers
v0000027dd1e617a0_0 .net "sw", 0 0, v0000027dd1e32cc0_0;  alias, 1 drivers
    .scope S_0000027dd1dade30;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027dd1e32b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027dd1dae060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027dd1e32c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027dd1e32cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027dd1e6d870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027dd1e56d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027dd1dadfc0_0, 0;
    %end;
    .thread T_0;
    .scope S_0000027dd1dade30;
T_1 ;
    %wait E_0000027dd1e57490;
    %load/vec4 v0000027dd1e32ae0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000027dd1e32b80_0, 0;
    %load/vec4 v0000027dd1e32ae0_0;
    %pad/u 32;
    %pushi/vec4 63, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000027dd1dae060_0, 0;
    %load/vec4 v0000027dd1e32ae0_0;
    %pad/u 32;
    %pushi/vec4 35, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000027dd1e32c20_0, 0;
    %load/vec4 v0000027dd1e32ae0_0;
    %pad/u 32;
    %pushi/vec4 43, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000027dd1e32cc0_0, 0;
    %load/vec4 v0000027dd1e32ae0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000027dd1e6d870_0, 0;
    %load/vec4 v0000027dd1e32ae0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000027dd1e56d90_0, 0;
    %load/vec4 v0000027dd1e32ae0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0000027dd1dadfc0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000027dd1e32d60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027dd1eb8a20_0, 0, 1;
    %vpi_call 2 49 "$dumpfile", "Control_Unit_Out.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000027dd1eb8b60_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000027dd1eb8b60_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0000027dd1eb8b60_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000027dd1eb8b60_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000027dd1eb8b60_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000027dd1eb8b60_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0000027dd1eb8b60_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0000027dd1eb8b60_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0000027dd1eb8b60_0, 0, 6;
    %delay 1, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000027dd1e32d60;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0000027dd1eb8a20_0;
    %nor/r;
    %store/vec4 v0000027dd1eb8a20_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Control_Unit.v";
