

================================================================
== Vitis HLS Report for 'mul_body'
================================================================
* Date:           Tue Feb  8 15:34:27 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230  |mul_body_Pipeline_VITIS_LOOP_169_1  |       22|       22|   0.220 us|   0.220 us|   22|   22|       no|
        |grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241  |mul_body_Pipeline_VITIS_LOOP_187_1  |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249   |mul_body_Pipeline_VITIS_LOOP_21_1   |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
        |grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259   |mul_body_Pipeline_VITIS_LOOP_84_1   |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267   |mul_body_Pipeline_VITIS_LOOP_92_2   |        3|        5|  30.000 ns|  50.000 ns|    3|    5|       no|
        |grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279  |mul_body_Pipeline_VITIS_LOOP_104_3  |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 14 
9 --> 10 
10 --> 11 12 
11 --> 12 
12 --> 13 14 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.19>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read24"   --->   Operation 15 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_10 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13"   --->   Operation 16 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%agg_result_num2_5_loc = alloca i64 1"   --->   Operation 17 'alloca' 'agg_result_num2_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%agg_result_num12_5_loc = alloca i64 1"   --->   Operation 18 'alloca' 'agg_result_num12_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%agg_result_num_5_loc = alloca i64 1"   --->   Operation 19 'alloca' 'agg_result_num_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%agg_result_num2_2_loc = alloca i64 1"   --->   Operation 20 'alloca' 'agg_result_num2_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%agg_result_num12_2_loc = alloca i64 1"   --->   Operation 21 'alloca' 'agg_result_num12_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%agg_result_num_2_loc = alloca i64 1"   --->   Operation 22 'alloca' 'agg_result_num_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%idx_tmp_loc = alloca i64 1"   --->   Operation 23 'alloca' 'idx_tmp_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%agg_result_num2_0_loc = alloca i64 1"   --->   Operation 24 'alloca' 'agg_result_num2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%agg_result_num12_0_loc = alloca i64 1"   --->   Operation 25 'alloca' 'agg_result_num12_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%agg_result_num_0_loc = alloca i64 1"   --->   Operation 26 'alloca' 'agg_result_num_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%num_res_0_01_loc = alloca i64 1"   --->   Operation 27 'alloca' 'num_res_0_01_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%num_res_1_02_loc = alloca i64 1"   --->   Operation 28 'alloca' 'num_res_1_02_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%num_res_2_03_loc = alloca i64 1"   --->   Operation 29 'alloca' 'num_res_2_03_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.67ns)   --->   "%aux = alloca i64 1" [../src/ban.cpp:183]   --->   Operation 30 'alloca' 'aux' <Predicate = true> <Delay = 0.67>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_partselect3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63"   --->   Operation 31 'partselect' 'p_partselect3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %p_partselect3"   --->   Operation 32 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_partselect2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95"   --->   Operation 33 'partselect' 'p_partselect2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_44 = bitcast i32 %p_partselect2"   --->   Operation 34 'bitcast' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_partselect1 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127"   --->   Operation 35 'partselect' 'p_partselect1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_45 = bitcast i32 %p_partselect1"   --->   Operation 36 'bitcast' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.51ns)   --->   "%call_ln0 = call void @mul_body_Pipeline_VITIS_LOOP_169_1, i128 %p_read_10, i32 %empty, i32 %empty_44, i32 %empty_45, i32 %aux"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 1.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i128 %p_read_10" [../src/ban.cpp:195]   --->   Operation 38 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln195_1 = trunc i128 %p_read" [../src/ban.cpp:195]   --->   Operation 39 'trunc' 'trunc_ln195_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.01ns)   --->   "%p = add i32 %trunc_ln195, i32 %trunc_ln195_1" [../src/ban.cpp:195]   --->   Operation 40 'add' 'p' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mul_body_Pipeline_VITIS_LOOP_169_1, i128 %p_read_10, i32 %empty, i32 %empty_44, i32 %empty_45, i32 %aux"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mul_body_Pipeline_VITIS_LOOP_187_1, i32 %aux, i32 %num_res_2_03_loc, i32 %num_res_1_02_loc, i32 %num_res_0_01_loc"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.87>
ST_4 : Operation 43 [1/2] (0.87ns)   --->   "%call_ln0 = call void @mul_body_Pipeline_VITIS_LOOP_187_1, i32 %aux, i32 %num_res_2_03_loc, i32 %num_res_1_02_loc, i32 %num_res_0_01_loc"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.47>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%num_res_2_03_loc_load = load i32 %num_res_2_03_loc"   --->   Operation 44 'load' 'num_res_2_03_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%num_res_1_02_loc_load = load i32 %num_res_1_02_loc"   --->   Operation 45 'load' 'num_res_1_02_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%num_res_0_01_loc_load = load i32 %num_res_0_01_loc"   --->   Operation 46 'load' 'num_res_0_01_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (0.47ns)   --->   "%call_ln0 = call void @mul_body_Pipeline_VITIS_LOOP_21_1, i32 %num_res_0_01_loc_load, i32 %num_res_1_02_loc_load, i32 %num_res_2_03_loc_load, i32 %agg_result_num_0_loc, i32 %agg_result_num12_0_loc, i32 %agg_result_num2_0_loc"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.87>
ST_6 : Operation 48 [1/2] (0.87ns)   --->   "%call_ln0 = call void @mul_body_Pipeline_VITIS_LOOP_21_1, i32 %num_res_0_01_loc_load, i32 %num_res_1_02_loc_load, i32 %num_res_2_03_loc_load, i32 %agg_result_num_0_loc, i32 %agg_result_num12_0_loc, i32 %agg_result_num2_0_loc"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.87> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.78>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%agg_result_num_0_loc_load = load i32 %agg_result_num_0_loc"   --->   Operation 49 'load' 'agg_result_num_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [2/2] (2.78ns)   --->   "%tmp_83 = fcmp_oeq  i32 %agg_result_num_0_loc_load, i32 0" [../src/ban.cpp:77]   --->   Operation 50 'fcmp' 'tmp_83' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.54>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%agg_result_num12_0_loc_load = load i32 %agg_result_num12_0_loc"   --->   Operation 51 'load' 'agg_result_num12_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%agg_result_num2_0_loc_load = load i32 %agg_result_num2_0_loc"   --->   Operation 52 'load' 'agg_result_num2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %agg_result_num_0_loc_load" [../src/ban.cpp:77]   --->   Operation 53 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30" [../src/ban.cpp:77]   --->   Operation 54 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i32 %bitcast_ln77" [../src/ban.cpp:77]   --->   Operation 55 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.84ns)   --->   "%icmp_ln77 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban.cpp:77]   --->   Operation 56 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (1.05ns)   --->   "%icmp_ln77_8 = icmp_eq  i23 %trunc_ln77, i23 0" [../src/ban.cpp:77]   --->   Operation 57 'icmp' 'icmp_ln77_8' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%or_ln77 = or i1 %icmp_ln77_8, i1 %icmp_ln77" [../src/ban.cpp:77]   --->   Operation 58 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/2] (2.78ns)   --->   "%tmp_83 = fcmp_oeq  i32 %agg_result_num_0_loc_load, i32 0" [../src/ban.cpp:77]   --->   Operation 59 'fcmp' 'tmp_83' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %or_ln77, i1 %tmp_83" [../src/ban.cpp:77]   --->   Operation 60 'and' 'and_ln77' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.47ns)   --->   "%br_ln77 = br i1 %and_ln77, void %_ZN3Ban14to_normal_formEv.18.exit, void %.preheader.preheader" [../src/ban.cpp:77]   --->   Operation 61 'br' 'br_ln77' <Predicate = true> <Delay = 0.47>
ST_8 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mul_body_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0_loc_load, i32 %agg_result_num12_0_loc_load, i32 %agg_result_num2_0_loc_load, i32 %idx_tmp_loc"   --->   Operation 62 'call' 'call_ln0' <Predicate = (and_ln77)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.44>
ST_9 : Operation 63 [1/2] (0.44ns)   --->   "%call_ln0 = call void @mul_body_Pipeline_VITIS_LOOP_84_1, i32 %agg_result_num_0_loc_load, i32 %agg_result_num12_0_loc_load, i32 %agg_result_num2_0_loc_load, i32 %idx_tmp_loc"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.41>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%idx_tmp_loc_load = load i32 %idx_tmp_loc"   --->   Operation 64 'load' 'idx_tmp_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%empty_46 = trunc i32 %idx_tmp_loc_load"   --->   Operation 65 'trunc' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.99ns)   --->   "%icmp_ln92 = icmp_ult  i32 %idx_tmp_loc_load, i32 3" [../src/ban.cpp:92]   --->   Operation 66 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (0.42ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i, void %.lr.ph7.i" [../src/ban.cpp:92]   --->   Operation 67 'br' 'br_ln92' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 68 [1/1] (0.28ns)   --->   "%xor_ln92 = xor i2 %empty_46, i2 3" [../src/ban.cpp:92]   --->   Operation 68 'xor' 'xor_ln92' <Predicate = (icmp_ln92)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 69 [2/2] (0.42ns)   --->   "%call_ln92 = call void @mul_body_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0_loc_load, i32 %agg_result_num12_0_loc_load, i32 %agg_result_num2_0_loc_load, i2 %empty_46, i2 %xor_ln92, i32 %agg_result_num_2_loc, i32 %agg_result_num12_2_loc, i32 %agg_result_num2_2_loc" [../src/ban.cpp:92]   --->   Operation 69 'call' 'call_ln92' <Predicate = (icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.44>
ST_11 : Operation 70 [1/2] (0.44ns)   --->   "%call_ln92 = call void @mul_body_Pipeline_VITIS_LOOP_92_2, i32 %agg_result_num_0_loc_load, i32 %agg_result_num12_0_loc_load, i32 %agg_result_num2_0_loc_load, i2 %empty_46, i2 %xor_ln92, i32 %agg_result_num_2_loc, i32 %agg_result_num12_2_loc, i32 %agg_result_num2_2_loc" [../src/ban.cpp:92]   --->   Operation 70 'call' 'call_ln92' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.20>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%agg_result_num_2_loc_load = load i32 %agg_result_num_2_loc"   --->   Operation 71 'load' 'agg_result_num_2_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%agg_result_num12_2_loc_load = load i32 %agg_result_num12_2_loc"   --->   Operation 72 'load' 'agg_result_num12_2_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%agg_result_num2_2_loc_load = load i32 %agg_result_num2_2_loc"   --->   Operation 73 'load' 'agg_result_num2_2_loc_load' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.54ns)   --->   "%sub_ln92 = sub i2 2, i2 %empty_46" [../src/ban.cpp:92]   --->   Operation 74 'sub' 'sub_ln92' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [1/1] (0.54ns)   --->   "%base = add i2 %sub_ln92, i2 1" [../src/ban.cpp:97]   --->   Operation 75 'add' 'base' <Predicate = (icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln100 = xor i2 %sub_ln92, i2 2" [../src/ban.cpp:100]   --->   Operation 76 'xor' 'xor_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%sext_ln100 = sext i2 %xor_ln100" [../src/ban.cpp:100]   --->   Operation 77 'sext' 'sext_ln100' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp = add i32 %sext_ln100, i32 %p" [../src/ban.cpp:100]   --->   Operation 78 'add' 'tmp' <Predicate = (icmp_ln92)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (0.44ns)   --->   "%icmp_ln104 = icmp_eq  i2 %base, i2 3" [../src/ban.cpp:104]   --->   Operation 79 'icmp' 'icmp_ln104' <Predicate = (icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.47ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i, void %_ZN3Ban14to_normal_formEv.18.exit" [../src/ban.cpp:104]   --->   Operation 80 'br' 'br_ln104' <Predicate = (icmp_ln92)> <Delay = 0.47>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%agg_result_num_4 = phi i32 %agg_result_num_0_loc_load, void %.preheader.preheader, i32 %agg_result_num_2_loc_load, void %.lr.ph7.i"   --->   Operation 81 'phi' 'agg_result_num_4' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%agg_result_num12_4 = phi i32 %agg_result_num12_0_loc_load, void %.preheader.preheader, i32 %agg_result_num12_2_loc_load, void %.lr.ph7.i"   --->   Operation 82 'phi' 'agg_result_num12_4' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%agg_result_num2_4 = phi i32 %agg_result_num2_0_loc_load, void %.preheader.preheader, i32 %agg_result_num2_2_loc_load, void %.lr.ph7.i"   --->   Operation 83 'phi' 'agg_result_num2_4' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%base_0_lcssa_i1114 = phi i2 0, void %.preheader.preheader, i2 %base, void %.lr.ph7.i"   --->   Operation 84 'phi' 'base_0_lcssa_i1114' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i2 %base_0_lcssa_i1114" [../src/ban.cpp:104]   --->   Operation 85 'zext' 'zext_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (0.44ns)   --->   "%icmp_ln104_7 = icmp_ne  i2 %base_0_lcssa_i1114, i2 3" [../src/ban.cpp:104]   --->   Operation 86 'icmp' 'icmp_ln104_7' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 87 [1/1] (0.54ns)   --->   "%add_ln104 = add i3 %zext_ln104, i3 1" [../src/ban.cpp:104]   --->   Operation 87 'add' 'add_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (0.20ns)   --->   "%select_ln104 = select i1 %icmp_ln104_7, i3 3, i3 %add_ln104" [../src/ban.cpp:104]   --->   Operation 88 'select' 'select_ln104' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 89 [2/2] (0.42ns)   --->   "%call_ln97 = call void @mul_body_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_4, i32 %agg_result_num12_4, i32 %agg_result_num2_4, i2 %base_0_lcssa_i1114, i3 %select_ln104, i32 %agg_result_num_5_loc, i32 %agg_result_num12_5_loc, i32 %agg_result_num2_5_loc" [../src/ban.cpp:97]   --->   Operation 89 'call' 'call_ln97' <Predicate = (!icmp_ln104) | (!icmp_ln92)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.13>
ST_13 : Operation 90 [1/2] (1.13ns)   --->   "%call_ln97 = call void @mul_body_Pipeline_VITIS_LOOP_104_3, i32 %agg_result_num_4, i32 %agg_result_num12_4, i32 %agg_result_num2_4, i2 %base_0_lcssa_i1114, i3 %select_ln104, i32 %agg_result_num_5_loc, i32 %agg_result_num12_5_loc, i32 %agg_result_num2_5_loc" [../src/ban.cpp:97]   --->   Operation 90 'call' 'call_ln97' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.47>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%agg_result_p_0 = phi i32 0, void %.preheader.preheader, i32 %tmp, void %.lr.ph7.i"   --->   Operation 91 'phi' 'agg_result_p_0' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "%agg_result_num_5_loc_load = load i32 %agg_result_num_5_loc"   --->   Operation 92 'load' 'agg_result_num_5_loc_load' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%agg_result_num12_5_loc_load = load i32 %agg_result_num12_5_loc"   --->   Operation 93 'load' 'agg_result_num12_5_loc_load' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%agg_result_num2_5_loc_load = load i32 %agg_result_num2_5_loc"   --->   Operation 94 'load' 'agg_result_num2_5_loc_load' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (0.47ns)   --->   "%br_ln0 = br void %_ZN3Ban14to_normal_formEv.18.exit"   --->   Operation 95 'br' 'br_ln0' <Predicate = (and_ln77 & !icmp_ln104) | (and_ln77 & !icmp_ln92)> <Delay = 0.47>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%agg_result_num_7 = phi i32 %agg_result_num_5_loc_load, void %.lr.ph.i, i32 %agg_result_num_0_loc_load, void %codeRepl, i32 %agg_result_num_2_loc_load, void %.lr.ph7.i"   --->   Operation 96 'phi' 'agg_result_num_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%agg_result_num12_7 = phi i32 %agg_result_num12_5_loc_load, void %.lr.ph.i, i32 %agg_result_num12_0_loc_load, void %codeRepl, i32 %agg_result_num12_2_loc_load, void %.lr.ph7.i"   --->   Operation 97 'phi' 'agg_result_num12_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%agg_result_num2_7 = phi i32 %agg_result_num2_5_loc_load, void %.lr.ph.i, i32 %agg_result_num2_0_loc_load, void %codeRepl, i32 %agg_result_num2_2_loc_load, void %.lr.ph7.i"   --->   Operation 98 'phi' 'agg_result_num2_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%this_p_write_assign = phi i32 %agg_result_p_0, void %.lr.ph.i, i32 %p, void %codeRepl, i32 %tmp, void %.lr.ph7.i"   --->   Operation 99 'phi' 'this_p_write_assign' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %this_p_write_assign" [../src/ban.cpp:200]   --->   Operation 100 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_num_7" [../src/ban.cpp:200]   --->   Operation 101 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_num12_7" [../src/ban.cpp:200]   --->   Operation 102 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_num2_7" [../src/ban.cpp:200]   --->   Operation 103 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln200 = ret i128 %mrv_3" [../src/ban.cpp:200]   --->   Operation 104 'ret' 'ret_ln200' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read                      (read       ) [ 000000000000000]
p_read_10                   (read       ) [ 001000000000000]
agg_result_num2_5_loc       (alloca     ) [ 001111111111111]
agg_result_num12_5_loc      (alloca     ) [ 001111111111111]
agg_result_num_5_loc        (alloca     ) [ 001111111111111]
agg_result_num2_2_loc       (alloca     ) [ 001111111111100]
agg_result_num12_2_loc      (alloca     ) [ 001111111111100]
agg_result_num_2_loc        (alloca     ) [ 001111111111100]
idx_tmp_loc                 (alloca     ) [ 001111111110000]
agg_result_num2_0_loc       (alloca     ) [ 001111111000000]
agg_result_num12_0_loc      (alloca     ) [ 001111111000000]
agg_result_num_0_loc        (alloca     ) [ 001111110000000]
num_res_0_01_loc            (alloca     ) [ 001111000000000]
num_res_1_02_loc            (alloca     ) [ 001111000000000]
num_res_2_03_loc            (alloca     ) [ 001111000000000]
aux                         (alloca     ) [ 001110000000000]
p_partselect3               (partselect ) [ 000000000000000]
empty                       (bitcast    ) [ 001000000000000]
p_partselect2               (partselect ) [ 000000000000000]
empty_44                    (bitcast    ) [ 001000000000000]
p_partselect1               (partselect ) [ 000000000000000]
empty_45                    (bitcast    ) [ 001000000000000]
trunc_ln195                 (trunc      ) [ 000000000000000]
trunc_ln195_1               (trunc      ) [ 000000000000000]
p                           (add        ) [ 001111111111111]
call_ln0                    (call       ) [ 000000000000000]
call_ln0                    (call       ) [ 000000000000000]
num_res_2_03_loc_load       (load       ) [ 000000100000000]
num_res_1_02_loc_load       (load       ) [ 000000100000000]
num_res_0_01_loc_load       (load       ) [ 000000100000000]
call_ln0                    (call       ) [ 000000000000000]
agg_result_num_0_loc_load   (load       ) [ 000000001111111]
agg_result_num12_0_loc_load (load       ) [ 000000001111111]
agg_result_num2_0_loc_load  (load       ) [ 000000001111111]
bitcast_ln77                (bitcast    ) [ 000000000000000]
tmp_s                       (partselect ) [ 000000000000000]
trunc_ln77                  (trunc      ) [ 000000000000000]
icmp_ln77                   (icmp       ) [ 000000000000000]
icmp_ln77_8                 (icmp       ) [ 000000000000000]
or_ln77                     (or         ) [ 000000000000000]
tmp_83                      (fcmp       ) [ 000000000000000]
and_ln77                    (and        ) [ 000000001111111]
br_ln77                     (br         ) [ 000000001111111]
call_ln0                    (call       ) [ 000000000000000]
idx_tmp_loc_load            (load       ) [ 000000000000000]
empty_46                    (trunc      ) [ 000000000001100]
icmp_ln92                   (icmp       ) [ 000000000011111]
br_ln92                     (br         ) [ 000000000011111]
xor_ln92                    (xor        ) [ 000000000001000]
call_ln92                   (call       ) [ 000000000000000]
agg_result_num_2_loc_load   (load       ) [ 000000001000111]
agg_result_num12_2_loc_load (load       ) [ 000000001000111]
agg_result_num2_2_loc_load  (load       ) [ 000000001000111]
sub_ln92                    (sub        ) [ 000000000000000]
base                        (add        ) [ 000000000000000]
xor_ln100                   (xor        ) [ 000000000000000]
sext_ln100                  (sext       ) [ 000000000000000]
tmp                         (add        ) [ 000000001010111]
icmp_ln104                  (icmp       ) [ 000000000000111]
br_ln104                    (br         ) [ 000000001010111]
agg_result_num_4            (phi        ) [ 000000000001110]
agg_result_num12_4          (phi        ) [ 000000000001110]
agg_result_num2_4           (phi        ) [ 000000000001110]
base_0_lcssa_i1114          (phi        ) [ 000000000001110]
zext_ln104                  (zext       ) [ 000000000000000]
icmp_ln104_7                (icmp       ) [ 000000000000000]
add_ln104                   (add        ) [ 000000000000000]
select_ln104                (select     ) [ 000000000000010]
call_ln97                   (call       ) [ 000000000000000]
agg_result_p_0              (phi        ) [ 000000000000001]
agg_result_num_5_loc_load   (load       ) [ 000000000000000]
agg_result_num12_5_loc_load (load       ) [ 000000000000000]
agg_result_num2_5_loc_load  (load       ) [ 000000000000000]
br_ln0                      (br         ) [ 000000000000000]
agg_result_num_7            (phi        ) [ 000000000000001]
agg_result_num12_7          (phi        ) [ 000000000000001]
agg_result_num2_7           (phi        ) [ 000000000000001]
this_p_write_assign         (phi        ) [ 000000000000001]
mrv                         (insertvalue) [ 000000000000000]
mrv_1                       (insertvalue) [ 000000000000000]
mrv_2                       (insertvalue) [ 000000000000000]
mrv_3                       (insertvalue) [ 000000000000000]
ret_ln200                   (ret        ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read13">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read24">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read24"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_body_Pipeline_VITIS_LOOP_169_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_body_Pipeline_VITIS_LOOP_187_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_body_Pipeline_VITIS_LOOP_21_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_body_Pipeline_VITIS_LOOP_84_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_body_Pipeline_VITIS_LOOP_92_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_body_Pipeline_VITIS_LOOP_104_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="agg_result_num2_5_loc_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_5_loc/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="agg_result_num12_5_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num12_5_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="agg_result_num_5_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_5_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="agg_result_num2_2_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_2_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="agg_result_num12_2_loc_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num12_2_loc/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="agg_result_num_2_loc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_2_loc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="idx_tmp_loc_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_tmp_loc/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="agg_result_num2_0_loc_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num2_0_loc/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="agg_result_num12_0_loc_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num12_0_loc/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="agg_result_num_0_loc_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="agg_result_num_0_loc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="num_res_0_01_loc_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_0_01_loc/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="num_res_1_02_loc_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_1_02_loc/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="num_res_2_03_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_res_2_03_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="aux_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="aux/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="128" slack="0"/>
<pin id="122" dir="0" index="1" bw="128" slack="0"/>
<pin id="123" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read_10_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="128" slack="0"/>
<pin id="128" dir="0" index="1" bw="128" slack="0"/>
<pin id="129" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="132" class="1005" name="agg_result_num_4_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num_4 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="agg_result_num_4_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="32" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_4/12 "/>
</bind>
</comp>

<comp id="142" class="1005" name="agg_result_num12_4_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num12_4 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="agg_result_num12_4_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num12_4/12 "/>
</bind>
</comp>

<comp id="152" class="1005" name="agg_result_num2_4_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num2_4 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="agg_result_num2_4_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="32" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num2_4/12 "/>
</bind>
</comp>

<comp id="162" class="1005" name="base_0_lcssa_i1114_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="1"/>
<pin id="164" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="base_0_lcssa_i1114 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="base_0_lcssa_i1114_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="2"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="2" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_0_lcssa_i1114/12 "/>
</bind>
</comp>

<comp id="174" class="1005" name="agg_result_p_0_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="4"/>
<pin id="176" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_p_0 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="agg_result_p_0_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="4"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="32" slack="2"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_p_0/14 "/>
</bind>
</comp>

<comp id="185" class="1005" name="agg_result_num_7_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="187" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num_7 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="agg_result_num_7_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num_7/14 "/>
</bind>
</comp>

<comp id="196" class="1005" name="agg_result_num12_7_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="198" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num12_7 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="agg_result_num12_7_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num12_7/14 "/>
</bind>
</comp>

<comp id="207" class="1005" name="agg_result_num2_7_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="209" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_num2_7 (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="agg_result_num2_7_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_num2_7/14 "/>
</bind>
</comp>

<comp id="218" class="1005" name="this_p_write_assign_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="220" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="this_p_write_assign (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="this_p_write_assign_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="32" slack="13"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="4" bw="32" slack="2"/>
<pin id="227" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="this_p_write_assign/14 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="128" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="0" index="3" bw="32" slack="0"/>
<pin id="235" dir="0" index="4" bw="32" slack="0"/>
<pin id="236" dir="0" index="5" bw="32" slack="0"/>
<pin id="237" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="32" slack="2"/>
<pin id="245" dir="0" index="3" bw="32" slack="2"/>
<pin id="246" dir="0" index="4" bw="32" slack="2"/>
<pin id="247" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="32" slack="0"/>
<pin id="253" dir="0" index="3" bw="32" slack="0"/>
<pin id="254" dir="0" index="4" bw="32" slack="4"/>
<pin id="255" dir="0" index="5" bw="32" slack="4"/>
<pin id="256" dir="0" index="6" bw="32" slack="4"/>
<pin id="257" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="0" index="3" bw="32" slack="0"/>
<pin id="264" dir="0" index="4" bw="32" slack="7"/>
<pin id="265" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="0" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="4" bw="2" slack="0"/>
<pin id="273" dir="0" index="5" bw="2" slack="0"/>
<pin id="274" dir="0" index="6" bw="32" slack="9"/>
<pin id="275" dir="0" index="7" bw="32" slack="9"/>
<pin id="276" dir="0" index="8" bw="32" slack="9"/>
<pin id="277" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln92/10 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="0" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="0" index="2" bw="32" slack="0"/>
<pin id="283" dir="0" index="3" bw="32" slack="0"/>
<pin id="284" dir="0" index="4" bw="2" slack="0"/>
<pin id="285" dir="0" index="5" bw="3" slack="0"/>
<pin id="286" dir="0" index="6" bw="32" slack="11"/>
<pin id="287" dir="0" index="7" bw="32" slack="11"/>
<pin id="288" dir="0" index="8" bw="32" slack="11"/>
<pin id="289" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln97/12 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_83/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_partselect3_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="128" slack="0"/>
<pin id="303" dir="0" index="2" bw="7" slack="0"/>
<pin id="304" dir="0" index="3" bw="7" slack="0"/>
<pin id="305" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_partselect3/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="empty_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="p_partselect2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="128" slack="0"/>
<pin id="318" dir="0" index="2" bw="8" slack="0"/>
<pin id="319" dir="0" index="3" bw="8" slack="0"/>
<pin id="320" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_partselect2/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="empty_44_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_44/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_partselect1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="128" slack="0"/>
<pin id="333" dir="0" index="2" bw="8" slack="0"/>
<pin id="334" dir="0" index="3" bw="8" slack="0"/>
<pin id="335" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_partselect1/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="empty_45_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_45/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="trunc_ln195_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="128" slack="0"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln195/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="trunc_ln195_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="128" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln195_1/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="32" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="num_res_2_03_loc_load_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="4"/>
<pin id="361" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_2_03_loc_load/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="num_res_1_02_loc_load_load_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="4"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_1_02_loc_load/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="num_res_0_01_loc_load_load_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="4"/>
<pin id="369" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_res_0_01_loc_load/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="agg_result_num_0_loc_load_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="6"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_0_loc_load/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="agg_result_num12_0_loc_load_load_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="7"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num12_0_loc_load/8 "/>
</bind>
</comp>

<comp id="379" class="1004" name="agg_result_num2_0_loc_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="7"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_0_loc_load/8 "/>
</bind>
</comp>

<comp id="383" class="1004" name="bitcast_ln77_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="385" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77/8 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_s_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="0" index="2" bw="6" slack="0"/>
<pin id="390" dir="0" index="3" bw="6" slack="0"/>
<pin id="391" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln77_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln77_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln77_8_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="23" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77_8/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="or_ln77_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/8 "/>
</bind>
</comp>

<comp id="418" class="1004" name="and_ln77_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="idx_tmp_loc_load_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="9"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_tmp_loc_load/10 "/>
</bind>
</comp>

<comp id="427" class="1004" name="empty_46_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_46/10 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln92_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="3" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/10 "/>
</bind>
</comp>

<comp id="438" class="1004" name="xor_ln92_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="2" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln92/10 "/>
</bind>
</comp>

<comp id="445" class="1004" name="agg_result_num_2_loc_load_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="11"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_2_loc_load/12 "/>
</bind>
</comp>

<comp id="449" class="1004" name="agg_result_num12_2_loc_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="11"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num12_2_loc_load/12 "/>
</bind>
</comp>

<comp id="453" class="1004" name="agg_result_num2_2_loc_load_load_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="11"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_2_loc_load/12 "/>
</bind>
</comp>

<comp id="457" class="1004" name="sub_ln92_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="0"/>
<pin id="459" dir="0" index="1" bw="2" slack="2"/>
<pin id="460" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln92/12 "/>
</bind>
</comp>

<comp id="462" class="1004" name="base_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base/12 "/>
</bind>
</comp>

<comp id="469" class="1004" name="xor_ln100_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="2" slack="0"/>
<pin id="471" dir="0" index="1" bw="2" slack="0"/>
<pin id="472" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln100/12 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sext_ln100_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="2" slack="0"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/12 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="11"/>
<pin id="482" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln104_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="2" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/12 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln104_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="2" slack="0"/>
<pin id="492" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/12 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln104_7_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="2" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104_7/12 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln104_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="2" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/12 "/>
</bind>
</comp>

<comp id="506" class="1004" name="select_ln104_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="3" slack="0"/>
<pin id="509" dir="0" index="2" bw="3" slack="0"/>
<pin id="510" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/12 "/>
</bind>
</comp>

<comp id="515" class="1004" name="agg_result_num_5_loc_load_load_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="13"/>
<pin id="517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num_5_loc_load/14 "/>
</bind>
</comp>

<comp id="519" class="1004" name="agg_result_num12_5_loc_load_load_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="13"/>
<pin id="521" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num12_5_loc_load/14 "/>
</bind>
</comp>

<comp id="523" class="1004" name="agg_result_num2_5_loc_load_load_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="13"/>
<pin id="525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="agg_result_num2_5_loc_load/14 "/>
</bind>
</comp>

<comp id="527" class="1004" name="mrv_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="128" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/14 "/>
</bind>
</comp>

<comp id="533" class="1004" name="mrv_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="128" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/14 "/>
</bind>
</comp>

<comp id="539" class="1004" name="mrv_2_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="128" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="0"/>
<pin id="542" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/14 "/>
</bind>
</comp>

<comp id="545" class="1004" name="mrv_3_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="128" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="0"/>
<pin id="548" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/14 "/>
</bind>
</comp>

<comp id="551" class="1005" name="p_read_10_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="128" slack="1"/>
<pin id="553" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="p_read_10 "/>
</bind>
</comp>

<comp id="556" class="1005" name="agg_result_num2_5_loc_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="11"/>
<pin id="558" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="agg_result_num2_5_loc "/>
</bind>
</comp>

<comp id="562" class="1005" name="agg_result_num12_5_loc_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="11"/>
<pin id="564" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="agg_result_num12_5_loc "/>
</bind>
</comp>

<comp id="568" class="1005" name="agg_result_num_5_loc_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="11"/>
<pin id="570" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="agg_result_num_5_loc "/>
</bind>
</comp>

<comp id="574" class="1005" name="agg_result_num2_2_loc_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="9"/>
<pin id="576" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="agg_result_num2_2_loc "/>
</bind>
</comp>

<comp id="580" class="1005" name="agg_result_num12_2_loc_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="9"/>
<pin id="582" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="agg_result_num12_2_loc "/>
</bind>
</comp>

<comp id="586" class="1005" name="agg_result_num_2_loc_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="9"/>
<pin id="588" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="agg_result_num_2_loc "/>
</bind>
</comp>

<comp id="592" class="1005" name="idx_tmp_loc_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="7"/>
<pin id="594" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="idx_tmp_loc "/>
</bind>
</comp>

<comp id="598" class="1005" name="agg_result_num2_0_loc_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="4"/>
<pin id="600" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_num2_0_loc "/>
</bind>
</comp>

<comp id="604" class="1005" name="agg_result_num12_0_loc_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="4"/>
<pin id="606" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_num12_0_loc "/>
</bind>
</comp>

<comp id="610" class="1005" name="agg_result_num_0_loc_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="4"/>
<pin id="612" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="agg_result_num_0_loc "/>
</bind>
</comp>

<comp id="616" class="1005" name="num_res_0_01_loc_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="2"/>
<pin id="618" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_res_0_01_loc "/>
</bind>
</comp>

<comp id="622" class="1005" name="num_res_1_02_loc_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="2"/>
<pin id="624" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_res_1_02_loc "/>
</bind>
</comp>

<comp id="628" class="1005" name="num_res_2_03_loc_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="2"/>
<pin id="630" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="num_res_2_03_loc "/>
</bind>
</comp>

<comp id="634" class="1005" name="empty_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="639" class="1005" name="empty_44_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_44 "/>
</bind>
</comp>

<comp id="644" class="1005" name="empty_45_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_45 "/>
</bind>
</comp>

<comp id="649" class="1005" name="p_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="11"/>
<pin id="651" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="673" class="1005" name="and_ln77_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="6"/>
<pin id="675" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln77 "/>
</bind>
</comp>

<comp id="677" class="1005" name="empty_46_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="2" slack="1"/>
<pin id="679" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_46 "/>
</bind>
</comp>

<comp id="683" class="1005" name="icmp_ln92_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="2"/>
<pin id="685" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln92 "/>
</bind>
</comp>

<comp id="687" class="1005" name="xor_ln92_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="2" slack="1"/>
<pin id="689" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln92 "/>
</bind>
</comp>

<comp id="701" class="1005" name="tmp_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="2"/>
<pin id="703" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="707" class="1005" name="icmp_ln104_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="2"/>
<pin id="709" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="711" class="1005" name="select_ln104_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="3" slack="1"/>
<pin id="713" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln104 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="141"><net_src comp="135" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="151"><net_src comp="145" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="161"><net_src comp="155" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="165"><net_src comp="52" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="60" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="229"><net_src comp="178" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="126" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="116" pin="1"/><net_sink comp="230" pin=5"/></net>

<net id="248"><net_src comp="24" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="258"><net_src comp="26" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="278"><net_src comp="46" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="290"><net_src comp="58" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="291"><net_src comp="135" pin="4"/><net_sink comp="279" pin=1"/></net>

<net id="292"><net_src comp="145" pin="4"/><net_sink comp="279" pin=2"/></net>

<net id="293"><net_src comp="155" pin="4"/><net_sink comp="279" pin=3"/></net>

<net id="294"><net_src comp="166" pin="4"/><net_sink comp="279" pin=4"/></net>

<net id="299"><net_src comp="28" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="8" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="120" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="10" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="12" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="313"><net_src comp="300" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="321"><net_src comp="8" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="120" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="14" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="16" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="328"><net_src comp="315" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="230" pin=3"/></net>

<net id="336"><net_src comp="8" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="120" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="18" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="20" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="343"><net_src comp="330" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="230" pin=4"/></net>

<net id="348"><net_src comp="126" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="120" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="345" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="359" pin="1"/><net_sink comp="249" pin=3"/></net>

<net id="366"><net_src comp="363" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="370"><net_src comp="367" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="374"><net_src comp="371" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="378"><net_src comp="375" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="382"><net_src comp="379" pin="1"/><net_sink comp="259" pin=3"/></net>

<net id="392"><net_src comp="30" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="32" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="34" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="399"><net_src comp="383" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="386" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="36" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="396" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="38" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="400" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="295" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="424" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="267" pin=4"/></net>

<net id="436"><net_src comp="424" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="42" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="427" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="44" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="444"><net_src comp="438" pin="2"/><net_sink comp="267" pin=5"/></net>

<net id="448"><net_src comp="445" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="452"><net_src comp="449" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="456"><net_src comp="453" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="461"><net_src comp="48" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="50" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="468"><net_src comp="462" pin="2"/><net_sink comp="166" pin=2"/></net>

<net id="473"><net_src comp="457" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="48" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="462" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="44" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="166" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="166" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="44" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="490" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="54" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="511"><net_src comp="494" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="56" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="500" pin="2"/><net_sink comp="506" pin=2"/></net>

<net id="514"><net_src comp="506" pin="3"/><net_sink comp="279" pin=5"/></net>

<net id="518"><net_src comp="515" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="522"><net_src comp="519" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="526"><net_src comp="523" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="531"><net_src comp="62" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="221" pin="6"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="188" pin="6"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="533" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="199" pin="6"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="539" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="210" pin="6"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="126" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="559"><net_src comp="64" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="279" pin=8"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="565"><net_src comp="68" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="279" pin=7"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="571"><net_src comp="72" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="279" pin=6"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="577"><net_src comp="76" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="267" pin=8"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="583"><net_src comp="80" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="267" pin=7"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="589"><net_src comp="84" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="267" pin=6"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="595"><net_src comp="88" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="259" pin=4"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="601"><net_src comp="92" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="249" pin=6"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="607"><net_src comp="96" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="249" pin=5"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="613"><net_src comp="100" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="249" pin=4"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="619"><net_src comp="104" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="241" pin=4"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="625"><net_src comp="108" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="241" pin=3"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="631"><net_src comp="112" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="637"><net_src comp="310" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="642"><net_src comp="325" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="230" pin=3"/></net>

<net id="647"><net_src comp="340" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="230" pin=4"/></net>

<net id="652"><net_src comp="353" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="676"><net_src comp="418" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="427" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="267" pin=4"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="686"><net_src comp="432" pin="2"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="438" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="267" pin=5"/></net>

<net id="704"><net_src comp="479" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="221" pin=4"/></net>

<net id="710"><net_src comp="484" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="506" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="279" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: mul_body : p_read13 | {1 }
	Port: mul_body : p_read24 | {1 }
  - Chain level:
	State 1
		empty : 1
		empty_44 : 1
		empty_45 : 1
		call_ln0 : 2
		p : 1
	State 2
	State 3
	State 4
	State 5
		call_ln0 : 1
	State 6
	State 7
		tmp_83 : 1
	State 8
		tmp_s : 1
		trunc_ln77 : 1
		icmp_ln77 : 2
		icmp_ln77_8 : 2
		or_ln77 : 3
		and_ln77 : 3
		br_ln77 : 3
		call_ln0 : 1
	State 9
	State 10
		empty_46 : 1
		icmp_ln92 : 1
		br_ln92 : 2
		xor_ln92 : 2
		call_ln92 : 2
	State 11
	State 12
		base : 1
		xor_ln100 : 1
		sext_ln100 : 1
		tmp : 2
		icmp_ln104 : 2
		br_ln104 : 3
		agg_result_num_4 : 4
		agg_result_num12_4 : 4
		agg_result_num2_4 : 4
		base_0_lcssa_i1114 : 4
		zext_ln104 : 5
		icmp_ln104_7 : 5
		add_ln104 : 6
		select_ln104 : 7
		call_ln97 : 8
	State 13
	State 14
		agg_result_num_7 : 1
		agg_result_num12_7 : 1
		agg_result_num2_7 : 1
		this_p_write_assign : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		ret_ln200 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          | grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230 |    15   |  1.281  |   1683  |   4387  |
|          | grp_mul_body_Pipeline_VITIS_LOOP_187_1_fu_241 |    0    |  0.427  |   103   |    26   |
|   call   |  grp_mul_body_Pipeline_VITIS_LOOP_21_1_fu_249 |    0    |    0    |    98   |    31   |
|          |  grp_mul_body_Pipeline_VITIS_LOOP_84_1_fu_259 |    0    |  0.427  |   199   |   131   |
|          |  grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267 |    0    |    0    |   135   |    41   |
|          | grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279 |    0    |    0    |   224   |   100   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                    p_fu_353                   |    0    |    0    |    0    |    39   |
|    add   |                  base_fu_462                  |    0    |    0    |    0    |    9    |
|          |                   tmp_fu_479                  |    0    |    0    |    0    |    39   |
|          |                add_ln104_fu_500               |    0    |    0    |    0    |    9    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                icmp_ln77_fu_400               |    0    |    0    |    0    |    11   |
|          |               icmp_ln77_8_fu_406              |    0    |    0    |    0    |    16   |
|   icmp   |                icmp_ln92_fu_432               |    0    |    0    |    0    |    20   |
|          |               icmp_ln104_fu_484               |    0    |    0    |    0    |    8    |
|          |              icmp_ln104_7_fu_494              |    0    |    0    |    0    |    8    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|    sub   |                sub_ln92_fu_457                |    0    |    0    |    0    |    9    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|    xor   |                xor_ln92_fu_438                |    0    |    0    |    0    |    2    |
|          |                xor_ln100_fu_469               |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|  select  |              select_ln104_fu_506              |    0    |    0    |    0    |    3    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|    or    |                 or_ln77_fu_412                |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|    and   |                and_ln77_fu_418                |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   read   |               p_read_read_fu_120              |    0    |    0    |    0    |    0    |
|          |             p_read_10_read_fu_126             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                   grp_fu_295                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |              p_partselect3_fu_300             |    0    |    0    |    0    |    0    |
|partselect|              p_partselect2_fu_315             |    0    |    0    |    0    |    0    |
|          |              p_partselect1_fu_330             |    0    |    0    |    0    |    0    |
|          |                  tmp_s_fu_386                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |               trunc_ln195_fu_345              |    0    |    0    |    0    |    0    |
|   trunc  |              trunc_ln195_1_fu_349             |    0    |    0    |    0    |    0    |
|          |               trunc_ln77_fu_396               |    0    |    0    |    0    |    0    |
|          |                empty_46_fu_427                |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   sext   |               sext_ln100_fu_475               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   zext   |               zext_ln104_fu_490               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                   mrv_fu_527                  |    0    |    0    |    0    |    0    |
|insertvalue|                  mrv_1_fu_533                 |    0    |    0    |    0    |    0    |
|          |                  mrv_2_fu_539                 |    0    |    0    |    0    |    0    |
|          |                  mrv_3_fu_545                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    15   |  2.135  |   2442  |   4895  |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| aux|    0   |   64   |    3   |    0   |
+----+--------+--------+--------+--------+
|Total|    0   |   64   |    3   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|agg_result_num12_0_loc_reg_604|   32   |
|agg_result_num12_2_loc_reg_580|   32   |
|  agg_result_num12_4_reg_142  |   32   |
|agg_result_num12_5_loc_reg_562|   32   |
|  agg_result_num12_7_reg_196  |   32   |
| agg_result_num2_0_loc_reg_598|   32   |
| agg_result_num2_2_loc_reg_574|   32   |
|   agg_result_num2_4_reg_152  |   32   |
| agg_result_num2_5_loc_reg_556|   32   |
|   agg_result_num2_7_reg_207  |   32   |
| agg_result_num_0_loc_reg_610 |   32   |
| agg_result_num_2_loc_reg_586 |   32   |
|   agg_result_num_4_reg_132   |   32   |
| agg_result_num_5_loc_reg_568 |   32   |
|   agg_result_num_7_reg_185   |   32   |
|    agg_result_p_0_reg_174    |   32   |
|       and_ln77_reg_673       |    1   |
|  base_0_lcssa_i1114_reg_162  |    2   |
|       empty_44_reg_639       |   32   |
|       empty_45_reg_644       |   32   |
|       empty_46_reg_677       |    2   |
|         empty_reg_634        |   32   |
|      icmp_ln104_reg_707      |    1   |
|       icmp_ln92_reg_683      |    1   |
|      idx_tmp_loc_reg_592     |   32   |
|   num_res_0_01_loc_reg_616   |   32   |
|   num_res_1_02_loc_reg_622   |   32   |
|   num_res_2_03_loc_reg_628   |   32   |
|       p_read_10_reg_551      |   128  |
|           p_reg_649          |   32   |
|     select_ln104_reg_711     |    3   |
|  this_p_write_assign_reg_218 |   32   |
|          tmp_reg_701         |   32   |
|       xor_ln92_reg_687       |    2   |
+------------------------------+--------+
|             Total            |   972  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|           base_0_lcssa_i1114_reg_162          |  p0  |   2  |   2  |    4   ||    9    |
| grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230 |  p1  |   2  |  128 |   256  ||    9    |
| grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230 |  p2  |   2  |  32  |   64   ||    9    |
| grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230 |  p3  |   2  |  32  |   64   ||    9    |
| grp_mul_body_Pipeline_VITIS_LOOP_169_1_fu_230 |  p4  |   2  |  32  |   64   ||    9    |
|  grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267 |  p4  |   2  |   2  |    4   ||    9    |
|  grp_mul_body_Pipeline_VITIS_LOOP_92_2_fu_267 |  p5  |   2  |   2  |    4   ||    9    |
| grp_mul_body_Pipeline_VITIS_LOOP_104_3_fu_279 |  p5  |   2  |   3  |    6   ||    9    |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   466  ||  3.416  ||    72   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   15   |    2   |  2442  |  4895  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    3   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   72   |    -   |
|  Register |    -   |    -   |    -   |   972  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   15   |    5   |  3478  |  4970  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
