<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\impl\gwsynthesis\Tang20kcartMSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\1day_msx_maisonnette_2f_2plus_t20\src\Tang20kcartMSX.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Oct 15 07:08:44 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8553</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4468</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk27m_ibuf/I </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.396</td>
<td>87.750
<td>0.000</td>
<td>5.698</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.396</td>
<td>87.750
<td>5.698</td>
<td>0.000</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>22.792</td>
<td>43.875
<td>0.000</td>
<td>11.396</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.188</td>
<td>29.250
<td>0.000</td>
<td>17.094</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>87.750(MHz)</td>
<td>94.141(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk27m!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.774</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.587</td>
</tr>
<tr>
<td>2</td>
<td>0.809</td>
<td>u_sdram/blkram_blkram_0_0_s/DO[0]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.552</td>
</tr>
<tr>
<td>3</td>
<td>0.809</td>
<td>u_sdram/blkram_blkram_0_0_s/DO[0]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.552</td>
</tr>
<tr>
<td>4</td>
<td>0.812</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.549</td>
</tr>
<tr>
<td>5</td>
<td>0.827</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.534</td>
</tr>
<tr>
<td>6</td>
<td>0.829</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.532</td>
</tr>
<tr>
<td>7</td>
<td>0.855</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.506</td>
</tr>
<tr>
<td>8</td>
<td>0.977</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.384</td>
</tr>
<tr>
<td>9</td>
<td>0.992</td>
<td>u_sdram/blkram_blkram_0_0_s/DO[0]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.369</td>
</tr>
<tr>
<td>10</td>
<td>0.992</td>
<td>u_sdram/blkram_blkram_0_0_s/DO[0]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.369</td>
</tr>
<tr>
<td>11</td>
<td>1.002</td>
<td>u_sdram/blkram_blkram_0_0_s/DO[0]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.359</td>
</tr>
<tr>
<td>12</td>
<td>1.002</td>
<td>u_sdram/blkram_blkram_0_0_s/DO[0]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.359</td>
</tr>
<tr>
<td>13</td>
<td>1.005</td>
<td>u_sdram/blkram_blkram_0_0_s/DO[0]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.356</td>
</tr>
<tr>
<td>14</td>
<td>1.005</td>
<td>u_sdram/blkram_blkram_0_0_s/DO[0]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.356</td>
</tr>
<tr>
<td>15</td>
<td>1.097</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.264</td>
</tr>
<tr>
<td>16</td>
<td>1.113</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.248</td>
</tr>
<tr>
<td>17</td>
<td>1.145</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.216</td>
</tr>
<tr>
<td>18</td>
<td>1.185</td>
<td>u_sdram/blkram_blkram_0_0_s/DO[0]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.176</td>
</tr>
<tr>
<td>19</td>
<td>1.204</td>
<td>u_sdram/blkram_blkram_0_0_s/DO[0]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.157</td>
</tr>
<tr>
<td>20</td>
<td>1.204</td>
<td>u_sdram/blkram_blkram_0_0_s/DO[0]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.157</td>
</tr>
<tr>
<td>21</td>
<td>1.204</td>
<td>u_sdram/blkram_blkram_0_0_s/DO[0]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.157</td>
</tr>
<tr>
<td>22</td>
<td>1.204</td>
<td>u_sdram/blkram_blkram_0_0_s/DO[0]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.157</td>
</tr>
<tr>
<td>23</td>
<td>1.253</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.108</td>
</tr>
<tr>
<td>24</td>
<td>1.285</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.076</td>
</tr>
<tr>
<td>25</td>
<td>1.329</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0/CE</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.396</td>
<td>0.000</td>
<td>10.032</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.205</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/ADB[10]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>2</td>
<td>0.205</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_2_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/ADB[9]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>3</td>
<td>0.225</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[8]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>4</td>
<td>0.333</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_0_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/ADB[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>5</td>
<td>0.344</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_1_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/ADB[8]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>6</td>
<td>0.363</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[6]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>7</td>
<td>0.363</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[5]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>8</td>
<td>0.363</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[4]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>9</td>
<td>0.363</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>10</td>
<td>0.363</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>11</td>
<td>0.363</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>12</td>
<td>0.365</td>
<td>u_v9958/IRAMADR_0_s0/Q</td>
<td>u_sdram/blkram_blkram_0_4_s/ADA[0]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.483</td>
</tr>
<tr>
<td>13</td>
<td>0.378</td>
<td>u_debugger/ff_rom_address_4_s0/Q</td>
<td>u_debugger/u_rom/w_rom_data_0_s1/AD[4]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>14</td>
<td>0.378</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[7]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>15</td>
<td>0.378</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_1_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[1]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.627</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2/Q</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>u_v9958/U_VDP_REGISTER/VDPR16PALNUM_3_s0/Q</td>
<td>u_v9958/U_VDP_REGISTER/VDPR16PALNUM_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>u_v9958/U_SPRITE/SPDRAWX_8_s0/Q</td>
<td>u_v9958/U_SPRITE/SPDRAWX_8_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_0_s0/Q</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_1_s0/Q</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_1_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_6_s0/Q</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>u_v9958/U_VDP_GRAPHIC4567/LOCALDOTCOUNTERX_5_s0/Q</td>
<td>u_v9958/U_VDP_GRAPHIC4567/LOCALDOTCOUNTERX_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_3_s0/Q</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_3_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_4_s0/Q</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_4_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_5_s0/Q</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_5_s0/D</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_5_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_25_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_17_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_count_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_debugger/ff_next_state_5_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/blkram_blkram_0_7_s</td>
</tr>
<tr>
<td>8</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/U_SSG/FF_X_CNT_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/U_VDP_GRAPHIC123M/FF_PRE_PAT_COL_7_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.935</td>
<td>4.935</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/U_VDP_REGISTER/REG_R10R3_COL_ADDR_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
</tr>
<tr>
<td>8.117</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I0</td>
</tr>
<tr>
<td>8.634</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.578</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/I3</td>
</tr>
<tr>
<td>9.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/F</td>
</tr>
<tr>
<td>10.678</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n303_s0/I0</td>
</tr>
<tr>
<td>11.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n303_s0/F</td>
</tr>
<tr>
<td>11.718</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/I0</td>
</tr>
<tr>
<td>12.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.267</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C32[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.303</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.443</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.332</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C33[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s28/I1</td>
</tr>
<tr>
<td>13.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C33[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s28/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s25/I1</td>
</tr>
<tr>
<td>14.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R38C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s25/F</td>
</tr>
<tr>
<td>15.569</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1516_s30/I3</td>
</tr>
<tr>
<td>16.139</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1516_s30/F</td>
</tr>
<tr>
<td>16.311</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1516_s28/I2</td>
</tr>
<tr>
<td>16.773</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C41[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1516_s28/F</td>
</tr>
<tr>
<td>16.946</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1516_s24/I3</td>
</tr>
<tr>
<td>17.516</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C40[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1516_s24/F</td>
</tr>
<tr>
<td>17.516</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C40[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.696, 44.355%; route: 5.659, 53.454%; tC2Q: 0.232, 2.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_sdram/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>9.188</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_sdram/blkram_blkram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.531</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>10.902</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>10.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>10.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>10.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>10.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>10.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>11.442</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>12.086</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I0</td>
</tr>
<tr>
<td>12.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/F</td>
</tr>
<tr>
<td>14.133</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I2</td>
</tr>
<tr>
<td>14.595</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I2</td>
</tr>
<tr>
<td>15.146</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F</td>
</tr>
<tr>
<td>15.321</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>u_v9958/U_SPRITE/n3133_s3/I2</td>
</tr>
<tr>
<td>15.891</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R27C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3133_s3/F</td>
</tr>
<tr>
<td>16.071</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>u_v9958/U_SPRITE/n3153_s0/I2</td>
</tr>
<tr>
<td>16.398</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3153_s0/F</td>
</tr>
<tr>
<td>17.480</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C21[0][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.929, 37.239%; route: 4.362, 41.343%; tC2Q: 2.260, 21.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.480</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_sdram/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>9.188</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_sdram/blkram_blkram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.531</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>10.902</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>10.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>10.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>10.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>10.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>10.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>11.442</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>12.086</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I0</td>
</tr>
<tr>
<td>12.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/F</td>
</tr>
<tr>
<td>14.133</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I2</td>
</tr>
<tr>
<td>14.595</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I2</td>
</tr>
<tr>
<td>15.146</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F</td>
</tr>
<tr>
<td>15.321</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>u_v9958/U_SPRITE/n3133_s3/I2</td>
</tr>
<tr>
<td>15.891</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R27C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3133_s3/F</td>
</tr>
<tr>
<td>16.071</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>u_v9958/U_SPRITE/n3153_s0/I2</td>
</tr>
<tr>
<td>16.398</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3153_s0/F</td>
</tr>
<tr>
<td>17.480</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[2]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.929, 37.239%; route: 4.362, 41.343%; tC2Q: 2.260, 21.418%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
</tr>
<tr>
<td>8.117</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I0</td>
</tr>
<tr>
<td>8.634</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.578</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/I3</td>
</tr>
<tr>
<td>9.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/F</td>
</tr>
<tr>
<td>10.678</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n303_s0/I0</td>
</tr>
<tr>
<td>11.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n303_s0/F</td>
</tr>
<tr>
<td>11.718</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/I0</td>
</tr>
<tr>
<td>12.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.267</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C32[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.303</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.443</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.332</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C33[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s28/I1</td>
</tr>
<tr>
<td>13.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C33[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s28/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s25/I1</td>
</tr>
<tr>
<td>14.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R38C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s25/F</td>
</tr>
<tr>
<td>15.644</td>
<td>0.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1518_s29/I3</td>
</tr>
<tr>
<td>16.214</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C42[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1518_s29/F</td>
</tr>
<tr>
<td>16.387</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C42[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1518_s28/I2</td>
</tr>
<tr>
<td>16.758</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C42[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1518_s28/F</td>
</tr>
<tr>
<td>16.928</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C42[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1518_s24/I3</td>
</tr>
<tr>
<td>17.477</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C42[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1518_s24/F</td>
</tr>
<tr>
<td>17.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C42[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C42[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.584, 43.454%; route: 5.733, 54.347%; tC2Q: 0.232, 2.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
</tr>
<tr>
<td>8.117</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I0</td>
</tr>
<tr>
<td>8.634</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.578</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/I3</td>
</tr>
<tr>
<td>9.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/F</td>
</tr>
<tr>
<td>10.678</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n303_s0/I0</td>
</tr>
<tr>
<td>11.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n303_s0/F</td>
</tr>
<tr>
<td>11.718</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/I0</td>
</tr>
<tr>
<td>12.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.267</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C32[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.303</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.443</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.332</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C33[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s28/I1</td>
</tr>
<tr>
<td>13.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C33[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s28/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s25/I1</td>
</tr>
<tr>
<td>14.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R38C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s25/F</td>
</tr>
<tr>
<td>15.579</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1526_s27/I3</td>
</tr>
<tr>
<td>16.032</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1526_s27/F</td>
</tr>
<tr>
<td>16.429</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1526_s26/I3</td>
</tr>
<tr>
<td>16.891</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1526_s26/F</td>
</tr>
<tr>
<td>16.892</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1526_s24/I3</td>
</tr>
<tr>
<td>17.462</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1526_s24/F</td>
</tr>
<tr>
<td>17.462</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C40[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.579, 43.468%; route: 5.723, 54.330%; tC2Q: 0.232, 2.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
</tr>
<tr>
<td>8.117</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I0</td>
</tr>
<tr>
<td>8.634</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.578</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/I3</td>
</tr>
<tr>
<td>9.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/F</td>
</tr>
<tr>
<td>10.678</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n303_s0/I0</td>
</tr>
<tr>
<td>11.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n303_s0/F</td>
</tr>
<tr>
<td>11.718</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/I0</td>
</tr>
<tr>
<td>12.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.267</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C32[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.303</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.443</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.332</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C33[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s28/I1</td>
</tr>
<tr>
<td>13.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C33[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s28/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s25/I1</td>
</tr>
<tr>
<td>14.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R38C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s25/F</td>
</tr>
<tr>
<td>15.579</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1524_s28/I3</td>
</tr>
<tr>
<td>15.950</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1524_s28/F</td>
</tr>
<tr>
<td>16.363</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C40[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1524_s27/I2</td>
</tr>
<tr>
<td>16.825</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C40[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1524_s27/F</td>
</tr>
<tr>
<td>16.998</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1524_s24/I3</td>
</tr>
<tr>
<td>17.460</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1524_s24/F</td>
</tr>
<tr>
<td>17.460</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C39[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.389, 41.674%; route: 5.911, 56.123%; tC2Q: 0.232, 2.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.434</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
</tr>
<tr>
<td>8.117</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I0</td>
</tr>
<tr>
<td>8.634</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.578</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/I3</td>
</tr>
<tr>
<td>9.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/F</td>
</tr>
<tr>
<td>10.678</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n303_s0/I0</td>
</tr>
<tr>
<td>11.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n303_s0/F</td>
</tr>
<tr>
<td>11.718</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/I0</td>
</tr>
<tr>
<td>12.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.267</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C32[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.303</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.443</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.332</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C33[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s28/I1</td>
</tr>
<tr>
<td>13.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C33[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s28/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s25/I1</td>
</tr>
<tr>
<td>14.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R38C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s25/F</td>
</tr>
<tr>
<td>15.579</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1522_s29/I3</td>
</tr>
<tr>
<td>15.950</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1522_s29/F</td>
</tr>
<tr>
<td>15.955</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1522_s27/I2</td>
</tr>
<tr>
<td>16.472</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1522_s27/F</td>
</tr>
<tr>
<td>16.885</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C39[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1522_s24/I3</td>
</tr>
<tr>
<td>17.434</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C39[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1522_s24/F</td>
</tr>
<tr>
<td>17.434</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C39[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C39[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.531, 43.130%; route: 5.743, 54.662%; tC2Q: 0.232, 2.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
</tr>
<tr>
<td>8.117</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I0</td>
</tr>
<tr>
<td>8.634</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.578</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/I3</td>
</tr>
<tr>
<td>9.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/F</td>
</tr>
<tr>
<td>10.678</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n303_s0/I0</td>
</tr>
<tr>
<td>11.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n303_s0/F</td>
</tr>
<tr>
<td>11.718</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/I0</td>
</tr>
<tr>
<td>12.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.267</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C32[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.303</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.443</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.332</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C33[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s28/I1</td>
</tr>
<tr>
<td>13.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C33[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s28/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s25/I1</td>
</tr>
<tr>
<td>14.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R38C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s25/F</td>
</tr>
<tr>
<td>15.650</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1520_s27/I3</td>
</tr>
<tr>
<td>16.021</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C42[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1520_s27/F</td>
</tr>
<tr>
<td>16.192</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1520_s26/I3</td>
</tr>
<tr>
<td>16.762</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C42[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1520_s26/F</td>
</tr>
<tr>
<td>16.763</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C42[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1520_s24/I3</td>
</tr>
<tr>
<td>17.312</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C42[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1520_s24/F</td>
</tr>
<tr>
<td>17.312</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C42[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C42[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.584, 44.146%; route: 5.568, 53.620%; tC2Q: 0.232, 2.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_sdram/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>9.188</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_sdram/blkram_blkram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.531</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>10.902</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>10.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>10.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>10.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>10.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>10.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>11.442</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>12.086</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I0</td>
</tr>
<tr>
<td>12.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/F</td>
</tr>
<tr>
<td>14.133</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I2</td>
</tr>
<tr>
<td>14.595</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I2</td>
</tr>
<tr>
<td>15.146</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F</td>
</tr>
<tr>
<td>15.321</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>u_v9958/U_SPRITE/n3133_s3/I2</td>
</tr>
<tr>
<td>15.891</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R27C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3133_s3/F</td>
</tr>
<tr>
<td>16.071</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>u_v9958/U_SPRITE/n3143_s0/I2</td>
</tr>
<tr>
<td>16.398</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3143_s0/F</td>
</tr>
<tr>
<td>17.298</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[2][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C21[2][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.929, 37.894%; route: 4.180, 40.311%; tC2Q: 2.260, 21.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.992</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.298</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_sdram/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>9.188</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_sdram/blkram_blkram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.531</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>10.902</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>10.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>10.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>10.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>10.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>10.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>11.442</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>12.086</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I0</td>
</tr>
<tr>
<td>12.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/F</td>
</tr>
<tr>
<td>14.133</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I2</td>
</tr>
<tr>
<td>14.595</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I2</td>
</tr>
<tr>
<td>15.146</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F</td>
</tr>
<tr>
<td>15.321</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>u_v9958/U_SPRITE/n3133_s3/I2</td>
</tr>
<tr>
<td>15.891</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R27C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3133_s3/F</td>
</tr>
<tr>
<td>16.071</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>u_v9958/U_SPRITE/n3143_s0/I2</td>
</tr>
<tr>
<td>16.398</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3143_s0/F</td>
</tr>
<tr>
<td>17.298</td>
<td>0.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[2][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C21[2][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[1]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.929, 37.894%; route: 4.180, 40.311%; tC2Q: 2.260, 21.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_sdram/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>9.188</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_sdram/blkram_blkram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.531</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>10.902</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>10.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>10.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>10.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>10.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>10.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>11.442</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>12.086</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I0</td>
</tr>
<tr>
<td>12.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/F</td>
</tr>
<tr>
<td>14.133</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I2</td>
</tr>
<tr>
<td>14.595</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I2</td>
</tr>
<tr>
<td>15.146</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F</td>
</tr>
<tr>
<td>15.321</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[3][B]</td>
<td>u_v9958/U_SPRITE/n3173_s2/I2</td>
</tr>
<tr>
<td>15.774</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C25[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3173_s2/F</td>
</tr>
<tr>
<td>16.196</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[3][A]</td>
<td>u_v9958/U_SPRITE/n3183_s0/I2</td>
</tr>
<tr>
<td>16.745</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R29C24[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3183_s0/F</td>
</tr>
<tr>
<td>17.288</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.034, 38.944%; route: 4.065, 39.240%; tC2Q: 2.260, 21.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_sdram/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>9.188</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_sdram/blkram_blkram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.531</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>10.902</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>10.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>10.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>10.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>10.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>10.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>11.442</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>12.086</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I0</td>
</tr>
<tr>
<td>12.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/F</td>
</tr>
<tr>
<td>14.133</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I2</td>
</tr>
<tr>
<td>14.595</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I2</td>
</tr>
<tr>
<td>15.146</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F</td>
</tr>
<tr>
<td>15.321</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[3][B]</td>
<td>u_v9958/U_SPRITE/n3173_s2/I2</td>
</tr>
<tr>
<td>15.774</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C25[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3173_s2/F</td>
</tr>
<tr>
<td>16.196</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[3][A]</td>
<td>u_v9958/U_SPRITE/n3183_s0/I2</td>
</tr>
<tr>
<td>16.745</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R29C24[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3183_s0/F</td>
</tr>
<tr>
<td>17.288</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.034, 38.944%; route: 4.065, 39.240%; tC2Q: 2.260, 21.816%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_sdram/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>9.188</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_sdram/blkram_blkram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.531</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>10.902</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>10.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>10.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>10.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>10.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>10.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>11.442</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>12.086</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I0</td>
</tr>
<tr>
<td>12.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/F</td>
</tr>
<tr>
<td>14.133</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I2</td>
</tr>
<tr>
<td>14.595</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I2</td>
</tr>
<tr>
<td>15.146</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F</td>
</tr>
<tr>
<td>15.321</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[3][B]</td>
<td>u_v9958/U_SPRITE/n3173_s2/I2</td>
</tr>
<tr>
<td>15.774</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C25[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3173_s2/F</td>
</tr>
<tr>
<td>16.196</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[3][A]</td>
<td>u_v9958/U_SPRITE/n3183_s0/I2</td>
</tr>
<tr>
<td>16.745</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R29C24[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3183_s0/F</td>
</tr>
<tr>
<td>17.285</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C21[1][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.034, 38.956%; route: 4.062, 39.222%; tC2Q: 2.260, 21.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_sdram/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>9.188</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_sdram/blkram_blkram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.531</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>10.902</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>10.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>10.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>10.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>10.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>10.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>11.442</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>12.086</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I0</td>
</tr>
<tr>
<td>12.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/F</td>
</tr>
<tr>
<td>14.133</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I2</td>
</tr>
<tr>
<td>14.595</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I2</td>
</tr>
<tr>
<td>15.146</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F</td>
</tr>
<tr>
<td>15.321</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[3][B]</td>
<td>u_v9958/U_SPRITE/n3173_s2/I2</td>
</tr>
<tr>
<td>15.774</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C25[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3173_s2/F</td>
</tr>
<tr>
<td>16.196</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[3][A]</td>
<td>u_v9958/U_SPRITE/n3183_s0/I2</td>
</tr>
<tr>
<td>16.745</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R29C24[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3183_s0/F</td>
</tr>
<tr>
<td>17.285</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C21[1][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.034, 38.956%; route: 4.062, 39.222%; tC2Q: 2.260, 21.822%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
</tr>
<tr>
<td>8.117</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I0</td>
</tr>
<tr>
<td>8.634</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.578</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/I3</td>
</tr>
<tr>
<td>9.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/F</td>
</tr>
<tr>
<td>10.678</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n303_s0/I0</td>
</tr>
<tr>
<td>11.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n303_s0/F</td>
</tr>
<tr>
<td>11.718</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/I0</td>
</tr>
<tr>
<td>12.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.267</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C32[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.303</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.443</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.332</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C33[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s28/I1</td>
</tr>
<tr>
<td>13.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C33[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s28/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s25/I1</td>
</tr>
<tr>
<td>14.861</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R38C36[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s25/F</td>
</tr>
<tr>
<td>15.563</td>
<td>0.702</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1530_s26/I0</td>
</tr>
<tr>
<td>16.080</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1530_s26/F</td>
</tr>
<tr>
<td>16.643</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1530_s24/I3</td>
</tr>
<tr>
<td>17.192</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1530_s24/F</td>
</tr>
<tr>
<td>17.192</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.160, 40.531%; route: 5.872, 57.208%; tC2Q: 0.232, 2.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.176</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
</tr>
<tr>
<td>8.117</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I0</td>
</tr>
<tr>
<td>8.634</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.578</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/I3</td>
</tr>
<tr>
<td>9.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/F</td>
</tr>
<tr>
<td>10.678</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n303_s0/I0</td>
</tr>
<tr>
<td>11.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n303_s0/F</td>
</tr>
<tr>
<td>11.718</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/I0</td>
</tr>
<tr>
<td>12.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.267</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C32[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.303</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.443</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.332</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C33[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s28/I1</td>
</tr>
<tr>
<td>13.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C33[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s28/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I0</td>
</tr>
<tr>
<td>14.876</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I3</td>
</tr>
<tr>
<td>15.340</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.513</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s7/I2</td>
</tr>
<tr>
<td>16.083</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s7/F</td>
</tr>
<tr>
<td>16.085</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I2</td>
</tr>
<tr>
<td>16.412</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R38C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.176</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C42[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C42[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.468, 43.601%; route: 5.548, 54.136%; tC2Q: 0.232, 2.264%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
</tr>
<tr>
<td>8.117</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I0</td>
</tr>
<tr>
<td>8.634</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.578</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/I3</td>
</tr>
<tr>
<td>9.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/F</td>
</tr>
<tr>
<td>10.678</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n303_s0/I0</td>
</tr>
<tr>
<td>11.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n303_s0/F</td>
</tr>
<tr>
<td>11.718</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/I0</td>
</tr>
<tr>
<td>12.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.267</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C32[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.303</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.443</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.332</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C33[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s28/I1</td>
</tr>
<tr>
<td>13.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C33[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s28/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I0</td>
</tr>
<tr>
<td>14.876</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I3</td>
</tr>
<tr>
<td>15.340</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.513</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s7/I2</td>
</tr>
<tr>
<td>16.083</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s7/F</td>
</tr>
<tr>
<td>16.085</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I2</td>
</tr>
<tr>
<td>16.412</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R38C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.144</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C42[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.468, 43.735%; route: 5.516, 53.994%; tC2Q: 0.232, 2.271%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_sdram/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>9.188</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_sdram/blkram_blkram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.531</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>10.902</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>10.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>10.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>10.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>10.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>10.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>11.442</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>12.086</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I0</td>
</tr>
<tr>
<td>12.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/F</td>
</tr>
<tr>
<td>14.133</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I2</td>
</tr>
<tr>
<td>14.595</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I2</td>
</tr>
<tr>
<td>15.146</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F</td>
</tr>
<tr>
<td>15.321</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[3][B]</td>
<td>u_v9958/U_SPRITE/n3173_s2/I2</td>
</tr>
<tr>
<td>15.774</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C25[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3173_s2/F</td>
</tr>
<tr>
<td>16.196</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C24[3][A]</td>
<td>u_v9958/U_SPRITE/n3183_s0/I2</td>
</tr>
<tr>
<td>16.745</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R29C24[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3183_s0/F</td>
</tr>
<tr>
<td>17.104</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C27[0][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[5]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.034, 39.647%; route: 3.881, 38.144%; tC2Q: 2.260, 22.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_sdram/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>9.188</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_sdram/blkram_blkram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.531</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>10.902</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>10.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>10.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>10.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>10.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>10.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>11.442</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>12.086</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I0</td>
</tr>
<tr>
<td>12.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/F</td>
</tr>
<tr>
<td>14.133</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I2</td>
</tr>
<tr>
<td>14.595</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I2</td>
</tr>
<tr>
<td>15.146</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F</td>
</tr>
<tr>
<td>15.321</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>u_v9958/U_SPRITE/n3133_s3/I2</td>
</tr>
<tr>
<td>15.891</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R27C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3133_s3/F</td>
</tr>
<tr>
<td>16.071</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>u_v9958/U_SPRITE/n3143_s0/I2</td>
</tr>
<tr>
<td>16.398</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3143_s0/F</td>
</tr>
<tr>
<td>17.086</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C27[1][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[1]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.929, 38.685%; route: 3.968, 39.065%; tC2Q: 2.260, 22.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_sdram/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>9.188</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_sdram/blkram_blkram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.531</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>10.902</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>10.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>10.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>10.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>10.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>10.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>11.442</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>12.086</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I0</td>
</tr>
<tr>
<td>12.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/F</td>
</tr>
<tr>
<td>14.133</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I2</td>
</tr>
<tr>
<td>14.595</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I2</td>
</tr>
<tr>
<td>15.146</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F</td>
</tr>
<tr>
<td>15.321</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[1][A]</td>
<td>u_v9958/U_SPRITE/n3133_s3/I2</td>
</tr>
<tr>
<td>15.891</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R27C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3133_s3/F</td>
</tr>
<tr>
<td>16.071</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[0][A]</td>
<td>u_v9958/U_SPRITE/n3143_s0/I2</td>
</tr>
<tr>
<td>16.398</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R27C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3143_s0/F</td>
</tr>
<tr>
<td>17.086</td>
<td>0.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C27[1][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.929, 38.685%; route: 3.968, 39.065%; tC2Q: 2.260, 22.250%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_sdram/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>9.188</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_sdram/blkram_blkram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.531</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>10.902</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>10.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>10.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>10.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>10.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>10.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>11.442</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>12.086</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I0</td>
</tr>
<tr>
<td>12.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/F</td>
</tr>
<tr>
<td>14.133</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I2</td>
</tr>
<tr>
<td>14.595</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I2</td>
</tr>
<tr>
<td>15.146</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F</td>
</tr>
<tr>
<td>15.321</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[3][B]</td>
<td>u_v9958/U_SPRITE/n3173_s2/I2</td>
</tr>
<tr>
<td>15.774</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C25[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3173_s2/F</td>
</tr>
<tr>
<td>16.035</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td>u_v9958/U_SPRITE/n3193_s0/I2</td>
</tr>
<tr>
<td>16.584</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R27C23[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3193_s0/F</td>
</tr>
<tr>
<td>17.085</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C22[2][B]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.034, 39.722%; route: 3.862, 38.026%; tC2Q: 2.260, 22.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[0]</td>
<td>u_sdram/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>9.188</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>15</td>
<td>BSRAM_R28[0]</td>
<td style=" font-weight:bold;">u_sdram/blkram_blkram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>10.531</td>
<td>1.343</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_0_s/I1</td>
</tr>
<tr>
<td>10.902</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_0_s/COUT</td>
</tr>
<tr>
<td>10.902</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[0][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_1_s/CIN</td>
</tr>
<tr>
<td>10.937</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_1_s/COUT</td>
</tr>
<tr>
<td>10.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][A]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_2_s/CIN</td>
</tr>
<tr>
<td>10.972</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C22[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_2_s/COUT</td>
</tr>
<tr>
<td>10.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C22[1][B]</td>
<td>u_v9958/U_SPRITE/W_SPLISTUPY_3_s/CIN</td>
</tr>
<tr>
<td>11.442</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R22C22[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/W_SPLISTUPY_3_s/SUM</td>
</tr>
<tr>
<td>12.086</td>
<td>0.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/I0</td>
</tr>
<tr>
<td>12.641</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s9/F</td>
</tr>
<tr>
<td>13.055</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/I3</td>
</tr>
<tr>
<td>13.610</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R23C23[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_EN_s7/F</td>
</tr>
<tr>
<td>14.133</td>
<td>0.524</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/I2</td>
</tr>
<tr>
<td>14.595</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C24[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s4/F</td>
</tr>
<tr>
<td>14.597</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[3][B]</td>
<td>u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/I2</td>
</tr>
<tr>
<td>15.146</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R27C24[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/FF_Y_TEST_LISTUP_ADDR_3_s3/F</td>
</tr>
<tr>
<td>15.321</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[3][B]</td>
<td>u_v9958/U_SPRITE/n3173_s2/I2</td>
</tr>
<tr>
<td>15.774</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R27C25[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3173_s2/F</td>
</tr>
<tr>
<td>16.035</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C23[2][B]</td>
<td>u_v9958/U_SPRITE/n3193_s0/I2</td>
</tr>
<tr>
<td>16.584</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R27C23[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n3193_s0/F</td>
</tr>
<tr>
<td>17.085</td>
<td>0.500</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPRENDERPLANES[6]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C22[2][A]</td>
<td>u_v9958/U_SPRITE/SPRENDERPLANES[6]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.034, 39.722%; route: 3.862, 38.026%; tC2Q: 2.260, 22.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
</tr>
<tr>
<td>8.117</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I0</td>
</tr>
<tr>
<td>8.634</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.578</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/I3</td>
</tr>
<tr>
<td>9.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/F</td>
</tr>
<tr>
<td>10.678</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n303_s0/I0</td>
</tr>
<tr>
<td>11.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n303_s0/F</td>
</tr>
<tr>
<td>11.718</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/I0</td>
</tr>
<tr>
<td>12.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.267</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C32[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.303</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.443</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.332</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C33[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s28/I1</td>
</tr>
<tr>
<td>13.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C33[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s28/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I0</td>
</tr>
<tr>
<td>14.876</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I3</td>
</tr>
<tr>
<td>15.340</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.513</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s7/I2</td>
</tr>
<tr>
<td>16.083</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s7/F</td>
</tr>
<tr>
<td>16.085</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I2</td>
</tr>
<tr>
<td>16.412</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R38C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.036</td>
<td>0.625</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C42[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C42[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.468, 44.202%; route: 5.408, 53.502%; tC2Q: 0.232, 2.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.285</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
</tr>
<tr>
<td>8.117</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I0</td>
</tr>
<tr>
<td>8.634</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.578</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/I3</td>
</tr>
<tr>
<td>9.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/F</td>
</tr>
<tr>
<td>10.678</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n303_s0/I0</td>
</tr>
<tr>
<td>11.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n303_s0/F</td>
</tr>
<tr>
<td>11.718</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/I0</td>
</tr>
<tr>
<td>12.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.267</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C32[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.303</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.443</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.332</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C33[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s28/I1</td>
</tr>
<tr>
<td>13.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C33[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s28/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I0</td>
</tr>
<tr>
<td>14.876</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I3</td>
</tr>
<tr>
<td>15.340</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.513</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s7/I2</td>
</tr>
<tr>
<td>16.083</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s7/F</td>
</tr>
<tr>
<td>16.085</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I2</td>
</tr>
<tr>
<td>16.412</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R38C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>17.004</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C41[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.468, 44.343%; route: 5.376, 53.354%; tC2Q: 0.232, 2.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.928</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C35[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/CLK</td>
</tr>
<tr>
<td>7.160</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R20C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/REG_R1_DISP_MODE_1_s0/Q</td>
</tr>
<tr>
<td>8.117</td>
<td>0.957</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C32[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n304_s3/I0</td>
</tr>
<tr>
<td>8.634</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R30C32[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n304_s3/F</td>
</tr>
<tr>
<td>9.578</td>
<td>0.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[3][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/I3</td>
</tr>
<tr>
<td>9.949</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R24C29[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/PALETTEADDR_3_s3/F</td>
</tr>
<tr>
<td>10.678</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C31[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n303_s0/I0</td>
</tr>
<tr>
<td>11.049</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C31[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n303_s0/F</td>
</tr>
<tr>
<td>11.718</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[1][B]</td>
<td>u_v9958/U_VDP_COMMAND/n708_s0/I0</td>
</tr>
<tr>
<td>12.267</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C32[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n708_s0/COUT</td>
</tr>
<tr>
<td>12.267</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R35C32[2][A]</td>
<td>u_v9958/U_VDP_COMMAND/n709_s0/CIN</td>
</tr>
<tr>
<td>12.303</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C32[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n709_s0/COUT</td>
</tr>
<tr>
<td>12.303</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C32[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n710_s0/CIN</td>
</tr>
<tr>
<td>12.338</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C32[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n710_s0/COUT</td>
</tr>
<tr>
<td>12.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/n711_s0/CIN</td>
</tr>
<tr>
<td>12.373</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n711_s0/COUT</td>
</tr>
<tr>
<td>12.373</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/n712_s0/CIN</td>
</tr>
<tr>
<td>12.408</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C33[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n712_s0/COUT</td>
</tr>
<tr>
<td>12.408</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/n713_s0/CIN</td>
</tr>
<tr>
<td>12.443</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C33[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n713_s0/COUT</td>
</tr>
<tr>
<td>13.332</td>
<td>0.889</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C33[3][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1532_s28/I1</td>
</tr>
<tr>
<td>13.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C33[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1532_s28/F</td>
</tr>
<tr>
<td>14.306</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C36[3][A]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s21/I0</td>
</tr>
<tr>
<td>14.876</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C36[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s21/F</td>
</tr>
<tr>
<td>14.878</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/n1512_s19/I3</td>
</tr>
<tr>
<td>15.340</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R38C36[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/n1512_s19/F</td>
</tr>
<tr>
<td>15.513</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s7/I2</td>
</tr>
<tr>
<td>16.083</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s7/F</td>
</tr>
<tr>
<td>16.085</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_9_s5/I2</td>
</tr>
<tr>
<td>16.412</td>
<td>0.327</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R38C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_COMMAND/SXTMP_9_s5/F</td>
</tr>
<tr>
<td>16.961</td>
<td>0.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/SXTMP_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>11.396</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.324</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0/CLK</td>
</tr>
<tr>
<td>18.289</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C40[2][B]</td>
<td>u_v9958/U_VDP_COMMAND/SXTMP_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.396</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.468, 44.536%; route: 5.332, 53.152%; tC2Q: 0.232, 2.313%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C41[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_3_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_2_s0/CLK</td>
</tr>
<tr>
<td>6.369</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C41[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_2_s0/Q</td>
</tr>
<tr>
<td>6.491</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[2][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C41[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_2_s0/Q</td>
</tr>
<tr>
<td>6.643</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_0_s0/Q</td>
</tr>
<tr>
<td>6.619</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C41[0][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/iadr_1_s0/Q</td>
</tr>
<tr>
<td>6.631</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKB</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_0_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_6_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C40[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_5_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_4_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C40[2][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_2_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C41[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_0_s0/Q</td>
</tr>
<tr>
<td>6.780</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/IRAMADR_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/blkram_blkram_0_4_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>u_v9958/IRAMADR_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R34C24[0][A]</td>
<td style=" font-weight:bold;">u_v9958/IRAMADR_0_s0/Q</td>
</tr>
<tr>
<td>6.651</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_sdram/blkram_blkram_0_4_s/ADA[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_sdram/blkram_blkram_0_4_s/CLKA</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_sdram/blkram_blkram_0_4_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.281, 58.164%; tC2Q: 0.202, 41.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_debugger/ff_rom_address_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_debugger/u_rom/w_rom_data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C15[1][A]</td>
<td>u_debugger/ff_rom_address_4_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R17C15[1][A]</td>
<td style=" font-weight:bold;">u_debugger/ff_rom_address_4_s0/Q</td>
</tr>
<tr>
<td>6.664</td>
<td>0.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">u_debugger/u_rom/w_rom_data_0_s1/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_debugger/u_rom/w_rom_data_0_s1/CLK</td>
</tr>
<tr>
<td>6.286</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>u_debugger/u_rom/w_rom_data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.294, 59.254%; tC2Q: 0.202, 40.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C41[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATAG_IN_1_s0/Q</td>
</tr>
<tr>
<td>6.795</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.425, 67.773%; tC2Q: 0.202, 32.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.795</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[1][B]</td>
<td>u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C41[1][B]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/PALETTEDATARB_IN_1_s0/Q</td>
</tr>
<tr>
<td>6.795</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.417</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[12]</td>
<td>u_v9958/U_VDP_REGISTER/U_PALETTEMEMRB/blkram_blkram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.425, 67.773%; tC2Q: 0.202, 32.227%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>34</td>
<td>R21C37[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/REGWRACK_s2/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n1785_s5/I1</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n1785_s5/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_COMMAND/REGWRACK_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C37[1][A]</td>
<td>u_v9958/U_VDP_COMMAND/REGWRACK_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_REGISTER/VDPR16PALNUM_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_REGISTER/VDPR16PALNUM_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/VDPR16PALNUM_3_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R20C40[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/VDPR16PALNUM_3_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/n1481_s0/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_REGISTER/n1481_s0/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_REGISTER/VDPR16PALNUM_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C40[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/VDPR16PALNUM_3_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C40[1][A]</td>
<td>u_v9958/U_VDP_REGISTER/VDPR16PALNUM_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPDRAWX_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPDRAWX_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>u_v9958/U_SPRITE/SPDRAWX_8_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C26[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPDRAWX_8_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>u_v9958/U_SPRITE/n1744_s0/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n1744_s0/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPDRAWX_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>u_v9958/U_SPRITE/SPDRAWX_8_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>u_v9958/U_SPRITE/SPDRAWX_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_0_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C24[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_0_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td>u_v9958/U_SPRITE/n1936_s3/I1</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n1936_s3/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_0_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C24[1][A]</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_1_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C25[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_1_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>u_v9958/U_SPRITE/n1935_s3/I1</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n1935_s3/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_1_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>u_v9958/U_SPRITE/LASTCC0LOCALPLANENUMV_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_6_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R26C20[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMX_IN_6_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>u_v9958/U_SPRITE/n1376_s10/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_SPRITE/n1376_s10/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_SPRITE/SPINFORAMX_IN_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_6_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C20[0][A]</td>
<td>u_v9958/U_SPRITE/SPINFORAMX_IN_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_GRAPHIC4567/LOCALDOTCOUNTERX_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_GRAPHIC4567/LOCALDOTCOUNTERX_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/LOCALDOTCOUNTERX_5_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/LOCALDOTCOUNTERX_5_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/n993_s0/I1</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_GRAPHIC4567/n993_s0/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/LOCALDOTCOUNTERX_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/LOCALDOTCOUNTERX_5_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/LOCALDOTCOUNTERX_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_3_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C36[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_3_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/n363_s3/I3</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_GRAPHIC4567/n363_s3/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_3_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C36[1][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_4_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R27C36[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_4_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/n362_s3/I2</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_GRAPHIC4567/n362_s3/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_4_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.179</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[1][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_5_s0/CLK</td>
</tr>
<tr>
<td>6.370</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C37[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_5_s0/Q</td>
</tr>
<tr>
<td>6.373</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[1][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/n361_s1/I3</td>
</tr>
<tr>
<td>6.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C37[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/U_VDP_GRAPHIC4567/n361_s1/F</td>
</tr>
<tr>
<td>6.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[1][A]</td>
<td style=" font-weight:bold;">u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.657</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>1441</td>
<td>PLL_L[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.168</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[1][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_5_s0/CLK</td>
</tr>
<tr>
<td>6.179</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C37[1][A]</td>
<td>u_v9958/U_VDP_GRAPHIC4567/FIFOADDR_IN_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_5_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_reset_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_25_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_17_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_count_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_count_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_count_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_debugger/ff_next_state_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_debugger/ff_next_state_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_debugger/ff_next_state_5_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/blkram_blkram_0_7_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/blkram_blkram_0_7_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/blkram_blkram_0_7_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/U_SSG/FF_X_CNT_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/U_SSG/FF_X_CNT_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/U_SSG/FF_X_CNT_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/U_VDP_GRAPHIC123M/FF_PRE_PAT_COL_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/U_VDP_GRAPHIC123M/FF_PRE_PAT_COL_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/U_VDP_GRAPHIC123M/FF_PRE_PAT_COL_7_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.935</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.935</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_v9958/U_VDP_REGISTER/REG_R10R3_COL_ADDR_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.698</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.355</td>
<td>4.657</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.629</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/U_VDP_REGISTER/REG_R10R3_COL_ADDR_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.396</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>16.053</td>
<td>4.657</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.564</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/U_VDP_REGISTER/REG_R10R3_COL_ADDR_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1441</td>
<td>clk</td>
<td>0.774</td>
<td>2.274</td>
</tr>
<tr>
<td>909</td>
<td>n206_5</td>
<td>8.334</td>
<td>2.241</td>
</tr>
<tr>
<td>194</td>
<td>ENABLE</td>
<td>3.253</td>
<td>2.091</td>
</tr>
<tr>
<td>120</td>
<td>blkram_31</td>
<td>8.777</td>
<td>1.546</td>
</tr>
<tr>
<td>76</td>
<td>EIGHTDOTSTATE[1]</td>
<td>3.883</td>
<td>2.292</td>
</tr>
<tr>
<td>63</td>
<td>EIGHTDOTSTATE[0]</td>
<td>3.158</td>
<td>1.711</td>
</tr>
<tr>
<td>59</td>
<td>DOTSTATE[1]</td>
<td>3.455</td>
<td>1.950</td>
</tr>
<tr>
<td>58</td>
<td>PREDOTCOUNTER_YP[0]</td>
<td>5.203</td>
<td>1.666</td>
</tr>
<tr>
<td>53</td>
<td>CUR_VDP_COMMAND[7]</td>
<td>2.763</td>
<td>2.405</td>
</tr>
<tr>
<td>50</td>
<td>CUR_VDP_COMMAND[6]</td>
<td>3.184</td>
<td>2.168</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R26C33</td>
<td>88.89%</td>
</tr>
<tr>
<td>R29C23</td>
<td>88.89%</td>
</tr>
<tr>
<td>R18C36</td>
<td>87.50%</td>
</tr>
<tr>
<td>R29C25</td>
<td>87.50%</td>
</tr>
<tr>
<td>R29C35</td>
<td>87.50%</td>
</tr>
<tr>
<td>R27C34</td>
<td>87.50%</td>
</tr>
<tr>
<td>R18C35</td>
<td>86.11%</td>
</tr>
<tr>
<td>R30C23</td>
<td>84.72%</td>
</tr>
<tr>
<td>R31C17</td>
<td>84.72%</td>
</tr>
<tr>
<td>R29C32</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
