//###############################################################################
//# WbXbc - Manual - Interface Signals                                          #
//###############################################################################
//#    Copyright 2018 Dirk Heisswolf                                            #
//#    This file is part of the WbXbc project.                                  #
//#                                                                             #
//#    WbXbc is free software: you can redistribute it and/or modify            #
//#    it under the terms of the GNU General Public License as published by     #
//#    the Free Software Foundation, either version 3 of the License, or        #
//#    (at your option) any later version.                                      #
//#                                                                             #
//#    WbXbc is distributed in the hope that it will be useful,                 #
//#    but WITHOUT ANY WARRANTY; without even the implied warranty of           #
//#    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the            #
//#    GNU General Public License for more details.                             #
//#                                                                             #
//#    You should have received a copy of the GNU General Public License        #
//#    along with WbXbc.  If not, see <http://www.gnu.org/licenses/>.           #
//###############################################################################
//# Version History:                                                            #
//#   August 6, 2018                                                            #
//#      - Initial release                                                      #
//###############################################################################

== Interface Signals

All WbXbc components share common interface signals, which are described in this
chapter. Most of these signals refer directly to the Wishbone specification cite:[Wishbone].

=== General Signals (SYSCON)

clk_i:: Common clock input for all Wishbone interfaces

itr_clk_i:: clock input for all initiator busses. Target busses must be clocked by
synchronous and subdivided clock.

tgt_clk_i:: clock input for all target busses. Initiator busses must be clocked by
synchronous and subdivided clock.

itr2tgt_sync_i:: This signal indicates a common positive clock edge of the initiator
clock and the synchronous and subdivided target clock.

tgt2itr_sync_i:: This signal indicates a common positive clock edge of the targert
clock and the synchronous and subdivided initiator clock.

async_rst_i:: An optional asynchronous reset signal for all sequential logic. This
reset signal may assert asynchronously, but must deassert synchronously. If no
asynchrounous reset is implemented, this input must be tied to zero.

sync_rst_i:: A synchronous reset signal as required by the Wishbone specification (RST_I). For WbXBC components, this synchronous reset is not required, if an asynchronous reset is provided. If no synchrounous reset is implemented, this input must be tied to zero.

=== Initiator Bus Signals

itr_cyc_i:: TBD 

itr_stb_i:: TBD

itr_we_i:: TBD

itr_lock_i:: TBD

itr_sel_i:: TBD

itr_adr_i:: TBD

itr_dat_i:: TBD

itr_tga_i:: TBD

itr_tgc_i:: TBD

itr_tgd_i:: TBD

itr_ack_o:: TBD

itr_err_o:: TBD

itr_rty_o:: TBD

itr_stall_o:: TBD

itr_dat_o:: TBD

itr_tgd_o:: TBD


=== Target Bus Signals

tgt_cyc_o:: TBD

tgt_stb_o:: TBD    

tgt_we_o:: TBD     

tgt_lock_o:: TBD   

tgt_sel_o:: TBD    

tgt_adr_o:: TBD    

tgt_dat_o:: TBD    

tgt_tga_o:: TBD    

tgt_tgc_o:: TBD    

tgt_tgd_o:: TBD    

tgt_ack_i:: TBD    

tgt_err_i:: TBD    

tgt_rty_i:: TBD    

tgt_stall_i:: TBD  

tgt_dat_i:: TBD    

tgt_tgd_i:: TBD  


