$date
	Sun Oct 23 03:16:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#888001
b1001 !
1"
#888002
b1001 &
b1001 %
1$
#888003
0"
#888006
b11100 &
b11100 %
#888010
b1110 &
b1110 %
#888014
b111 &
b111 %
#888018
b10110 &
b10110 %
#888022
b1011 &
b1011 %
#888026
b100010 &
b100010 %
#888030
b10001 &
b10001 %
#888034
b110100 &
b110100 %
#888038
b11010 &
b11010 %
#888042
b1101 &
b1101 %
#888046
b101000 &
b101000 %
#888050
b10100 &
b10100 %
#888054
b1010 &
b1010 %
#888058
b101 &
b101 %
#888062
b10000 &
b10000 %
#888066
b1000 &
b1000 %
#888070
b100 &
b100 %
#888074
b10 &
b10 %
#888078
b1 &
1#
b1 %
#888082
b0 &
b0 %
0#
0$
#1849060
b10000 !
1"
#1849062
b10000 &
b10000 %
1$
#1849063
0"
#1849066
b1000 &
b1000 %
#1849070
b100 &
b100 %
#1849074
b10 &
b10 %
#1849078
b1 &
1#
b1 %
#1849082
b0 &
b0 %
0#
0$
#2889121
b10100 !
1"
#2889122
b10100 &
b10100 %
1$
#2889123
0"
#2889126
b1010 &
b1010 %
#2889130
b101 &
b101 %
#2889134
b10000 &
b10000 %
#2889138
b1000 &
b1000 %
#2889142
b100 &
b100 %
#2889146
b10 &
b10 %
#2889150
b1 &
1#
b1 %
#2889154
b0 &
b0 %
0#
0$
#4500012
