{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639539407998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639539407998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 14 21:36:47 2021 " "Processing started: Tue Dec 14 21:36:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639539407998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639539407998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PuenteElevadizo -c PuenteElevadizo " "Command: quartus_map --read_settings_files=on --write_settings_files=off PuenteElevadizo -c PuenteElevadizo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639539407998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639539408796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639539408796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor-Behavioral " "Found design unit 1: Divisor-Behavioral" {  } { { "Divisor.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Divisor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639539423870 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "Divisor.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639539423870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639539423870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-Behavioral " "Found design unit 1: PWM-Behavioral" {  } { { "PWM.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PWM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639539423876 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PWM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639539423876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639539423876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonicos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sonicos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonicos-behavioral " "Found design unit 1: sonicos-behavioral" {  } { { "sonicos.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/sonicos.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639539423882 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonicos " "Found entity 1: sonicos" {  } { { "sonicos.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/sonicos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639539423882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639539423882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "puenteelevadizo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file puenteelevadizo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PuenteElevadizo-behavioral " "Found design unit 1: PuenteElevadizo-behavioral" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639539423889 ""} { "Info" "ISGN_ENTITY_NAME" "1 PuenteElevadizo " "Found entity 1: PuenteElevadizo" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639539423889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639539423889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-Behavioral " "Found design unit 1: RGB-Behavioral" {  } { { "RGB.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/RGB.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639539423896 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "RGB.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/RGB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639539423896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639539423896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buzzer-Behavioral " "Found design unit 1: Buzzer-Behavioral" {  } { { "Buzzer.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Buzzer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639539423903 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buzzer " "Found entity 1: Buzzer" {  } { { "Buzzer.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Buzzer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639539423903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639539423903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor-behavioral " "Found design unit 1: Motor-behavioral" {  } { { "Motor.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Motor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639539423910 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motor " "Found entity 1: Motor" {  } { { "Motor.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Motor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639539423910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639539423910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-behavioral " "Found design unit 1: Display-behavioral" {  } { { "Display.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639539423917 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639539423917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639539423917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PuenteElevadizo " "Elaborating entity \"PuenteElevadizo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639539424047 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "inicio PuenteElevadizo.vhd(95) " "VHDL Signal Declaration warning at PuenteElevadizo.vhd(95): used explicit default value for signal \"inicio\" because signal was never assigned a value" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1639539424051 "|PuenteElevadizo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FH PuenteElevadizo.vhd(105) " "VHDL Signal Declaration warning at PuenteElevadizo.vhd(105): used explicit default value for signal \"FH\" because signal was never assigned a value" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 105 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1639539424051 "|PuenteElevadizo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "senalEntrada PuenteElevadizo.vhd(109) " "Verilog HDL or VHDL warning at PuenteElevadizo.vhd(109): object \"senalEntrada\" assigned a value but never read" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639539424052 "|PuenteElevadizo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "senalSalida PuenteElevadizo.vhd(110) " "Verilog HDL or VHDL warning at PuenteElevadizo.vhd(110): object \"senalSalida\" assigned a value but never read" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1639539424052 "|PuenteElevadizo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reinicioContador PuenteElevadizo.vhd(133) " "VHDL Process Statement warning at PuenteElevadizo.vhd(133): inferring latch(es) for signal or variable \"reinicioContador\", which holds its previous value in one or more paths through the process" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639539424056 "|PuenteElevadizo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inicioContador PuenteElevadizo.vhd(146) " "VHDL Process Statement warning at PuenteElevadizo.vhd(146): inferring latch(es) for signal or variable \"inicioContador\", which holds its previous value in one or more paths through the process" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 146 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639539424056 "|PuenteElevadizo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reloj PuenteElevadizo.vhd(157) " "VHDL Process Statement warning at PuenteElevadizo.vhd(157): signal \"reloj\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639539424056 "|PuenteElevadizo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reinicioContador PuenteElevadizo.vhd(177) " "VHDL Process Statement warning at PuenteElevadizo.vhd(177): signal \"reinicioContador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639539424057 "|PuenteElevadizo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inicioContador PuenteElevadizo.vhd(178) " "VHDL Process Statement warning at PuenteElevadizo.vhd(178): signal \"inicioContador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639539424058 "|PuenteElevadizo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inicio PuenteElevadizo.vhd(176) " "VHDL Process Statement warning at PuenteElevadizo.vhd(176): inferring latch(es) for signal or variable \"inicio\", which holds its previous value in one or more paths through the process" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 176 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639539424059 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador:inicio PuenteElevadizo.vhd(180) " "Inferred latch for \"contador:inicio\" at PuenteElevadizo.vhd(180)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 180 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639539424065 "|PuenteElevadizo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer Buzzer:B1 " "Elaborating entity \"Buzzer\" for hierarchy \"Buzzer:B1\"" {  } { { "PuenteElevadizo.vhd" "B1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639539424092 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_la Buzzer.vhd(50) " "VHDL Process Statement warning at Buzzer.vhd(50): signal \"cont_la\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Buzzer.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Buzzer.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639539424095 "|PuenteElevadizo|Buzzer:B1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_do Buzzer.vhd(52) " "VHDL Process Statement warning at Buzzer.vhd(52): signal \"cont_do\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Buzzer.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Buzzer.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639539424095 "|PuenteElevadizo|Buzzer:B1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonicos sonicos:S1 " "Elaborating entity \"sonicos\" for hierarchy \"sonicos:S1\"" {  } { { "PuenteElevadizo.vhd" "S1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639539424096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB RGB:L1 " "Elaborating entity \"RGB\" for hierarchy \"RGB:L1\"" {  } { { "PuenteElevadizo.vhd" "L1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639539424106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor RGB:L1\|Divisor:D1 " "Elaborating entity \"Divisor\" for hierarchy \"RGB:L1\|Divisor:D1\"" {  } { { "RGB.vhd" "D1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/RGB.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639539424117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor RGB:L1\|Divisor:D2 " "Elaborating entity \"Divisor\" for hierarchy \"RGB:L1\|Divisor:D2\"" {  } { { "RGB.vhd" "D2" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/RGB.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639539424121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM RGB:L1\|PWM:P1 " "Elaborating entity \"PWM\" for hierarchy \"RGB:L1\|PWM:P1\"" {  } { { "RGB.vhd" "P1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/RGB.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639539424124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Divisor:D1 " "Elaborating entity \"Divisor\" for hierarchy \"Divisor:D1\"" {  } { { "PuenteElevadizo.vhd" "D1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639539424129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motor Motor:M1 " "Elaborating entity \"Motor\" for hierarchy \"Motor:M1\"" {  } { { "PuenteElevadizo.vhd" "M1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639539424132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:C1 " "Elaborating entity \"Display\" for hierarchy \"Display:C1\"" {  } { { "PuenteElevadizo.vhd" "C1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639539424137 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mot\[0\] GND " "Pin \"mot\[0\]\" is stuck at GND" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639539425471 "|PuenteElevadizo|mot[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mot\[1\] GND " "Pin \"mot\[1\]\" is stuck at GND" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639539425471 "|PuenteElevadizo|mot[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mot\[2\] GND " "Pin \"mot\[2\]\" is stuck at GND" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639539425471 "|PuenteElevadizo|mot[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mot\[3\] GND " "Pin \"mot\[3\]\" is stuck at GND" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639539425471 "|PuenteElevadizo|mot[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmento_unid\[0\] VCC " "Pin \"segmento_unid\[0\]\" is stuck at VCC" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639539425471 "|PuenteElevadizo|segmento_unid[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmento_unid\[1\] GND " "Pin \"segmento_unid\[1\]\" is stuck at GND" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639539425471 "|PuenteElevadizo|segmento_unid[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmento_unid\[2\] GND " "Pin \"segmento_unid\[2\]\" is stuck at GND" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639539425471 "|PuenteElevadizo|segmento_unid[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmento_unid\[3\] GND " "Pin \"segmento_unid\[3\]\" is stuck at GND" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639539425471 "|PuenteElevadizo|segmento_unid[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmento_unid\[4\] GND " "Pin \"segmento_unid\[4\]\" is stuck at GND" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639539425471 "|PuenteElevadizo|segmento_unid[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmento_unid\[5\] GND " "Pin \"segmento_unid\[5\]\" is stuck at GND" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639539425471 "|PuenteElevadizo|segmento_unid[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmento_unid\[6\] GND " "Pin \"segmento_unid\[6\]\" is stuck at GND" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639539425471 "|PuenteElevadizo|segmento_unid[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmento_unid\[7\] VCC " "Pin \"segmento_unid\[7\]\" is stuck at VCC" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639539425471 "|PuenteElevadizo|segmento_unid[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmento_dec\[0\] VCC " "Pin \"segmento_dec\[0\]\" is stuck at VCC" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639539425471 "|PuenteElevadizo|segmento_dec[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmento_dec\[1\] GND " "Pin \"segmento_dec\[1\]\" is stuck at GND" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639539425471 "|PuenteElevadizo|segmento_dec[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmento_dec\[2\] GND " "Pin \"segmento_dec\[2\]\" is stuck at GND" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639539425471 "|PuenteElevadizo|segmento_dec[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmento_dec\[3\] GND " "Pin \"segmento_dec\[3\]\" is stuck at GND" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639539425471 "|PuenteElevadizo|segmento_dec[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmento_dec\[4\] GND " "Pin \"segmento_dec\[4\]\" is stuck at GND" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639539425471 "|PuenteElevadizo|segmento_dec[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmento_dec\[5\] GND " "Pin \"segmento_dec\[5\]\" is stuck at GND" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639539425471 "|PuenteElevadizo|segmento_dec[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmento_dec\[6\] GND " "Pin \"segmento_dec\[6\]\" is stuck at GND" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639539425471 "|PuenteElevadizo|segmento_dec[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmento_dec\[7\] VCC " "Pin \"segmento_dec\[7\]\" is stuck at VCC" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639539425471 "|PuenteElevadizo|segmento_dec[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639539425471 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639539425619 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "63 " "63 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639539426152 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639539426373 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639539426373 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "319 " "Implemented 319 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639539426485 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639539426485 ""} { "Info" "ICUT_CUT_TM_LCELLS" "290 " "Implemented 290 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639539426485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639539426485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639539426527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 14 21:37:06 2021 " "Processing ended: Tue Dec 14 21:37:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639539426527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639539426527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639539426527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639539426527 ""}
