==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'mnist_original.c' ... 
WARNING: [HLS 200-40] In file included from mnist_original.c:5:
./mnist_original.h:2:10: fatal error: './include/k2c_tensor_include.h' file not found
#include "./include/k2c_tensor_include.h" 
         ^
1 error generated.\n
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'mnist_original.c' ... 
WARNING: [HLS 200-40] In file included from mnist_original.c:1:
mnist_original.c:73:6: error: conflicting types for 'k2c_conv2d'
void k2c_conv2d(k2c_tensor* output, const k2c_tensor* input, const k2c_tensor* kernel,
     ^
./k2c_include.h:54:6: note: previous declaration is here
void k2c_conv2d(k2c_tensor* output, const k2c_tensor* input, const k2c_tensor* kernel,
     ^
In file included from mnist_original.c:1:
mnist_original.c:380:6: error: conflicting types for 'k2c_dense'
void k2c_dense(k2c_tensor* output, const k2c_tensor* input, const k2c_tensor* kernel,
     ^
./k2c_include.h:67:6: note: previous declaration is here
void k2c_dense(k2c_tensor* output, const k2c_tensor* input, const k2c_tensor* kernel,
     ^
In file included from mnist_original.c:1:
mnist_original.c:7633:45: error: too many arguments to function call, expected 6, have 7
 &conv2d_bias,conv2d_stride,conv2d_dilation,0);
                                            ^
./k2c_include.h:54:1: note: 'k2c_conv2d' declared here
void k2c_conv2d(k2c_tensor* output, const k2c_tensor* input, const k2c_tensor* kernel,
^
In file included from mnist_original.c:1:
mnist_original.c:7637:51: error: too many arguments to function call, expected 6, have 7
 &conv2d_1_bias,conv2d_1_stride,conv2d_1_dilation,0);
                                                  ^
./k2c_include.h:54:1: note: 'k2c_conv2d' declared here
void k2c_conv2d(k2c_tensor* output, const k2c_tensor* input, const k2c_tensor* kernel,
^
In file included from mnist_original.c:1:
mnist_original.c:7655:16: error: too many arguments to function call, expected 5, have 6
 &dense_bias,1,dense_fwork);
               ^~~~~~~~~~~
./k2c_include.h:67:1: note: 'k2c_dense' declared here
void k2c_dense(k2c_tensor* output, const k2c_tensor* input, const k2c_tensor* kernel,
^
5 errors generated.\n
ERROR: [HLS 200-70] Compilation errors found: Pragma processor failed: In file included from mnist_original.c:1:
mnist_original.c:73:6: error: conflicting types for 'k2c_conv2d'
void k2c_conv2d(k2c_tensor* output, const k2c_tensor* input, const k2c_tensor* kernel,
     ^
./k2c_include.h:54:6: note: previous declaration is here
void k2c_conv2d(k2c_tensor* output, const k2c_tensor* input, const k2c_tensor* kernel,
     ^
In file included from mnist_original.c:1:
mnist_original.c:380:6: error: conflicting types for 'k2c_dense'
void k2c_dense(k2c_tensor* output, const k2c_tensor* input, const k2c_tensor* kernel,
     ^
./k2c_include.h:67:6: note: previous declaration is here
void k2c_dense(k2c_tensor* output, const k2c_tensor* input, const k2c_tensor* kernel,
     ^
In file included from mnist_original.c:1:
mnist_original.c:7633:45: error: too many arguments to function call, expected 6, have 7
 &conv2d_bias,conv2d_stride,conv2d_dilation,0);
                                            ^
./k2c_include.h:54:1: note: 'k2c_conv2d' declared here
void k2c_conv2d(k2c_tensor* output, const k2c_tensor* input, const k2c_tensor* kernel,
^
In file included from mnist_original.c:1:
mnist_original.c:7637:51: error: too many arguments to function call, expected 6, have 7
 &conv2d_1_bias,conv2d_1_stride,conv2d_1_dilation,0);
                                                  ^
./k2c_include.h:54:1: note: 'k2c_conv2d' declared here
void k2c_conv2d(k2c_tensor* output, const k2c_tensor* input, const k2c_tensor* kernel,
^
In file included from mnist_original.c:1:
mnist_original.c:7655:16: error: too many arguments to function call, expected 5, have 6
 &dense_bias,1,dense_fwork);
               ^~~~~~~~~~~
./k2c_include.h:67:1: note: 'k2c_dense' declared here
void k2c_dense(k2c_tensor* output, const k2c_tensor* input, const k2c_tensor* kernel,
^
5 errors generated.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [HLS 200-10] Analyzing design file 'mnist_original.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 101.348 ; gain = 44.727
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 101.348 ; gain = 44.727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:01:11 . Memory (MB): peak = 2416.301 ; gain = 2359.680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_conv2d' (mnist_original.c:106) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu_func' into 'k2c_conv2d' (mnist_original.c:109) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (mnist_original.c:317) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (mnist_original.c:415) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'mnist_original' (mnist_original.c:7640) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:01:18 . Memory (MB): peak = 2416.301 ; gain = 2359.680
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (mnist_original.c:258) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (mnist_original.c:271) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (mnist_original.c:283) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (mnist_original.c:286) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (mnist_original.c:299) in function 'k2c_dot' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (mnist_original.c:258) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (mnist_original.c:271) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (mnist_original.c:283) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (mnist_original.c:286) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (mnist_original.c:299) in function 'k2c_dot' completely.
INFO: [XFORM 203-102] Partitioning array 'conv2d_stride' (mnist_original.c:486) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2d_dilation' (mnist_original.c:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'max_pooling2d_stride' (mnist_original.c:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'max_pooling2d_pool_size' (mnist_original.c:598) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2d_1_stride' (mnist_original.c:615) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2d_1_dilation' (mnist_original.c:616) automatically.
INFO: [XFORM 203-102] Partitioning array 'max_pooling2d_1_stride' (mnist_original.c:4362) automatically.
INFO: [XFORM 203-102] Partitioning array 'max_pooling2d_1_pool_size' (mnist_original.c:4363) automatically.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2d_output.shape10' automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2d_kernel.shape11' automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2d_1_output.shape13' automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2d_1_kernel.shape14' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_conv2d' (mnist_original.c:106) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu_func' into 'k2c_conv2d' (mnist_original.c:109) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'mnist_original' (mnist_original.c:7640) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense' into 'mnist_original' (mnist_original.c:7654) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mnist_original.c:441:10) to (mnist_original.c:7650:14) in function 'mnist_original'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:01:23 . Memory (MB): peak = 2416.301 ; gain = 2359.680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:38 ; elapsed = 00:01:24 . Memory (MB): peak = 2416.301 ; gain = 2359.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mnist_original' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.437ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'add' operation ('tmp5', mnist_original.c:89) (0 ns)
	'mul' operation ('tmp6', mnist_original.c:92) (3.36 ns)
	'add' operation ('tmp_38', mnist_original.c:92) (3.82 ns)
	'getelementptr' operation ('input_array_addr', mnist_original.c:92) (0 ns)
	'load' operation ('input_array_load', mnist_original.c:92) on array 'input_array' (3.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 83.872 seconds; current allocated memory: 150.485 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 150.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_maxpool2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 151.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 151.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 152.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 152.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_softmax_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 152.722 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 153.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_original' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 153.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 154.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mnist_original_fadd_32ns_32ns_32_5_full_dsp_1' to 'mnist_original_fabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_fmul_32ns_32ns_32_4_max_dsp_1' to 'mnist_original_fmcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_fcmp_32ns_32ns_1_1_1' to 'mnist_original_fcdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_mul_mul_8ns_10ns_16_1_1' to 'mnist_original_mueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_mul_mul_8ns_16s_16_1_1' to 'mnist_original_mufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_mul_mul_16s_5ns_16_1_1' to 'mnist_original_mug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_ama_addmuladd_5ns_16s_16s_16ns_16_1_1' to 'mnist_original_amhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mnist_original_amhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_fabkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_fcdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_fmcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_mufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_mug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 155.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_maxpool2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mnist_original_mul_8ns_64s_64_5_1' to 'mnist_original_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_mul_64s_8ns_64_5_1' to 'mnist_original_mujbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mnist_original_fcdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_muibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_mujbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_maxpool2d'.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 156.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mnist_original_fabkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_fmcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 157.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_softmax_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mnist_original_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'mnist_original_fakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_fdiv_32ns_32ns_32_12_1' to 'mnist_original_fdlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_fexp_32ns_32ns_32_8_full_dsp_1' to 'mnist_original_femb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mnist_original_fakbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_fcdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_fdlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_femb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_fmcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_softmax_func'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 157.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_original' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_original/input_1_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_original/input_1_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_original/input_1_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_original/input_1_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_original/dense_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_original/dense_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_original/dense_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_original/dense_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mnist_original' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'mnist_original_conv2d_bias_array' to 'mnist_original_concg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'mnist_original_conv2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'mnist_original_mnist_original_conv2' to 'mnist_original_mnocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_conv2d_1_bias_array' to 'mnist_original_copcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_dense_kernel_array' to 'mnist_original_deqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_dense_bias_array1' to 'mnist_original_dercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_max_pooling2d_output' to 'mnist_original_masc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_max_pooling2d_1_outp' to 'mnist_original_matde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_conv2d_output_array' to 'mnist_original_coudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_conv2d_output_array_5' to 'mnist_original_covdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_conv2d_kernel_array' to 'mnist_original_cow==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'mnist_original.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.098 ; gain = 45.262
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 101.098 ; gain = 45.262
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:33 ; elapsed = 00:01:03 . Memory (MB): peak = 2416.586 ; gain = 2360.750
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_conv2d' (mnist_original.c:106) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu_func' into 'k2c_conv2d' (mnist_original.c:109) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_idx2sub' into 'k2c_dot' (mnist_original.c:317) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_dense' (mnist_original.c:415) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'mnist_original' (mnist_original.c:7640) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:01:07 . Memory (MB): peak = 2416.586 ; gain = 2360.750
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (mnist_original.c:258) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1' (mnist_original.c:271) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-3' (mnist_original.c:283) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-4' (mnist_original.c:286) in function 'k2c_dot' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-7' (mnist_original.c:299) in function 'k2c_dot' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (mnist_original.c:258) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (mnist_original.c:271) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (mnist_original.c:283) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (mnist_original.c:286) in function 'k2c_dot' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-7' (mnist_original.c:299) in function 'k2c_dot' completely.
INFO: [XFORM 203-102] Partitioning array 'conv2d_stride' (mnist_original.c:486) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2d_dilation' (mnist_original.c:487) automatically.
INFO: [XFORM 203-102] Partitioning array 'max_pooling2d_stride' (mnist_original.c:597) automatically.
INFO: [XFORM 203-102] Partitioning array 'max_pooling2d_pool_size' (mnist_original.c:598) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2d_1_stride' (mnist_original.c:615) automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2d_1_dilation' (mnist_original.c:616) automatically.
INFO: [XFORM 203-102] Partitioning array 'max_pooling2d_1_stride' (mnist_original.c:4362) automatically.
INFO: [XFORM 203-102] Partitioning array 'max_pooling2d_1_pool_size' (mnist_original.c:4363) automatically.
INFO: [XFORM 203-102] Partitioning array 'axesA' automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2d_output.shape10' automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2d_kernel.shape11' automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2d_1_output.shape13' automatically.
INFO: [XFORM 203-102] Partitioning array 'conv2d_1_kernel.shape14' automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_bias_add' into 'k2c_conv2d' (mnist_original.c:106) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_relu_func' into 'k2c_conv2d' (mnist_original.c:109) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_flatten' into 'mnist_original' (mnist_original.c:7640) automatically.
INFO: [XFORM 203-602] Inlining function 'k2c_dense' into 'mnist_original' (mnist_original.c:7654) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mnist_original.c:441:10) to (mnist_original.c:7650:14) in function 'mnist_original'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:01:12 . Memory (MB): peak = 2416.586 ; gain = 2360.750
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:37 ; elapsed = 00:01:12 . Memory (MB): peak = 2416.586 ; gain = 2360.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mnist_original' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.437ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'add' operation ('tmp5', mnist_original.c:89) (0 ns)
	'mul' operation ('tmp6', mnist_original.c:92) (3.36 ns)
	'add' operation ('tmp_38', mnist_original.c:92) (3.82 ns)
	'getelementptr' operation ('input_array_addr', mnist_original.c:92) (0 ns)
	'load' operation ('input_array_load', mnist_original.c:92) on array 'input_array' (3.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 72.507 seconds; current allocated memory: 150.485 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 151.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_maxpool2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 151.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 151.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 152.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 152.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'k2c_softmax_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 152.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 153.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mnist_original' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 153.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 154.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_conv2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mnist_original_fadd_32ns_32ns_32_5_full_dsp_1' to 'mnist_original_fabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_fmul_32ns_32ns_32_4_max_dsp_1' to 'mnist_original_fmcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_fcmp_32ns_32ns_1_1_1' to 'mnist_original_fcdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_mul_mul_8ns_10ns_16_1_1' to 'mnist_original_mueOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_mul_mul_8ns_16s_16_1_1' to 'mnist_original_mufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_mul_mul_16s_5ns_16_1_1' to 'mnist_original_mug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_ama_addmuladd_5ns_16s_16s_16ns_16_1_1' to 'mnist_original_amhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mnist_original_amhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_fabkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_fcdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_fmcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_mueOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_mufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_mug8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_conv2d'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 155.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_maxpool2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mnist_original_mul_8ns_64s_64_5_1' to 'mnist_original_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_mul_64s_8ns_64_5_1' to 'mnist_original_mujbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mnist_original_fcdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_muibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_mujbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_maxpool2d'.
INFO: [HLS 200-111]  Elapsed time: 1.292 seconds; current allocated memory: 156.517 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_affine_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mnist_original_fabkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_fmcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_affine_matmul'.
INFO: [HLS 200-111]  Elapsed time: 1.657 seconds; current allocated memory: 157.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'k2c_softmax_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'mnist_original_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'mnist_original_fakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_fdiv_32ns_32ns_32_12_1' to 'mnist_original_fdlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_fexp_32ns_32ns_32_8_full_dsp_1' to 'mnist_original_femb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mnist_original_fakbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_fcdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_fdlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_femb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mnist_original_fmcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'k2c_softmax_func'.
INFO: [HLS 200-111]  Elapsed time: 1.76 seconds; current allocated memory: 157.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mnist_original' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_original/input_1_input_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_original/input_1_input_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_original/input_1_input_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_original/input_1_input_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_original/dense_output_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_original/dense_output_ndim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_original/dense_output_numel' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mnist_original/dense_output_shape' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mnist_original' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'mnist_original_conv2d_bias_array' to 'mnist_original_concg' due to the length limit 20
WARNING: [RTGEN 206-101] Global array 'mnist_original_conv2' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'mnist_original_mnist_original_conv2' to 'mnist_original_mnocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_conv2d_1_bias_array' to 'mnist_original_copcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_dense_kernel_array' to 'mnist_original_deqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_dense_bias_array1' to 'mnist_original_dercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_max_pooling2d_output' to 'mnist_original_masc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_max_pooling2d_1_outp' to 'mnist_original_matde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_conv2d_output_array' to 'mnist_original_coudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mnist_original_conv2d_output_array_5' to 'mnist_original_covdy' due to the length limit 20
INFO: [SYN 201-210] Renamed obj==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xa7a12tcsg325-1q'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
