
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.463635                       # Number of seconds simulated
sim_ticks                                463634891500                       # Number of ticks simulated
final_tick                               1203973569000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 181436                       # Simulator instruction rate (inst/s)
host_op_rate                                   228477                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               42060038                       # Simulator tick rate (ticks/s)
host_mem_usage                                2262428                       # Number of bytes of host memory used
host_seconds                                 11023.17                       # Real time elapsed on the host
sim_insts                                  2000000004                       # Number of instructions simulated
sim_ops                                    2518539815                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher        14656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst      7435648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     10863488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18313792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      7435648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7435648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       133120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          133120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher          229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst       116182                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       169742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              286153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2080                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher         31611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst     16037723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     23431127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              39500461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     16037723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16037723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          287122                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               287122                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          287122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher        31611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     16037723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     23431127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             39787584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      286153                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2080                       # Number of write requests accepted
system.mem_ctrls.readBursts                    286153                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2080                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               18311488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  131712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18313792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               133120                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     36                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             26645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             32641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            54847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            54093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                88                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              112                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  463634421000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                286153                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2080                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  249338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   36545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       264495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     69.729137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.748006                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    23.374009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       244883     92.59%     92.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18915      7.15%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          620      0.23%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           35      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           22      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       264495                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          117                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2400.145299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    418.425387                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4238.968995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           68     58.12%     58.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           19     16.24%     74.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            6      5.13%     79.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.85%     80.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            4      3.42%     83.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            2      1.71%     85.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.85%     86.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            4      3.42%     89.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215            1      0.85%     90.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            5      4.27%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            2      1.71%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            1      0.85%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            1      0.85%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      0.85%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            1      0.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           117                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          117                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.589744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.533920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.515175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               35     29.91%     29.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.85%     30.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               71     60.68%     91.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      6.84%     98.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.85%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           117                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  10131719881                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             15496413631                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1430585000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35411.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54161.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        39.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     39.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.79                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    23244                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     434                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  8.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                20.88                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1608540.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                     8.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                750549660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                398922810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               808547880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6065640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         37817569920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           8983988880                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1158991200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    110879112060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     68831269440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       7042977735                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           236735992485                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            510.608631                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         440787707993                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1538162500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16031060000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  18381928000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 179249631997                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5277529257                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 243156579746                       # Time in different power states
system.mem_ctrls_1.actEnergy               1137958920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                604835715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1234327500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4677120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         36270521040.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           9743432370                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            808671360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    131109268200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     55224065760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2477516685                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           238628400090                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            514.690336                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         440130743492                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    512696000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   15348038000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   8799634750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 143811298293                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    7642715508                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 287520508949                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   701                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1203973569000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3893501                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           603859824                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3894525                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            155.053524                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    94.895632                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   929.104368                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.092672                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.907328                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          654                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           97                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1194334387                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1194334387                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    370498001                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       370498001                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    213398372                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      213398372                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data      1467698                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1467698                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       161840                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       161840                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       161856                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       161856                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    583896373                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        583896373                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    585364071                       # number of overall hits
system.cpu.dcache.overall_hits::total       585364071                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      6497225                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6497225                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2997325                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2997325                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        38110                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        38110                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           16                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      9494550                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9494550                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      9532660                       # number of overall misses
system.cpu.dcache.overall_misses::total       9532660                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  73353345000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  73353345000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  24883108415                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24883108415                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       144000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       144000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  98236453415                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  98236453415                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  98236453415                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  98236453415                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    376995226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    376995226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    216395697                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    216395697                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data      1505808                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1505808                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       161856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       161856                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       161856                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       161856                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    593390923                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    593390923                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    594896731                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    594896731                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.017234                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017234                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.013851                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013851                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.025309                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.025309                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000099                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000099                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.016000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016000                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.016024                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016024                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 11289.949940                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11289.949940                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  8301.771885                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8301.771885                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         9000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 10346.614996                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10346.614996                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 10305.250939                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10305.250939                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           14                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1798095                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          244319                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     1.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.359620                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3893501                       # number of writebacks
system.cpu.dcache.writebacks::total           3893501                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3353980                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3353980                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2266939                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2266939                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      5620919                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5620919                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      5620919                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5620919                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      3143245                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3143245                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       730386                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       730386                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data        19873                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        19873                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           16                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      3873631                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3873631                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      3893504                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3893504                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  39126564500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  39126564500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   5993912916                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5993912916                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data    165155000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    165155000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       128000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       128000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  45120477416                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  45120477416                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  45285632416                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  45285632416                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.008338                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008338                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003375                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003375                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.013198                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.013198                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000099                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000099                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.006528                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006528                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.006545                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006545                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12447.825257                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12447.825257                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  8206.500283                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8206.500283                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data  8310.521814                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  8310.521814                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 11648.109336                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11648.109336                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 11631.073813                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11631.073813                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           2989821                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.877254                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           619562791                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           2990333                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            207.188561                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    62.674647                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   449.202607                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.122411                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.877349                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999760                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          208                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         708428188                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        708428188                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    349710822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       349710822                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    349710822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        349710822                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    349710822                       # number of overall hits
system.cpu.icache.overall_hits::total       349710822                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      3008351                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3008351                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      3008351                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3008351                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      3008351                       # number of overall misses
system.cpu.icache.overall_misses::total       3008351                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  35066651102                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  35066651102                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  35066651102                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  35066651102                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  35066651102                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  35066651102                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    352719173                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    352719173                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    352719173                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    352719173                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    352719173                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    352719173                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.008529                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008529                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.008529                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008529                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.008529                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008529                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 11656.436068                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11656.436068                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 11656.436068                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11656.436068                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 11656.436068                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11656.436068                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       692948                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             61468                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    11.273313                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      2989821                       # number of writebacks
system.cpu.icache.writebacks::total           2989821                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        18509                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        18509                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        18509                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        18509                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        18509                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        18509                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      2989842                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2989842                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      2989842                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2989842                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      2989842                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2989842                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  33353413635                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  33353413635                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  33353413635                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  33353413635                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  33353413635                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  33353413635                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.008477                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008477                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.008477                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008477                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.008477                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008477                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 11155.577330                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11155.577330                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 11155.577330                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11155.577330                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 11155.577330                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11155.577330                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued           364844                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              364854                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 95138                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                      2680                       # number of replacements
system.l2.tags.tagsinuse                 31265.391850                       # Cycle average of tags in use
system.l2.tags.total_refs                     8243878                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33909                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    243.117697                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31191.280962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    74.110888                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.951882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.002262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.954144                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           109                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28568                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.003326                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.949707                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 114464872                       # Number of tag accesses
system.l2.tags.data_accesses                114464872                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3102940                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3102940                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3496828                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3496828                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       730156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                730156                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst      2873641                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2873641                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      2993593                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2993593                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst       2873641                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       3723749                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6597390                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      2873641                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      3723749                       # number of overall hits
system.l2.overall_hits::total                 6597390                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 19                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data          225                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 225                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst       116182                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           116182                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       169527                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          169527                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst       116182                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       169752                       # number of demand (read+write) misses
system.l2.demand_misses::total                 285934                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst       116182                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       169752                       # number of overall misses
system.l2.overall_misses::total                285934                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus.data        51000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        51000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     18467000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      18467000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst  11481778000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11481778000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  14899989500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14899989500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  11481778000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  14918456500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26400234500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  11481778000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  14918456500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26400234500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3102940                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3102940                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3496828                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3496828                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               19                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       730381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            730381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst      2989823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2989823                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      3163120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3163120                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      2989823                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      3893501                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6883324                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      2989823                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      3893501                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6883324                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000308                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.038859                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.038859                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.053595                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.053595                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.038859                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.043599                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.041540                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.038859                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.043599                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.041540                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  2684.210526                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2684.210526                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 82075.555556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82075.555556                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 98825.790570                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98825.790570                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 87891.542350                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87891.542350                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 98825.790570                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 87883.833475                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92329.819119                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 98825.790570                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 87883.833475                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92329.819119                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        12                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                 2080                       # number of writebacks
system.l2.writebacks::total                      2080                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher        62851                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          62851                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            19                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          224                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            224                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst       116182                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       116182                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       169518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       169518                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst       116182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       169742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            285924                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher        62851                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst       116182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       169742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           348775                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     46993755                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     46993755                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       209000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       209000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     17114500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     17114500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst  10784686000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10784686000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  13881361500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13881361500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  10784686000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  13898476000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24683162000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     46993755                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  10784686000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  13898476000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24730155755                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000307                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000307                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.038859                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.038859                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.053592                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.053592                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.038859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.043596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.041539                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.038859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.043596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.050670                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher   747.700991                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total   747.700991                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        11000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        11000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 76404.017857                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76404.017857                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 92825.790570                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92825.790570                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 81887.242063                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81887.242063                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 92825.790570                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 81880.006127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86327.702466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher   747.700991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 92825.790570                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 81880.006127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70905.758025                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        288852                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       286263                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             285929                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2080                       # Transaction distribution
system.membus.trans_dist::CleanEvict              600                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               19                       # Transaction distribution
system.membus.trans_dist::ReadExReq               224                       # Transaction distribution
system.membus.trans_dist::ReadExResp              224                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        285929                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       575005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 575005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     18446912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18446912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            286172                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  286172    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              286172                       # Request fanout histogram
system.membus.reqLayer0.occupancy           148645989                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          727446869                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       190900745                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    124420991                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      5803288                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    112167003                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        96700816                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     86.211465                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        24315112                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         8369                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups     12030736                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits     11361119                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       669617                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted       621891                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1203973569000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                927269783                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles     52888882                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1226809883                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           190900745                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    132377047                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             850584104                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        11679128                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles         5519                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3163                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles        13120                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         352719296                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        217071                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    909334352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.691059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.259448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        240802552     26.48%     26.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        182650531     20.09%     46.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        102556041     11.28%     57.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        383325228     42.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    909334352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.205874                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.323034                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        118681083                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     282110454                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         407533638                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      95597946                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        5411221                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     89849135                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        430467                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1407130463                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      17055204                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        5411221                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        185682503                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       132112456                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      5760342                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         427016500                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     153351320                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1381779319                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts       8810541                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      67904305                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         910943                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       21467301                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       18391264                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents     11435708                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1798763836                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8199207812                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1296345643                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    670623770                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1658426736                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        140337034                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       169685                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       169035                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         228481229                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    403126376                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    235626735                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     23694302                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     30302724                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1374139014                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       502499                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1337383036                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      4957819                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    114536945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    287632776                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        16230                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    909334352                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.470727                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.155312                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    217105170     23.88%     23.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    277156184     30.48%     54.35% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    230128938     25.31%     79.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    141061346     15.51%     95.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     42639555      4.69%     99.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1232236      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        10923      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    909334352                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        70069262     16.12%     16.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult         137419      0.03%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       562557      0.13%     16.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp       225206      0.05%     16.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt       266238      0.06%     16.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv         2341      0.00%     16.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       276067      0.06%     16.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       275960      0.06%     16.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      3022658      0.70%     17.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     17.22% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead      113191062     26.05%     43.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      86142687     19.82%     63.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead    119006099     27.38%     90.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite     41408647      9.53%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     543950055     40.67%     40.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       603603      0.05%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     23990449      1.79%     42.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     26320315      1.97%     44.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      7175856      0.54%     45.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      2144036      0.16%     45.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     39812000      2.98%     48.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     23698295      1.77%     49.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     42037421      3.14%     53.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       185105      0.01%     53.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    232632510     17.39%     70.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    179730910     13.44%     83.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    165220540     12.35%     96.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     49881941      3.73%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1337383036                       # Type of FU issued
system.switch_cpus.iq.rate                   1.442280                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           434586203                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.324953                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3148251495                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1110339034                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    968504888                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    875392945                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    378879382                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    350383079                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1252746055                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       519223184                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     13673646                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     36142532                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         7330                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        40066                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     18465130                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads      3402512                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       419166                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        5411221                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        11124642                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        892521                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1374657750                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     403126376                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    235626735                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       168997                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          91928                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        795023                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        40066                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      3003459                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2590936                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      5594395                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1327386444                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     393396624                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      9996586                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 16237                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            620369275                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        163922834                       # Number of branches executed
system.switch_cpus.iew.exec_stores          226972651                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.431500                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1321120686                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1318887967                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         698657097                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1320629249                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.422335                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.529033                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    107175080                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       486269                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      5374945                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    893377815                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.410504                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.166392                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    437632077     48.99%     48.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    204614541     22.90%     71.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     92296403     10.33%     82.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     36306838      4.06%     86.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     28851671      3.23%     89.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     20197996      2.26%     91.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     17030650      1.91%     93.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      8176327      0.92%     94.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     48271312      5.40%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    893377815                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000008667                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1260113210                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              584145443                       # Number of memory references committed
system.switch_cpus.commit.loads             366983838                       # Number of loads committed
system.switch_cpus.commit.membars              323712                       # Number of memory barriers committed
system.switch_cpus.commit.branches          155347756                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          343075196                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         995399849                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     21575669                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    512610866     40.68%     40.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       579656      0.05%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     40.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     23877799      1.89%     42.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     25816270      2.05%     44.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      6925405      0.55%     45.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      2140496      0.17%     45.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     39078468      3.10%     48.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     23275847      1.85%     50.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     41506211      3.29%     53.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       156749      0.01%     53.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    208424612     16.54%     70.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    169606610     13.46%     83.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    158559226     12.58%     96.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     47554995      3.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1260113210                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      48271312                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2212385654                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2750596353                       # The number of ROB writes
system.switch_cpus.timesIdled                  283987                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                17935431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1260104546                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.927270                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.927270                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.078435                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.078435                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1208393056                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       631233289                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         650365505                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        516220549                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        5115278542                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        426827512                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      3340224227                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      130577358                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     13766684                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6883338                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       288833                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          62622                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        62622                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1203973569000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6152962                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3105020                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3780382                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             600                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            62937                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             19                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           730381                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          730381                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2989842                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3163120                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      8969486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11680541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20650027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    382697216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    498368128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              881065344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           65636                       # Total snoops (count)
system.tol2bus.snoopTraffic                    134336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6948979                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050579                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.219136                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6597509     94.94%     94.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 351470      5.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6948979                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13766664000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4486189142                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5840287946                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
