$date
	Mon Feb 20 05:25:15 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module bench $end
$var wire 2 ! fifoAddr_out [1:0] $end
$var wire 8 " fifoData_io [7:0] $end
$var wire 1 # pktEnd_out $end
$var wire 1 $ sloe_out $end
$var wire 1 % slrd_out $end
$var wire 1 & slwr_out $end
$var reg 1 ' clk $end
$var reg 8 ( fifoData_out [7:0] $end
$var reg 1 ) fifoData_wr $end
$var reg 1 * gotData_in $end
$var reg 1 + gotRoom_in $end
$var reg 1 , ifclk_in $end
$var reg 1 - rst $end
$scope module dut $end
$var wire 1 . cpu_rst_o $end
$var wire 1 / cpu_stall_o $end
$var wire 8 0 fifoData_io [7:0] $end
$var wire 1 1 gotData_in $end
$var wire 1 2 gotRoom_in $end
$var wire 1 3 ifclk_in $end
$var wire 1 4 m_wb_ack_i $end
$var wire 2 5 m_wb_bte_o [1:0] $end
$var wire 3 6 m_wb_cti_o [2:0] $end
$var wire 1 7 m_wb_cyc_o $end
$var wire 32 8 m_wb_dat_i [31:0] $end
$var wire 1 9 m_wb_err_i $end
$var wire 1 : m_wb_stb_o $end
$var wire 1 $ sloe_out $end
$var wire 1 % slrd_out $end
$var wire 1 & slwr_out $end
$var wire 1 ; wb_clk $end
$var wire 1 < wb_rst $end
$var reg 8 = addr [7:0] $end
$var reg 8 > addr_n [7:0] $end
$var reg 32 ? count [31:0] $end
$var reg 32 @ count_n [31:0] $end
$var reg 2 A fifoAddr_out [1:0] $end
$var reg 8 B fifoData_out [7:0] $end
$var reg 1 C fifoData_out_drive $end
$var reg 3 D fifoOp [2:0] $end
$var reg 1 E is_aligned $end
$var reg 1 F is_aligned_n $end
$var reg 1 G is_write $end
$var reg 1 H is_write_n $end
$var reg 32 I m_wb_adr_o [31:0] $end
$var reg 32 J m_wb_dat_o [31:0] $end
$var reg 4 K m_wb_sel_o [3:0] $end
$var reg 1 L m_wb_we_o $end
$var reg 1 M pktEnd_out $end
$var reg 4 N state [3:0] $end
$var reg 4 O state_n [3:0] $end
$var reg 8 P test_reg [7:0] $end
$var reg 8 Q test_reg_n [7:0] $end
$upscope $end
$scope task com_read $end
$var reg 8 R address [7:0] $end
$var reg 32 S count [31:0] $end
$var integer 32 T i [31:0] $end
$upscope $end
$scope task com_write $end
$var reg 8 U address [7:0] $end
$var reg 8 V data [7:0] $end
$upscope $end
$scope task com_write_file $end
$var reg 8 W address [7:0] $end
$var reg 32 X count [31:0] $end
$var integer 32 Y i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
b0 O
bx N
1M
xL
bx K
bx J
bx I
xH
xG
xF
xE
b111 D
0C
b0 B
b10 A
bx @
bx ?
bx >
bx =
0<
0;
0:
z9
bz 8
07
b0 6
b0 5
z4
03
02
01
bz 0
x/
x.
0-
0,
0+
0*
0)
b0 (
0'
1&
1%
1$
1#
bz "
b10 !
$end
#10000
0$
0%
b100 D
b0 N
1,
13
#20000
0,
03
1'
1;
#30000
1,
13
#40000
0/
0.
b100 D
b0 Q
b0 @
b0 >
0F
0H
b0 P
b0 ?
b0 =
0E
0G
0,
03
0'
0;
1-
1<
#50000
1,
13
#60000
0,
03
1'
1;
#70000
1,
13
#80000
0,
03
0'
0;
0-
0<
#90000
1,
13
#100000
0,
03
1'
1;
#110000
1,
13
#120000
0,
03
0'
0;
b10011 V
b0 U
#130000
1,
13
#131000
b1 O
b0 =
b100 D
b0 "
b0 0
1*
11
1)
#140000
0,
03
1'
1;
#150000
b10 O
b0 @
b100 D
b1 N
1,
13
#160000
0,
03
0'
0;
#170000
b11 O
b0 @
b100 D
b10 N
1,
13
#180000
0,
03
1'
1;
#190000
b100 O
b0 ?
b100 D
b11 N
1,
13
#200000
0,
03
0'
0;
#210000
b101 O
b0 @
b100 D
b100 N
1,
13
#211000
b1 @
b100 D
b101 O
b1 "
b1 0
b1 (
#220000
0,
03
1'
1;
#230000
b110 O
b1 Q
b100 D
b1 ?
b101 N
1,
13
#231000
b100 D
b10011 Q
b110 O
b10011 "
b10011 0
b10011 (
#240000
0,
03
0'
0;
#250000
1$
1%
1/
1.
b0 O
b0 @
b111 D
b10011 P
b110 N
1,
13
#251000
bz "
bz 0
b0 @
b0 O
b1 S
b0 R
b0 (
0)
0*
01
#260000
0,
03
1'
1;
#270000
0$
0%
b100 D
b0 ?
b0 N
1,
13
#271000
b1 O
b0 =
1H
b100 D
b10000000 "
b10000000 0
1*
11
b10000000 (
1)
#280000
0,
03
0'
0;
#290000
b10 O
b10000000000000000000000000000000 @
b100 D
1G
b1 N
1,
13
#291000
b100 D
b0 @
b10 O
b0 "
b0 0
b0 (
#300000
0,
03
1'
1;
#310000
b11 O
b0 @
b100 D
b10 N
1,
13
#320000
0,
03
0'
0;
#330000
b100 O
b0 ?
b100 D
b11 N
1,
13
#340000
0,
03
1'
1;
#350000
b1010 O
b0 @
b100 D
b100 N
1,
13
#351000
b1 @
b100 D
b1010 O
b1 "
b1 0
b1 (
#360000
0,
03
0'
0;
#370000
1$
1%
b1011 O
b11 A
b11 !
b111 D
b1 ?
b1010 N
1,
13
#371000
b11 A
b11 !
b1011 O
bz "
bz 0
b0 T
1+
12
0*
01
0)
#380000
0,
03
1'
1;
#390000
b1100 O
b10 A
b10 !
b1011 N
1,
13
#400000
0,
03
0'
0;
#410000
0&
b10011 "
b10011 0
b1110 O
b0 @
b10011 B
b11 A
b11 !
b11 D
1C
b1100 N
1,
13
#420000
0,
03
1'
1;
#430000
1&
bz "
bz 0
b0 O
0M
0#
0C
b111 D
b11 A
b11 !
b0 B
b0 ?
b1110 N
b1 T
1,
13
#431000
0M
0#
b11 A
b11 !
b0 O
b0 (
0+
02
#440000
0,
03
0'
0;
#450000
0$
0%
b100 D
1M
1#
b10 A
b10 !
b0 N
1,
13
#460000
0,
03
1'
1;
#470000
1,
13
#480000
0,
03
0'
0;
#490000
1,
13
#491000
