--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9621 paths analyzed, 1603 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.743ns.
--------------------------------------------------------------------------------
Slack:                  12.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.725ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.634 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_bottom/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.DQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X6Y14.B2           net (fanout=6)        2.398   M_seed_q_3
    SLICE_X6Y14.B            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/Mcount_M_sclk_counter_q_xor<4>111
    SLICE_X7Y12.B1           net (fanout=7)        1.362   matrix_writer/Mcount_M_sclk_counter_q_xor<4>11
    SLICE_X7Y12.B            Tilo                  0.259   matrix_data/M_chicken_ram_top_address[0]
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2
    SLICE_X2Y21.B5           net (fanout=16)       1.320   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o
    SLICE_X2Y21.B            Tilo                  0.235   matrix_data/M_background_ram_bottom_address[1]
                                                           matrix_writer/Mmux_col_index21
    SLICE_X2Y21.C4           net (fanout=2)        0.378   M_matrix_writer_col_index[1]
    SLICE_X2Y21.C            Tilo                  0.235   matrix_data/M_background_ram_bottom_address[1]
                                                           matrix_data/M_background_ram_bottom_address<1>
    RAMB8_X0Y11.ADDRAWRADDR3 net (fanout=1)        0.378   matrix_data/M_background_ram_bottom_address[1]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_bottom/Mram_ram
                                                           matrix_data/background_ram_bottom/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.725ns (1.889ns logic, 5.836ns route)
                                                           (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  12.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.607ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.634 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_bottom/Mram_ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X12Y26.DQ           Tcko                  0.525   M_seed_q_3
                                                            genSky/M_seed_q_3
    SLICE_X7Y15.A2            net (fanout=6)        2.409   M_seed_q_3
    SLICE_X7Y15.A             Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                            matrix_writer/Mcount_M_led_bit_counter_q_xor<6>121
    SLICE_X7Y15.C2            net (fanout=9)        0.566   matrix_writer/Mcount_M_led_bit_counter_q_xor<6>12
    SLICE_X7Y15.C             Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                            matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o1_1
    SLICE_X5Y22.B1            net (fanout=9)        1.441   matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o1
    SLICE_X5Y22.B             Tilo                  0.259   matrix_data/M_background_ram_bottom_address<9>12
                                                            matrix_writer/Mmux_row_index42
    SLICE_X5Y22.A4            net (fanout=2)        0.510   M_matrix_writer_row_index[3]
    SLICE_X5Y22.A             Tilo                  0.259   matrix_data/M_background_ram_bottom_address<9>12
                                                            matrix_data/M_background_ram_bottom_address<9>2
    RAMB8_X0Y11.ADDRAWRADDR11 net (fanout=1)        0.720   matrix_data/M_background_ram_bottom_address[9]
    RAMB8_X0Y11.CLKAWRCLK     Trcck_ADDRA           0.400   matrix_data/background_ram_bottom/Mram_ram
                                                            matrix_data/background_ram_bottom/Mram_ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.607ns (1.961ns logic, 5.646ns route)
                                                            (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  12.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.589ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.634 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_bottom/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.DQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X6Y14.B2           net (fanout=6)        2.398   M_seed_q_3
    SLICE_X6Y14.B            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/Mcount_M_sclk_counter_q_xor<4>111
    SLICE_X6Y14.D1           net (fanout=7)        0.563   matrix_writer/Mcount_M_sclk_counter_q_xor<4>11
    SLICE_X6Y14.D            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2_1
    SLICE_X8Y20.B1           net (fanout=9)        1.305   matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2
    SLICE_X8Y20.B            Tilo                  0.254   matrix_data/N108
                                                           matrix_writer/Mmux_col_index11
    SLICE_X8Y20.C4           net (fanout=2)        0.337   M_matrix_writer_col_index[0]
    SLICE_X8Y20.C            Tilo                  0.255   matrix_data/N108
                                                           matrix_data/M_background_ram_bottom_address<0>1
    RAMB8_X0Y11.ADDRAWRADDR2 net (fanout=1)        1.082   matrix_data/M_background_ram_bottom_address[0]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_bottom/Mram_ram
                                                           matrix_data/background_ram_bottom/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.589ns (1.904ns logic, 5.685ns route)
                                                           (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  12.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.552ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.636 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.DQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X7Y15.A2           net (fanout=6)        2.409   M_seed_q_3
    SLICE_X7Y15.A            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                           matrix_writer/Mcount_M_led_bit_counter_q_xor<6>121
    SLICE_X4Y10.A6           net (fanout=9)        0.652   matrix_writer/Mcount_M_led_bit_counter_q_xor<6>12
    SLICE_X4Y10.A            Tilo                  0.254   matrix_data/M_chicken_ram_top_address[1]
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_61_o1
    SLICE_X4Y22.B2           net (fanout=19)       1.483   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_61_o
    SLICE_X4Y22.B            Tilo                  0.254   matrix_data/M_background_ram_bottom_write_data[2]
                                                           matrix_writer/Mmux_row_index11
    SLICE_X4Y22.A5           net (fanout=2)        0.247   M_matrix_writer_row_index[0]
    SLICE_X4Y22.A            Tilo                  0.254   matrix_data/M_background_ram_bottom_write_data[2]
                                                           matrix_data/M_background_ram_top_address<6>1
    RAMB8_X0Y10.ADDRAWRADDR8 net (fanout=1)        0.815   matrix_data/M_background_ram_top_address[6]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_top/Mram_ram
                                                           matrix_data/background_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.552ns (1.946ns logic, 5.606ns route)
                                                           (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  12.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.518ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.636 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.DQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X6Y14.B2           net (fanout=6)        2.398   M_seed_q_3
    SLICE_X6Y14.B            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/Mcount_M_sclk_counter_q_xor<4>111
    SLICE_X7Y12.B1           net (fanout=7)        1.362   matrix_writer/Mcount_M_sclk_counter_q_xor<4>11
    SLICE_X7Y12.B            Tilo                  0.259   matrix_data/M_chicken_ram_top_address[0]
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2
    SLICE_X2Y21.B5           net (fanout=16)       1.320   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o
    SLICE_X2Y21.B            Tilo                  0.235   matrix_data/M_background_ram_bottom_address[1]
                                                           matrix_writer/Mmux_col_index21
    SLICE_X2Y21.A5           net (fanout=2)        0.203   M_matrix_writer_col_index[1]
    SLICE_X2Y21.A            Tilo                  0.235   matrix_data/M_background_ram_bottom_address[1]
                                                           matrix_data/M_background_ram_top_address<1>
    RAMB8_X0Y10.ADDRAWRADDR3 net (fanout=1)        0.346   matrix_data/M_background_ram_top_address[1]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_top/Mram_ram
                                                           matrix_data/background_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.518ns (1.889ns logic, 5.629ns route)
                                                           (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  12.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.473ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.634 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_bottom/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.DQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X7Y15.A2           net (fanout=6)        2.409   M_seed_q_3
    SLICE_X7Y15.A            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                           matrix_writer/Mcount_M_led_bit_counter_q_xor<6>121
    SLICE_X4Y10.A6           net (fanout=9)        0.652   matrix_writer/Mcount_M_led_bit_counter_q_xor<6>12
    SLICE_X4Y10.A            Tilo                  0.254   matrix_data/M_chicken_ram_top_address[1]
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_61_o1
    SLICE_X4Y22.B2           net (fanout=19)       1.483   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_61_o
    SLICE_X4Y22.B            Tilo                  0.254   matrix_data/M_background_ram_bottom_write_data[2]
                                                           matrix_writer/Mmux_row_index11
    SLICE_X4Y22.C6           net (fanout=2)        0.276   M_matrix_writer_row_index[0]
    SLICE_X4Y22.C            Tilo                  0.255   matrix_data/M_background_ram_bottom_write_data[2]
                                                           matrix_data/M_background_ram_bottom_address<6>2
    RAMB8_X0Y11.ADDRAWRADDR8 net (fanout=1)        0.706   matrix_data/M_background_ram_bottom_address[6]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_bottom/Mram_ram
                                                           matrix_data/background_ram_bottom/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.473ns (1.947ns logic, 5.526ns route)
                                                           (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  12.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_2 (FF)
  Destination:          matrix_data/background_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.421ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.634 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_2 to matrix_data/background_ram_bottom/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.CQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_2
    SLICE_X6Y14.B1           net (fanout=6)        2.094   M_seed_q_2
    SLICE_X6Y14.B            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/Mcount_M_sclk_counter_q_xor<4>111
    SLICE_X7Y12.B1           net (fanout=7)        1.362   matrix_writer/Mcount_M_sclk_counter_q_xor<4>11
    SLICE_X7Y12.B            Tilo                  0.259   matrix_data/M_chicken_ram_top_address[0]
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2
    SLICE_X2Y21.B5           net (fanout=16)       1.320   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o
    SLICE_X2Y21.B            Tilo                  0.235   matrix_data/M_background_ram_bottom_address[1]
                                                           matrix_writer/Mmux_col_index21
    SLICE_X2Y21.C4           net (fanout=2)        0.378   M_matrix_writer_col_index[1]
    SLICE_X2Y21.C            Tilo                  0.235   matrix_data/M_background_ram_bottom_address[1]
                                                           matrix_data/M_background_ram_bottom_address<1>
    RAMB8_X0Y11.ADDRAWRADDR3 net (fanout=1)        0.378   matrix_data/M_background_ram_bottom_address[1]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_bottom/Mram_ram
                                                           matrix_data/background_ram_bottom/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.421ns (1.889ns logic, 5.532ns route)
                                                           (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  12.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.409ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.634 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_bottom/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.DQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X7Y15.A2           net (fanout=6)        2.409   M_seed_q_3
    SLICE_X7Y15.A            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                           matrix_writer/Mcount_M_led_bit_counter_q_xor<6>121
    SLICE_X7Y15.B6           net (fanout=9)        0.179   matrix_writer/Mcount_M_led_bit_counter_q_xor<6>12
    SLICE_X7Y15.B            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_61_o1_1
    SLICE_X8Y20.B2           net (fanout=9)        1.450   matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_61_o1
    SLICE_X8Y20.B            Tilo                  0.254   matrix_data/N108
                                                           matrix_writer/Mmux_col_index11
    SLICE_X8Y20.C4           net (fanout=2)        0.337   M_matrix_writer_col_index[0]
    SLICE_X8Y20.C            Tilo                  0.255   matrix_data/N108
                                                           matrix_data/M_background_ram_bottom_address<0>1
    RAMB8_X0Y11.ADDRAWRADDR2 net (fanout=1)        1.082   matrix_data/M_background_ram_bottom_address[0]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_bottom/Mram_ram
                                                           matrix_data/background_ram_bottom/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.409ns (1.952ns logic, 5.457ns route)
                                                           (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  12.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.406ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.634 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_bottom/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.DQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X7Y15.A2           net (fanout=6)        2.409   M_seed_q_3
    SLICE_X7Y15.A            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                           matrix_writer/Mcount_M_led_bit_counter_q_xor<6>121
    SLICE_X7Y15.C2           net (fanout=9)        0.566   matrix_writer/Mcount_M_led_bit_counter_q_xor<6>12
    SLICE_X7Y15.C            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o1_1
    SLICE_X7Y20.B1           net (fanout=9)        1.197   matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o1
    SLICE_X7Y20.B            Tilo                  0.259   matrix_data/N130
                                                           matrix_writer/Mmux_row_index21
    SLICE_X7Y20.C4           net (fanout=2)        0.327   M_matrix_writer_row_index[1]
    SLICE_X7Y20.C            Tilo                  0.259   matrix_data/N130
                                                           matrix_data/M_background_ram_bottom_address<7>1
    RAMB8_X0Y11.ADDRAWRADDR9 net (fanout=1)        0.946   matrix_data/M_background_ram_bottom_address[7]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_bottom/Mram_ram
                                                           matrix_data/background_ram_bottom/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.406ns (1.961ns logic, 5.445ns route)
                                                           (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  12.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_0 (FF)
  Destination:          matrix_data/background_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.370ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.634 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_0 to matrix_data/background_ram_bottom/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.AQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_0
    SLICE_X6Y14.B3           net (fanout=13)       2.043   M_seed_q_0
    SLICE_X6Y14.B            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/Mcount_M_sclk_counter_q_xor<4>111
    SLICE_X7Y12.B1           net (fanout=7)        1.362   matrix_writer/Mcount_M_sclk_counter_q_xor<4>11
    SLICE_X7Y12.B            Tilo                  0.259   matrix_data/M_chicken_ram_top_address[0]
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2
    SLICE_X2Y21.B5           net (fanout=16)       1.320   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o
    SLICE_X2Y21.B            Tilo                  0.235   matrix_data/M_background_ram_bottom_address[1]
                                                           matrix_writer/Mmux_col_index21
    SLICE_X2Y21.C4           net (fanout=2)        0.378   M_matrix_writer_col_index[1]
    SLICE_X2Y21.C            Tilo                  0.235   matrix_data/M_background_ram_bottom_address[1]
                                                           matrix_data/M_background_ram_bottom_address<1>
    RAMB8_X0Y11.ADDRAWRADDR3 net (fanout=1)        0.378   matrix_data/M_background_ram_bottom_address[1]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_bottom/Mram_ram
                                                           matrix_data/background_ram_bottom/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.370ns (1.889ns logic, 5.481ns route)
                                                           (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  12.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.330ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.636 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.DQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X6Y14.B2           net (fanout=6)        2.398   M_seed_q_3
    SLICE_X6Y14.B            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/Mcount_M_sclk_counter_q_xor<4>111
    SLICE_X6Y14.D1           net (fanout=7)        0.563   matrix_writer/Mcount_M_sclk_counter_q_xor<4>11
    SLICE_X6Y14.D            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2_1
    SLICE_X5Y20.B1           net (fanout=9)        1.214   matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2
    SLICE_X5Y20.B            Tilo                  0.259   matrix_data/M_background_ram_top_address<2>11
                                                           matrix_writer/Mmux_col_index41
    SLICE_X5Y20.A5           net (fanout=2)        0.237   M_matrix_writer_col_index[3]
    SLICE_X5Y20.A            Tilo                  0.259   matrix_data/M_background_ram_top_address<2>11
                                                           matrix_data/M_background_ram_top_address<3>
    RAMB8_X0Y10.ADDRAWRADDR5 net (fanout=1)        1.005   matrix_data/M_background_ram_top_address[3]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_top/Mram_ram
                                                           matrix_data/background_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.330ns (1.913ns logic, 5.417ns route)
                                                           (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  12.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.327ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.636 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.DQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X7Y15.A2           net (fanout=6)        2.409   M_seed_q_3
    SLICE_X7Y15.A            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                           matrix_writer/Mcount_M_led_bit_counter_q_xor<6>121
    SLICE_X7Y15.C2           net (fanout=9)        0.566   matrix_writer/Mcount_M_led_bit_counter_q_xor<6>12
    SLICE_X7Y15.C            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o1_1
    SLICE_X7Y20.B1           net (fanout=9)        1.197   matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o1
    SLICE_X7Y20.B            Tilo                  0.259   matrix_data/N130
                                                           matrix_writer/Mmux_row_index21
    SLICE_X7Y20.A5           net (fanout=2)        0.237   M_matrix_writer_row_index[1]
    SLICE_X7Y20.A            Tilo                  0.259   matrix_data/N130
                                                           matrix_data/M_background_ram_top_address<7>1
    RAMB8_X0Y10.ADDRAWRADDR9 net (fanout=1)        0.957   matrix_data/M_background_ram_top_address[7]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_top/Mram_ram
                                                           matrix_data/background_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.327ns (1.961ns logic, 5.366ns route)
                                                           (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  12.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.300ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.636 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.DQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X6Y14.B2           net (fanout=6)        2.398   M_seed_q_3
    SLICE_X6Y14.B            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/Mcount_M_sclk_counter_q_xor<4>111
    SLICE_X6Y14.D1           net (fanout=7)        0.563   matrix_writer/Mcount_M_sclk_counter_q_xor<4>11
    SLICE_X6Y14.D            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2_1
    SLICE_X8Y20.B1           net (fanout=9)        1.305   matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2
    SLICE_X8Y20.B            Tilo                  0.254   matrix_data/N108
                                                           matrix_writer/Mmux_col_index11
    SLICE_X8Y20.A5           net (fanout=2)        0.254   M_matrix_writer_col_index[0]
    SLICE_X8Y20.A            Tilo                  0.254   matrix_data/N108
                                                           matrix_data/M_background_ram_top_address<0>3
    RAMB8_X0Y10.ADDRAWRADDR2 net (fanout=1)        0.877   matrix_data/M_background_ram_top_address[0]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_top/Mram_ram
                                                           matrix_data/background_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.300ns (1.903ns logic, 5.397ns route)
                                                           (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  12.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_2 (FF)
  Destination:          matrix_data/background_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.285ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.634 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_2 to matrix_data/background_ram_bottom/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.CQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_2
    SLICE_X6Y14.B1           net (fanout=6)        2.094   M_seed_q_2
    SLICE_X6Y14.B            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/Mcount_M_sclk_counter_q_xor<4>111
    SLICE_X6Y14.D1           net (fanout=7)        0.563   matrix_writer/Mcount_M_sclk_counter_q_xor<4>11
    SLICE_X6Y14.D            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2_1
    SLICE_X8Y20.B1           net (fanout=9)        1.305   matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2
    SLICE_X8Y20.B            Tilo                  0.254   matrix_data/N108
                                                           matrix_writer/Mmux_col_index11
    SLICE_X8Y20.C4           net (fanout=2)        0.337   M_matrix_writer_col_index[0]
    SLICE_X8Y20.C            Tilo                  0.255   matrix_data/N108
                                                           matrix_data/M_background_ram_bottom_address<0>1
    RAMB8_X0Y11.ADDRAWRADDR2 net (fanout=1)        1.082   matrix_data/M_background_ram_bottom_address[0]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_bottom/Mram_ram
                                                           matrix_data/background_ram_bottom/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.285ns (1.904ns logic, 5.381ns route)
                                                           (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  12.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.285ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.634 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_bottom/Mram_ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X12Y26.DQ           Tcko                  0.525   M_seed_q_3
                                                            genSky/M_seed_q_3
    SLICE_X6Y14.B2            net (fanout=6)        2.398   M_seed_q_3
    SLICE_X6Y14.B             Tilo                  0.235   M_sclk_q
                                                            matrix_writer/Mcount_M_sclk_counter_q_xor<4>111
    SLICE_X6Y14.D1            net (fanout=7)        0.563   matrix_writer/Mcount_M_sclk_counter_q_xor<4>11
    SLICE_X6Y14.D             Tilo                  0.235   M_sclk_q
                                                            matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2_1
    SLICE_X5Y22.B5            net (fanout=9)        1.181   matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2
    SLICE_X5Y22.B             Tilo                  0.259   matrix_data/M_background_ram_bottom_address<9>12
                                                            matrix_writer/Mmux_row_index42
    SLICE_X5Y22.A4            net (fanout=2)        0.510   M_matrix_writer_row_index[3]
    SLICE_X5Y22.A             Tilo                  0.259   matrix_data/M_background_ram_bottom_address<9>12
                                                            matrix_data/M_background_ram_bottom_address<9>2
    RAMB8_X0Y11.ADDRAWRADDR11 net (fanout=1)        0.720   matrix_data/M_background_ram_bottom_address[9]
    RAMB8_X0Y11.CLKAWRCLK     Trcck_ADDRA           0.400   matrix_data/background_ram_bottom/Mram_ram
                                                            matrix_data/background_ram_bottom/Mram_ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.285ns (1.913ns logic, 5.372ns route)
                                                            (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  12.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.247ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.634 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_bottom/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.DQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X7Y15.A2           net (fanout=6)        2.409   M_seed_q_3
    SLICE_X7Y15.A            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                           matrix_writer/Mcount_M_led_bit_counter_q_xor<6>121
    SLICE_X7Y15.D3           net (fanout=9)        0.427   matrix_writer/Mcount_M_led_bit_counter_q_xor<6>12
    SLICE_X7Y15.D            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o1
    SLICE_X8Y20.B4           net (fanout=13)       1.040   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
    SLICE_X8Y20.B            Tilo                  0.254   matrix_data/N108
                                                           matrix_writer/Mmux_col_index11
    SLICE_X8Y20.C4           net (fanout=2)        0.337   M_matrix_writer_col_index[0]
    SLICE_X8Y20.C            Tilo                  0.255   matrix_data/N108
                                                           matrix_data/M_background_ram_bottom_address<0>1
    RAMB8_X0Y11.ADDRAWRADDR2 net (fanout=1)        1.082   matrix_data/M_background_ram_bottom_address[0]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_bottom/Mram_ram
                                                           matrix_data/background_ram_bottom/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.247ns (1.952ns logic, 5.295ns route)
                                                           (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  12.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_1 (FF)
  Destination:          matrix_data/background_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.241ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.634 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_1 to matrix_data/background_ram_bottom/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.BQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_1
    SLICE_X6Y14.B4           net (fanout=6)        1.914   M_seed_q_1
    SLICE_X6Y14.B            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/Mcount_M_sclk_counter_q_xor<4>111
    SLICE_X7Y12.B1           net (fanout=7)        1.362   matrix_writer/Mcount_M_sclk_counter_q_xor<4>11
    SLICE_X7Y12.B            Tilo                  0.259   matrix_data/M_chicken_ram_top_address[0]
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2
    SLICE_X2Y21.B5           net (fanout=16)       1.320   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o
    SLICE_X2Y21.B            Tilo                  0.235   matrix_data/M_background_ram_bottom_address[1]
                                                           matrix_writer/Mmux_col_index21
    SLICE_X2Y21.C4           net (fanout=2)        0.378   M_matrix_writer_col_index[1]
    SLICE_X2Y21.C            Tilo                  0.235   matrix_data/M_background_ram_bottom_address[1]
                                                           matrix_data/M_background_ram_bottom_address<1>
    RAMB8_X0Y11.ADDRAWRADDR3 net (fanout=1)        0.378   matrix_data/M_background_ram_bottom_address[1]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_bottom/Mram_ram
                                                           matrix_data/background_ram_bottom/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.241ns (1.889ns logic, 5.352ns route)
                                                           (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  12.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_0 (FF)
  Destination:          matrix_data/background_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.234ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.634 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_0 to matrix_data/background_ram_bottom/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.AQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_0
    SLICE_X6Y14.B3           net (fanout=13)       2.043   M_seed_q_0
    SLICE_X6Y14.B            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/Mcount_M_sclk_counter_q_xor<4>111
    SLICE_X6Y14.D1           net (fanout=7)        0.563   matrix_writer/Mcount_M_sclk_counter_q_xor<4>11
    SLICE_X6Y14.D            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2_1
    SLICE_X8Y20.B1           net (fanout=9)        1.305   matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2
    SLICE_X8Y20.B            Tilo                  0.254   matrix_data/N108
                                                           matrix_writer/Mmux_col_index11
    SLICE_X8Y20.C4           net (fanout=2)        0.337   M_matrix_writer_col_index[0]
    SLICE_X8Y20.C            Tilo                  0.255   matrix_data/N108
                                                           matrix_data/M_background_ram_bottom_address<0>1
    RAMB8_X0Y11.ADDRAWRADDR2 net (fanout=1)        1.082   matrix_data/M_background_ram_bottom_address[0]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_bottom/Mram_ram
                                                           matrix_data/background_ram_bottom/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.234ns (1.904ns logic, 5.330ns route)
                                                           (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  12.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.230ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.636 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_top/Mram_ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X12Y26.DQ           Tcko                  0.525   M_seed_q_3
                                                            genSky/M_seed_q_3
    SLICE_X7Y15.A2            net (fanout=6)        2.409   M_seed_q_3
    SLICE_X7Y15.A             Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                            matrix_writer/Mcount_M_led_bit_counter_q_xor<6>121
    SLICE_X7Y15.C2            net (fanout=9)        0.566   matrix_writer/Mcount_M_led_bit_counter_q_xor<6>12
    SLICE_X7Y15.C             Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                            matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o1_1
    SLICE_X5Y22.B1            net (fanout=9)        1.441   matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o1
    SLICE_X5Y22.B             Tilo                  0.259   matrix_data/M_background_ram_bottom_address<9>12
                                                            matrix_writer/Mmux_row_index42
    SLICE_X5Y22.C4            net (fanout=2)        0.327   M_matrix_writer_row_index[3]
    SLICE_X5Y22.C             Tilo                  0.259   matrix_data/M_background_ram_bottom_address<9>12
                                                            matrix_data/M_background_ram_top_address<9>1
    RAMB8_X0Y10.ADDRAWRADDR11 net (fanout=1)        0.526   matrix_data/M_background_ram_top_address[9]
    RAMB8_X0Y10.CLKAWRCLK     Trcck_ADDRA           0.400   matrix_data/background_ram_top/Mram_ram
                                                            matrix_data/background_ram_top/Mram_ram
    ------------------------------------------------------  ---------------------------
    Total                                           7.230ns (1.961ns logic, 5.269ns route)
                                                            (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  12.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_2 (FF)
  Destination:          matrix_data/background_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.214ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.636 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_2 to matrix_data/background_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.CQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_2
    SLICE_X6Y14.B1           net (fanout=6)        2.094   M_seed_q_2
    SLICE_X6Y14.B            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/Mcount_M_sclk_counter_q_xor<4>111
    SLICE_X7Y12.B1           net (fanout=7)        1.362   matrix_writer/Mcount_M_sclk_counter_q_xor<4>11
    SLICE_X7Y12.B            Tilo                  0.259   matrix_data/M_chicken_ram_top_address[0]
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2
    SLICE_X2Y21.B5           net (fanout=16)       1.320   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o
    SLICE_X2Y21.B            Tilo                  0.235   matrix_data/M_background_ram_bottom_address[1]
                                                           matrix_writer/Mmux_col_index21
    SLICE_X2Y21.A5           net (fanout=2)        0.203   M_matrix_writer_col_index[1]
    SLICE_X2Y21.A            Tilo                  0.235   matrix_data/M_background_ram_bottom_address[1]
                                                           matrix_data/M_background_ram_top_address<1>
    RAMB8_X0Y10.ADDRAWRADDR3 net (fanout=1)        0.346   matrix_data/M_background_ram_top_address[1]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_top/Mram_ram
                                                           matrix_data/background_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.214ns (1.889ns logic, 5.325ns route)
                                                           (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  12.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.181ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.636 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.DQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X6Y14.B2           net (fanout=6)        2.398   M_seed_q_3
    SLICE_X6Y14.B            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/Mcount_M_sclk_counter_q_xor<4>111
    SLICE_X6Y14.D1           net (fanout=7)        0.563   matrix_writer/Mcount_M_sclk_counter_q_xor<4>11
    SLICE_X6Y14.D            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2_1
    SLICE_X4Y22.B4           net (fanout=9)        1.255   matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2
    SLICE_X4Y22.B            Tilo                  0.254   matrix_data/M_background_ram_bottom_write_data[2]
                                                           matrix_writer/Mmux_row_index11
    SLICE_X4Y22.A5           net (fanout=2)        0.247   M_matrix_writer_row_index[0]
    SLICE_X4Y22.A            Tilo                  0.254   matrix_data/M_background_ram_bottom_write_data[2]
                                                           matrix_data/M_background_ram_top_address<6>1
    RAMB8_X0Y10.ADDRAWRADDR8 net (fanout=1)        0.815   matrix_data/M_background_ram_top_address[6]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_top/Mram_ram
                                                           matrix_data/background_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.181ns (1.903ns logic, 5.278ns route)
                                                           (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  12.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.173ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.636 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.DQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X7Y15.A2           net (fanout=6)        2.409   M_seed_q_3
    SLICE_X7Y15.A            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                           matrix_writer/Mcount_M_led_bit_counter_q_xor<6>121
    SLICE_X7Y15.C2           net (fanout=9)        0.566   matrix_writer/Mcount_M_led_bit_counter_q_xor<6>12
    SLICE_X7Y15.C            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o1_1
    SLICE_X5Y21.B3           net (fanout=9)        1.290   matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o1
    SLICE_X5Y21.B            Tilo                  0.259   matrix_data/N70
                                                           matrix_writer/Mmux_col_index61
    SLICE_X5Y21.A5           net (fanout=2)        0.237   M_matrix_writer_col_index[5]
    SLICE_X5Y21.A            Tilo                  0.259   matrix_data/N70
                                                           matrix_data/M_background_ram_top_address<5>
    RAMB8_X0Y10.ADDRAWRADDR7 net (fanout=1)        0.710   matrix_data/M_background_ram_top_address[5]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_top/Mram_ram
                                                           matrix_data/background_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.173ns (1.961ns logic, 5.212ns route)
                                                           (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  12.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_0 (FF)
  Destination:          matrix_data/background_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.163ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.636 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_0 to matrix_data/background_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.AQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_0
    SLICE_X6Y14.B3           net (fanout=13)       2.043   M_seed_q_0
    SLICE_X6Y14.B            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/Mcount_M_sclk_counter_q_xor<4>111
    SLICE_X7Y12.B1           net (fanout=7)        1.362   matrix_writer/Mcount_M_sclk_counter_q_xor<4>11
    SLICE_X7Y12.B            Tilo                  0.259   matrix_data/M_chicken_ram_top_address[0]
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2
    SLICE_X2Y21.B5           net (fanout=16)       1.320   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o
    SLICE_X2Y21.B            Tilo                  0.235   matrix_data/M_background_ram_bottom_address[1]
                                                           matrix_writer/Mmux_col_index21
    SLICE_X2Y21.A5           net (fanout=2)        0.203   M_matrix_writer_col_index[1]
    SLICE_X2Y21.A            Tilo                  0.235   matrix_data/M_background_ram_bottom_address[1]
                                                           matrix_data/M_background_ram_top_address<1>
    RAMB8_X0Y10.ADDRAWRADDR3 net (fanout=1)        0.346   matrix_data/M_background_ram_top_address[1]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_top/Mram_ram
                                                           matrix_data/background_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.163ns (1.889ns logic, 5.274ns route)
                                                           (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  12.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.120ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.634 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_bottom/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.DQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X6Y14.B2           net (fanout=6)        2.398   M_seed_q_3
    SLICE_X6Y14.B            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/Mcount_M_sclk_counter_q_xor<4>111
    SLICE_X6Y14.D1           net (fanout=7)        0.563   matrix_writer/Mcount_M_sclk_counter_q_xor<4>11
    SLICE_X6Y14.D            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2_1
    SLICE_X6Y21.B3           net (fanout=9)        1.068   matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2
    SLICE_X6Y21.B            Tilo                  0.235   matrix_data/N94
                                                           matrix_writer/Mmux_col_index31
    SLICE_X6Y21.C4           net (fanout=2)        0.378   M_matrix_writer_col_index[2]
    SLICE_X6Y21.C            Tilo                  0.235   matrix_data/N94
                                                           matrix_data/M_background_ram_bottom_address<2>
    RAMB8_X0Y11.ADDRAWRADDR4 net (fanout=1)        0.848   matrix_data/M_background_ram_bottom_address[2]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_bottom/Mram_ram
                                                           matrix_data/background_ram_bottom/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.120ns (1.865ns logic, 5.255ns route)
                                                           (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  12.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.120ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.636 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.DQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X7Y15.A2           net (fanout=6)        2.409   M_seed_q_3
    SLICE_X7Y15.A            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                           matrix_writer/Mcount_M_led_bit_counter_q_xor<6>121
    SLICE_X7Y15.B6           net (fanout=9)        0.179   matrix_writer/Mcount_M_led_bit_counter_q_xor<6>12
    SLICE_X7Y15.B            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_61_o1_1
    SLICE_X8Y20.B2           net (fanout=9)        1.450   matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_61_o1
    SLICE_X8Y20.B            Tilo                  0.254   matrix_data/N108
                                                           matrix_writer/Mmux_col_index11
    SLICE_X8Y20.A5           net (fanout=2)        0.254   M_matrix_writer_col_index[0]
    SLICE_X8Y20.A            Tilo                  0.254   matrix_data/N108
                                                           matrix_data/M_background_ram_top_address<0>3
    RAMB8_X0Y10.ADDRAWRADDR2 net (fanout=1)        0.877   matrix_data/M_background_ram_top_address[0]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_top/Mram_ram
                                                           matrix_data/background_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.120ns (1.951ns logic, 5.169ns route)
                                                           (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  12.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_1 (FF)
  Destination:          matrix_data/background_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.105ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.634 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_1 to matrix_data/background_ram_bottom/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.BQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_1
    SLICE_X6Y14.B4           net (fanout=6)        1.914   M_seed_q_1
    SLICE_X6Y14.B            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/Mcount_M_sclk_counter_q_xor<4>111
    SLICE_X6Y14.D1           net (fanout=7)        0.563   matrix_writer/Mcount_M_sclk_counter_q_xor<4>11
    SLICE_X6Y14.D            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2_1
    SLICE_X8Y20.B1           net (fanout=9)        1.305   matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2
    SLICE_X8Y20.B            Tilo                  0.254   matrix_data/N108
                                                           matrix_writer/Mmux_col_index11
    SLICE_X8Y20.C4           net (fanout=2)        0.337   M_matrix_writer_col_index[0]
    SLICE_X8Y20.C            Tilo                  0.255   matrix_data/N108
                                                           matrix_data/M_background_ram_bottom_address<0>1
    RAMB8_X0Y11.ADDRAWRADDR2 net (fanout=1)        1.082   matrix_data/M_background_ram_bottom_address[0]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_bottom/Mram_ram
                                                           matrix_data/background_ram_bottom/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.105ns (1.904ns logic, 5.201ns route)
                                                           (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  12.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.102ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.634 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_bottom/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.DQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X6Y14.B2           net (fanout=6)        2.398   M_seed_q_3
    SLICE_X6Y14.B            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/Mcount_M_sclk_counter_q_xor<4>111
    SLICE_X6Y14.D1           net (fanout=7)        0.563   matrix_writer/Mcount_M_sclk_counter_q_xor<4>11
    SLICE_X6Y14.D            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2_1
    SLICE_X4Y22.B4           net (fanout=9)        1.255   matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2
    SLICE_X4Y22.B            Tilo                  0.254   matrix_data/M_background_ram_bottom_write_data[2]
                                                           matrix_writer/Mmux_row_index11
    SLICE_X4Y22.C6           net (fanout=2)        0.276   M_matrix_writer_row_index[0]
    SLICE_X4Y22.C            Tilo                  0.255   matrix_data/M_background_ram_bottom_write_data[2]
                                                           matrix_data/M_background_ram_bottom_address<6>2
    RAMB8_X0Y11.ADDRAWRADDR8 net (fanout=1)        0.706   matrix_data/M_background_ram_bottom_address[6]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_bottom/Mram_ram
                                                           matrix_data/background_ram_bottom/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.102ns (1.904ns logic, 5.198ns route)
                                                           (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  12.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_bottom/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.079ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.634 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_bottom/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.DQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X7Y15.A2           net (fanout=6)        2.409   M_seed_q_3
    SLICE_X7Y15.A            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                           matrix_writer/Mcount_M_led_bit_counter_q_xor<6>121
    SLICE_X7Y15.C2           net (fanout=9)        0.566   matrix_writer/Mcount_M_led_bit_counter_q_xor<6>12
    SLICE_X7Y15.C            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o1_1
    SLICE_X5Y21.B3           net (fanout=9)        1.290   matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o1
    SLICE_X5Y21.B            Tilo                  0.259   matrix_data/N70
                                                           matrix_writer/Mmux_col_index61
    SLICE_X5Y21.C4           net (fanout=2)        0.327   M_matrix_writer_col_index[5]
    SLICE_X5Y21.C            Tilo                  0.259   matrix_data/N70
                                                           matrix_data/M_background_ram_bottom_address<5>
    RAMB8_X0Y11.ADDRAWRADDR7 net (fanout=1)        0.526   matrix_data/M_background_ram_bottom_address[5]
    RAMB8_X0Y11.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_bottom/Mram_ram
                                                           matrix_data/background_ram_bottom/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.079ns (1.961ns logic, 5.118ns route)
                                                           (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  12.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_3 (FF)
  Destination:          matrix_data/background_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.051ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.636 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_3 to matrix_data/background_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.DQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_3
    SLICE_X7Y15.A2           net (fanout=6)        2.409   M_seed_q_3
    SLICE_X7Y15.A            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                           matrix_writer/Mcount_M_led_bit_counter_q_xor<6>121
    SLICE_X7Y15.C2           net (fanout=9)        0.566   matrix_writer/Mcount_M_led_bit_counter_q_xor<6>12
    SLICE_X7Y15.C            Tilo                  0.259   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o_inv_inv
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o1_1
    SLICE_X4Y22.B6           net (fanout=9)        1.063   matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_59_o1
    SLICE_X4Y22.B            Tilo                  0.254   matrix_data/M_background_ram_bottom_write_data[2]
                                                           matrix_writer/Mmux_row_index11
    SLICE_X4Y22.A5           net (fanout=2)        0.247   M_matrix_writer_row_index[0]
    SLICE_X4Y22.A            Tilo                  0.254   matrix_data/M_background_ram_bottom_write_data[2]
                                                           matrix_data/M_background_ram_top_address<6>1
    RAMB8_X0Y10.ADDRAWRADDR8 net (fanout=1)        0.815   matrix_data/M_background_ram_top_address[6]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_top/Mram_ram
                                                           matrix_data/background_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.051ns (1.951ns logic, 5.100ns route)
                                                           (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  12.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               genSky/M_seed_q_1 (FF)
  Destination:          matrix_data/background_ram_top/Mram_ram (RAM)
  Requirement:          20.000ns
  Data Path Delay:      7.034ns (Levels of Logic = 4)
  Clock Path Skew:      0.019ns (0.636 - 0.617)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: genSky/M_seed_q_1 to matrix_data/background_ram_top/Mram_ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X12Y26.BQ          Tcko                  0.525   M_seed_q_3
                                                           genSky/M_seed_q_1
    SLICE_X6Y14.B4           net (fanout=6)        1.914   M_seed_q_1
    SLICE_X6Y14.B            Tilo                  0.235   M_sclk_q
                                                           matrix_writer/Mcount_M_sclk_counter_q_xor<4>111
    SLICE_X7Y12.B1           net (fanout=7)        1.362   matrix_writer/Mcount_M_sclk_counter_q_xor<4>11
    SLICE_X7Y12.B            Tilo                  0.259   matrix_data/M_chicken_ram_top_address[0]
                                                           matrix_writer/M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o2
    SLICE_X2Y21.B5           net (fanout=16)       1.320   M_sclk_counter_q[4]_M_led_bit_counter_q[6]_AND_64_o
    SLICE_X2Y21.B            Tilo                  0.235   matrix_data/M_background_ram_bottom_address[1]
                                                           matrix_writer/Mmux_col_index21
    SLICE_X2Y21.A5           net (fanout=2)        0.203   M_matrix_writer_col_index[1]
    SLICE_X2Y21.A            Tilo                  0.235   matrix_data/M_background_ram_bottom_address[1]
                                                           matrix_data/M_background_ram_top_address<1>
    RAMB8_X0Y10.ADDRAWRADDR3 net (fanout=1)        0.346   matrix_data/M_background_ram_top_address[1]
    RAMB8_X0Y10.CLKAWRCLK    Trcck_ADDRA           0.400   matrix_data/background_ram_top/Mram_ram
                                                           matrix_data/background_ram_top/Mram_ram
    -----------------------------------------------------  ---------------------------
    Total                                          7.034ns (1.889ns logic, 5.145ns route)
                                                           (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: matrix_data/background_ram_top/Mram_ram/CLKAWRCLK
  Logical resource: matrix_data/background_ram_top/Mram_ram/CLKAWRCLK
  Location pin: RAMB8_X0Y10.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: matrix_data/background_ram_bottom/Mram_ram/CLKAWRCLK
  Logical resource: matrix_data/background_ram_bottom/Mram_ram/CLKAWRCLK
  Location pin: RAMB8_X0Y11.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: matrix_data/chicken_ram_top/Mram_ram/CLKAWRCLK
  Logical resource: matrix_data/chicken_ram_top/Mram_ram/CLKAWRCLK
  Location pin: RAMB8_X0Y5.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: matrix_data/chicken_ram_bottom/Mram_ram/CLKAWRCLK
  Logical resource: matrix_data/chicken_ram_bottom/Mram_ram/CLKAWRCLK
  Location pin: RAMB8_X0Y4.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_matrix_writer_blue1/CLK0
  Logical resource: matrix_writer/M_rgb_data_q_5/CK0
  Location pin: OLOGIC_X0Y4.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_matrix_writer_blue0/CLK0
  Logical resource: matrix_writer/M_rgb_data_q_2/CK0
  Location pin: OLOGIC_X0Y5.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_matrix_writer_green1/CLK0
  Logical resource: matrix_writer/M_rgb_data_q_4/CK0
  Location pin: OLOGIC_X1Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_matrix_writer_green0/CLK0
  Logical resource: matrix_writer/M_rgb_data_q_1/CK0
  Location pin: OLOGIC_X1Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_matrix_writer_red1/CLK0
  Logical resource: matrix_writer/M_rgb_data_q_3/CK0
  Location pin: OLOGIC_X6Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_matrix_writer_red0/CLK0
  Logical resource: matrix_writer/M_rgb_data_q_0/CK0
  Location pin: OLOGIC_X6Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: rightbutton_cond/M_sync_out/CLK
  Logical resource: startbutton_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: rightbutton_cond/M_sync_out/CLK
  Logical resource: leftbutton_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: rightbutton_cond/M_sync_out/CLK
  Logical resource: rightbutton_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X0Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[3]/CLK
  Logical resource: startbutton_cond/M_ctr_q_0/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[3]/CLK
  Logical resource: startbutton_cond/M_ctr_q_1/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[3]/CLK
  Logical resource: startbutton_cond/M_ctr_q_2/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[3]/CLK
  Logical resource: startbutton_cond/M_ctr_q_3/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[7]/CLK
  Logical resource: startbutton_cond/M_ctr_q_4/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[7]/CLK
  Logical resource: startbutton_cond/M_ctr_q_5/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[7]/CLK
  Logical resource: startbutton_cond/M_ctr_q_6/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[7]/CLK
  Logical resource: startbutton_cond/M_ctr_q_7/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[11]/CLK
  Logical resource: startbutton_cond/M_ctr_q_8/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[11]/CLK
  Logical resource: startbutton_cond/M_ctr_q_9/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[11]/CLK
  Logical resource: startbutton_cond/M_ctr_q_10/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[11]/CLK
  Logical resource: startbutton_cond/M_ctr_q_11/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[15]/CLK
  Logical resource: startbutton_cond/M_ctr_q_12/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[15]/CLK
  Logical resource: startbutton_cond/M_ctr_q_13/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[15]/CLK
  Logical resource: startbutton_cond/M_ctr_q_14/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: startbutton_cond/M_ctr_q[15]/CLK
  Logical resource: startbutton_cond/M_ctr_q_15/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.743|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9621 paths, 0 nets, and 2278 connections

Design statistics:
   Minimum period:   7.743ns{1}   (Maximum frequency: 129.149MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 06 14:10:17 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4560 MB



