#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Feb 19 15:45:45 2019
# Process ID: 28013
# Current directory: /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/synth_1
# Command line: vivado -log test_bench.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_bench.tcl
# Log file: /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/synth_1/test_bench.vds
# Journal file: /home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source test_bench.tcl -notrace
Command: synth_design -top test_bench -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28132 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1080.789 ; gain = 158.086 ; free physical = 766 ; free virtual = 3640
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_bench' [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/imports/COL216/testbench.vhf:19]
INFO: [Synth 8-638] synthesizing module 'processor' [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/imports/COL216/circuit.vhf:29]
WARNING: [Synth 8-614] signal 'initial_address' is read in the process but is not in the sensitivity list [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/imports/COL216/circuit.vhf:125]
INFO: [Synth 8-256] done synthesizing module 'processor' (1#1) [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/imports/COL216/circuit.vhf:29]
INFO: [Synth 8-3491] module 'rom_program_memory' declared at '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/synth_1/.Xil/Vivado-28013-kosi/realtime/rom_program_memory_stub.v:6' bound to instance 'program_memory' of component 'rom_program_memory' [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/imports/COL216/testbench.vhf:73]
INFO: [Synth 8-638] synthesizing module 'rom_program_memory' [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/synth_1/.Xil/Vivado-28013-kosi/realtime/rom_program_memory_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom_program_memory' (2#1) [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/synth_1/.Xil/Vivado-28013-kosi/realtime/rom_program_memory_stub.v:6]
INFO: [Synth 8-3491] module 'ram_data_memory' declared at '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/synth_1/.Xil/Vivado-28013-kosi/realtime/ram_data_memory_stub.v:6' bound to instance 'data_memory' of component 'ram_data_memory' [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/imports/COL216/testbench.vhf:78]
INFO: [Synth 8-638] synthesizing module 'ram_data_memory' [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/synth_1/.Xil/Vivado-28013-kosi/realtime/ram_data_memory_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_data_memory' (3#1) [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/synth_1/.Xil/Vivado-28013-kosi/realtime/ram_data_memory_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/imports/COL216_assn_5/debouncer.vhf:14]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/imports/COL216_assn_5/clock_divider.vhf:13]
WARNING: [Synth 8-614] signal 'p' is read in the process but is not in the sensitivity list [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/imports/COL216_assn_5/clock_divider.vhf:20]
WARNING: [Synth 8-614] signal 'temp' is read in the process but is not in the sensitivity list [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/imports/COL216_assn_5/clock_divider.vhf:20]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (4#1) [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/imports/COL216_assn_5/clock_divider.vhf:13]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (5#1) [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/imports/COL216_assn_5/debouncer.vhf:14]
INFO: [Synth 8-256] done synthesizing module 'test_bench' (6#1) [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/imports/COL216/testbench.vhf:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1122.258 ; gain = 199.555 ; free physical = 722 ; free virtual = 3598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1122.258 ; gain = 199.555 ; free physical = 722 ; free virtual = 3598
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ram_data_memory' instantiated as 'data_memory' [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/imports/COL216/testbench.vhf:78]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'rom_program_memory' instantiated as 'program_memory' [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/imports/COL216/testbench.vhf:73]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/synth_1/.Xil/Vivado-28013-kosi/dcp/rom_program_memory_in_context.xdc] for cell 'program_memory'
Finished Parsing XDC File [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/synth_1/.Xil/Vivado-28013-kosi/dcp/rom_program_memory_in_context.xdc] for cell 'program_memory'
Parsing XDC File [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/synth_1/.Xil/Vivado-28013-kosi/dcp_2/ram_data_memory_in_context.xdc] for cell 'data_memory'
Finished Parsing XDC File [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/synth_1/.Xil/Vivado-28013-kosi/dcp_2/ram_data_memory_in_context.xdc] for cell 'data_memory'
Parsing XDC File [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/constrs_1/imports/COL216_assn_5/assn_6.xdc]
Finished Parsing XDC File [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/constrs_1/imports/COL216_assn_5/assn_6.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/constrs_1/imports/COL216_assn_5/assn_6.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_bench_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_bench_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1441.973 ; gain = 0.000 ; free physical = 507 ; free virtual = 3425
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'data_memory' at clock pin 'clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1441.973 ; gain = 519.270 ; free physical = 505 ; free virtual = 3423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1441.973 ; gain = 519.270 ; free physical = 505 ; free virtual = 3423
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:43 . Memory (MB): peak = 1441.973 ; gain = 519.270 ; free physical = 505 ; free virtual = 3423
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "write_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Z_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Z_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_decoded" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exec_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "p" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.srcs/sources_1/imports/COL216_assn_5/clock_divider.vhf:18]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:44 . Memory (MB): peak = 1441.973 ; gain = 519.270 ; free physical = 489 ; free virtual = 3408
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 19    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   5 Input     32 Bit        Muxes := 16    
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 50    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_bench 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 16    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   5 Input     32 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 47    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "debounce1/clock_div/p" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounce1/clock_div/temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounce2/clock_div/p" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounce2/clock_div/temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounce3/clock_div/p" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "debounce3/clock_div/temp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:13 . Memory (MB): peak = 1441.973 ; gain = 519.270 ; free physical = 423 ; free virtual = 3409
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:28 . Memory (MB): peak = 1441.973 ; gain = 519.270 ; free physical = 360 ; free virtual = 3366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:41 . Memory (MB): peak = 1520.738 ; gain = 598.035 ; free physical = 272 ; free virtual = 3278
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:43 . Memory (MB): peak = 1520.738 ; gain = 598.035 ; free physical = 268 ; free virtual = 3274
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:45 . Memory (MB): peak = 1520.738 ; gain = 598.035 ; free physical = 261 ; free virtual = 3267
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:45 . Memory (MB): peak = 1520.738 ; gain = 598.035 ; free physical = 261 ; free virtual = 3267
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:45 . Memory (MB): peak = 1520.738 ; gain = 598.035 ; free physical = 251 ; free virtual = 3265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:45 . Memory (MB): peak = 1520.738 ; gain = 598.035 ; free physical = 251 ; free virtual = 3265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:46 . Memory (MB): peak = 1520.738 ; gain = 598.035 ; free physical = 243 ; free virtual = 3265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:46 . Memory (MB): peak = 1520.738 ; gain = 598.035 ; free physical = 239 ; free virtual = 3264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |rom_program_memory |         1|
|2     |ram_data_memory    |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |ram_data_memory    |     1|
|2     |rom_program_memory |     1|
|3     |BUFG               |     1|
|4     |CARRY4             |    96|
|5     |LUT1               |   239|
|6     |LUT2               |   175|
|7     |LUT3               |    57|
|8     |LUT4               |    85|
|9     |LUT5               |   129|
|10    |LUT6               |   800|
|11    |MUXF7              |    14|
|12    |MUXF8              |     1|
|13    |FDCE               |   515|
|14    |FDPE               |     3|
|15    |FDRE               |   103|
|16    |LD                 |     3|
|17    |LDC                |     3|
|18    |IBUF               |    20|
|19    |OBUF               |    16|
+------+-------------------+------+

Report Instance Areas: 
+------+--------------+----------------+------+
|      |Instance      |Module          |Cells |
+------+--------------+----------------+------+
|1     |top           |                |  2324|
|2     |  cpu         |processor       |  1900|
|3     |  debounce1   |debouncer       |    84|
|4     |    clock_div |clock_divider_3 |    83|
|5     |  debounce2   |debouncer_0     |    84|
|6     |    clock_div |clock_divider_2 |    83|
|7     |  debounce3   |debouncer_1     |    94|
|8     |    clock_div |clock_divider   |    83|
+------+--------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:46 . Memory (MB): peak = 1520.738 ; gain = 598.035 ; free physical = 239 ; free virtual = 3264
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:21 . Memory (MB): peak = 1520.738 ; gain = 187.234 ; free physical = 269 ; free virtual = 3264
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:46 . Memory (MB): peak = 1520.746 ; gain = 598.043 ; free physical = 271 ; free virtual = 3267
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 122 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'test_bench' is not ideal for floorplanning, since the cellview 'processor' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 3 instances
  LDC => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:38 . Memory (MB): peak = 1520.746 ; gain = 519.539 ; free physical = 225 ; free virtual = 3222
INFO: [Common 17-1381] The checkpoint '/home/dual/cs5170403/COL216/COL216_assn_5/COL216_assn_5.runs/synth_1/test_bench.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:01 . Memory (MB): peak = 1544.750 ; gain = 0.000 ; free physical = 194 ; free virtual = 3199
INFO: [Common 17-206] Exiting Vivado at Tue Feb 19 15:48:01 2019...
