Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Sep 01 18:12:17 2017
| Host         : TELOPS212 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/startup/fir_00251_proc_325_startup_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_00251_proc_startup
| Device       : 7k325tfbg676-1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------+-----------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                        Instance                       |                           Module                          | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-------------------------------------------------------+-----------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_startup                                |                                                     (top) |      96389 |      88071 |    2484 | 5834 | 160088 |    346 |    121 |          188 |
|   (fir_00251_proc_startup)                            |                                                     (top) |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   U1                                                  |                                   fir_00251_proc_isc0207A |      96389 |      88071 |    2484 | 5834 | 160088 |    346 |    121 |          188 |
|     ACQ                                               |                                        fir_00251_proc_acq |      88300 |      80176 |    2308 | 5816 | 145413 |    330 |    107 |          164 |
|       (ACQ)                                           |                                        fir_00251_proc_acq |         58 |         58 |       0 |    0 |      0 |      0 |      0 |            0 |
|       BD                                              |                                                bd_wrapper |      29617 |      26219 |    2296 | 1102 |  28547 |     56 |     27 |            5 |
|         core_wrapper_i                                |                                              core_wrapper |      29617 |      26219 |    2296 | 1102 |  28547 |     56 |     27 |            5 |
|           (core_wrapper_i)                            |                                              core_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           core_i                                      |                                                      core |      29617 |      26219 |    2296 | 1102 |  28547 |     56 |     27 |            5 |
|       BUF_MNG                                         |                                                 Buffering |       2347 |       2347 |       0 |    0 |   4108 |      4 |      1 |           13 |
|         (BUF_MNG)                                     |                                                 Buffering |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         BUF_CTRL                                      |                                            Buffering_Ctrl |         51 |         51 |       0 |    0 |   1004 |      0 |      0 |            0 |
|           (BUF_CTRL)                                  |                                            Buffering_Ctrl |         51 |         51 |       0 |    0 |    370 |      0 |      0 |            0 |
|           U0A                                         |                                           sync_reset__219 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1A                                         |                                     double_sync_vector__3 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U2A                                         |                        double_sync_vector__parameterized1 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U2B                                         |                                     double_sync_vector__4 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U2C                                         |                        double_sync_vector__parameterized4 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U2D                                         |                        double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |     62 |      0 |      0 |            0 |
|           U2E                                         |                        double_sync_vector__parameterized8 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U2F                                         |                       double_sync_vector__parameterized10 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U2G                                         |                       double_sync_vector__parameterized12 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U2H                                         |                                        double_sync_vector |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U2I                                         |                       double_sync_vector__parameterized15 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U2J                                         |                       double_sync_vector__parameterized17 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U2K                                         |                       double_sync_vector__parameterized19 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U2L                                         |                       double_sync_vector__parameterized21 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U2M                                         |                       double_sync_vector__parameterized23 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U2N                                         |                       double_sync_vector__parameterized25 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U2O                                         |                       double_sync_vector__parameterized27 |          0 |          0 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U3A                                         |                                           double_sync__28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3B                                         |                                           double_sync__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3C                                         |                                           double_sync__30 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3D                                         |                                           double_sync__31 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         FSM                                           |                                             BUFFERING_FSM |        978 |        978 |       0 |    0 |    796 |      0 |      0 |           13 |
|           (FSM)                                       |                                             BUFFERING_FSM |        978 |        978 |       0 |    0 |    792 |      0 |      0 |           13 |
|           WL_sync                                     |                                           double_sync__27 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst_sync_reset                             |                                           sync_reset__218 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                            axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                         ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                           |                                       moi_source_selector |          4 |          4 |       0 |    0 |     11 |      0 |      0 |            0 |
|           (U10)                                       |                                       moi_source_selector |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__217 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                          |                                           double_sync__26 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                           |                                        axil32_to_native96 |         39 |         39 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U11)                                       |                                        axil32_to_native96 |         39 |         39 |       0 |    0 |     50 |      0 |      0 |            0 |
|           sync_reset_inst                             |                                           sync_reset__216 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U16                                           |                                          axis64_hole_sync |        111 |        111 |       0 |    0 |    213 |      0 |      0 |            0 |
|           (U16)                                       |                                          axis64_hole_sync |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__215 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                          |                                                axis64_reg |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0               |                                     axis64_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U2                                            |                                          axis64_sw_2_1__1 |        357 |        357 |       0 |    0 |    578 |      0 |      0 |            0 |
|           (U2)                                        |                                          axis64_sw_2_1__1 |         62 |         62 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__250 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0               |                                  axis64_img_boundaries__5 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done1               |                                  axis64_img_boundaries__4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           reg_gen.S0                                  |                                             axis64_reg__9 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           reg_gen.S1                                  |                                             axis64_reg__8 |         79 |         79 |       0 |    0 |    153 |      0 |      0 |            0 |
|           reg_gen.S_out                               |                                             axis64_reg__7 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|         U20                                           |                                         axis64_tid_gen__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (U20)                                       |                                         axis64_tid_gen__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                           sync_resetn__37 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U21                                           |                                       axis16_merge_axis64 |         31 |         31 |       0 |    0 |    105 |      0 |      0 |            0 |
|           U1                                          |                                    ip_axis16_merge_axis64 |         31 |         31 |       0 |    0 |    105 |      0 |      0 |            0 |
|         U22                                           |                                            axis64_tid_gen |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (U22)                                       |                                            axis64_tid_gen |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                           sync_resetn__27 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                             axis64_sw_2_1 |        384 |        384 |       0 |    0 |    632 |      0 |      0 |            0 |
|           (U3)                                        |                                             axis64_sw_2_1 |         62 |         62 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__214 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0               |                                  axis64_img_boundaries__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done1               |                                  axis64_img_boundaries__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           reg_gen.S0                                  |                                             axis64_reg__4 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           reg_gen.S1                                  |                                             axis64_reg__5 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           reg_gen.S_out                               |                                             axis64_reg__6 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|         U4                                            |                                          buffer_table_ram |          2 |          2 |       0 |    0 |      0 |      3 |      0 |            0 |
|           U0                                          |                       buffer_table_ram_blk_mem_gen_v8_3_4 |          2 |          2 |       0 |    0 |      0 |      3 |      0 |            0 |
|         U5                                            |                                             axis64_sw_1_2 |        324 |        324 |       0 |    0 |    628 |      0 |      0 |            0 |
|           (U5)                                        |                                             axis64_sw_1_2 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__213 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0               |                                  axis64_img_boundaries__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           reg.S0                                      |                                             axis64_reg__2 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           reg.S1                                      |                                             axis64_reg__3 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|           reg.S_in                                    |                                             axis64_reg__1 |        106 |        106 |       0 |    0 |    207 |      0 |      0 |            0 |
|         U7                                            |                                         shift_registers_x |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                            |                                      t_axi4_stream64_fifo |         51 |         51 |       0 |    0 |     75 |      1 |      1 |            0 |
|           (U8)                                        |                                      t_axi4_stream64_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           sgen_d128.t_axi4_stream64_sfifo_d128_inst   |                                t_axi4_stream64_sfifo_d128 |         49 |         49 |       0 |    0 |     74 |      1 |      1 |            0 |
|         U9                                            |                                            axis64_img_sof |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U9)                                        |                                            axis64_img_sof |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                           sync_resetn__25 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       BULK_USART                                      |                                                     USART |        496 |        496 |       0 |    0 |    725 |      2 |      0 |            0 |
|         (BULK_USART)                                  |                                                     USART |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                  USART_TX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U10                                           |                                                RX_COUNTER |         51 |         51 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U10)                                       |                                                RX_COUNTER |         50 |         50 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1A                                         |                                            double_sync__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_resetn_inst                            |                                            sync_resetn__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                           |                                                usart_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                        |                             usart_mmcm_usart_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                            |                                            usart_mmcm_rst |          9 |          9 |       0 |    0 |     17 |      0 |      0 |            0 |
|           (U2)                                        |                                            usart_mmcm_rst |          9 |          9 |       0 |    0 |     15 |      0 |      0 |            0 |
|           U1                                          |                                            sync_reset__36 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                             USART_TO_AXIS |         54 |         54 |       0 |    0 |     58 |      0 |      0 |            0 |
|           (U3)                                        |                                             USART_TO_AXIS |         53 |         53 |       0 |    0 |     56 |      0 |      0 |            0 |
|           sync_resetn_inst                            |                                            sync_resetn__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                           t_axi4_stream32_fifo__xdcDup__1 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|           agen_d15.t_axi4_stream32_afifo_d512_inst    |                            t_axi4_stream32_afifo_d512_HD2 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|         U6                                            |                                             AXIS_TO_USART |        109 |        109 |       0 |    0 |     68 |      0 |      0 |            0 |
|           (U6)                                        |                                             AXIS_TO_USART |        108 |        108 |       0 |    0 |     66 |      0 |      0 |            0 |
|           sync_resetn_inst                            |                                            sync_resetn__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                      t_axi4_stream32_fifo |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|           (U7)                                        |                                      t_axi4_stream32_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_d15.t_axi4_stream32_afifo_d512_inst    |                                t_axi4_stream32_afifo_d512 |         90 |         90 |       0 |    0 |    177 |      1 |      0 |            0 |
|         U8                                            |                                                  USART_RX |         23 |         23 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U8)                                        |                                                  USART_RX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|           sync_resetn_inst                            |                                            sync_resetn__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                            |                                                Usart_Ctrl |         48 |         48 |       0 |    0 |    171 |      0 |      0 |            0 |
|           (U9)                                        |                                                Usart_Ctrl |         35 |         35 |       0 |    0 |     62 |      0 |      0 |            0 |
|           U0A                                         |                                            sync_resetn__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1A                                         |                                            double_sync__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                         |                                            double_sync__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                         |                                            double_sync__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                         |                       double_sync_vector__parameterized29 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           U3A                                         |                       double_sync_vector__parameterized31 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           U3B                                         |                                     double_sync_vector__1 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U3C                                         |                       double_sync_vector__parameterized34 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           U4A                                         |                                             gh_stretch__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U4B                                         |                                             gh_stretch__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U4C                                         |                                                gh_stretch |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|       CALIB                                           |                                               calibration |      46147 |      41586 |       0 | 4561 |  96827 |    251 |     57 |          145 |
|         (CALIB)                                       |                                               calibration |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U10                                           |                                             axis32_sw_2_1 |         58 |         58 |       0 |    0 |     58 |      0 |      0 |            0 |
|           (U10)                                       |                                             axis32_sw_2_1 |         58 |         58 |       0 |    0 |     56 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__107 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                           |                                        axis32_auto_sw_1_2 |         14 |         14 |       0 |    0 |    157 |      0 |      0 |            0 |
|           (U11)                                       |                                        axis32_auto_sw_1_2 |         13 |         13 |       0 |    0 |    155 |      0 |      0 |            0 |
|           U1                                          |                                           sync_resetn__14 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U12                                           |                                        axis32_auto_sw_2_1 |         36 |         36 |       0 |    0 |     58 |      0 |      0 |            0 |
|           (U12)                                       |                                        axis32_auto_sw_2_1 |         36 |         36 |       0 |    0 |     56 |      0 |      0 |            0 |
|           U1                                          |                                            sync_reset__58 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                           |                      t_axi4_stream32_fifo__parameterized2 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|           sgen_d1024.t_axi4_stream32_sfifo_d1024_inst |                         t_axi4_stream32_sfifo_d1024_HD488 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|         U15                                           |                      t_axi4_stream32_fifo__parameterized4 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|           sgen_d1024.t_axi4_stream32_sfifo_d1024_inst |                         t_axi4_stream32_sfifo_d1024_HD526 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|         U17                                           |                                        calibration_common |       1553 |       1553 |       0 |    0 |   7185 |      0 |      1 |            1 |
|           (U17)                                       |                                        calibration_common |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           CONFIG                                      |                                              calib_config |        188 |        188 |       0 |    0 |   3574 |      0 |      0 |            0 |
|           RAM                                         |                                           calib_param_ram |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|           SEL                                         |                                           calib_block_sel |        808 |        808 |       0 |    0 |   1852 |      0 |      0 |            0 |
|           SEQ                                         |                                     calib_param_sequencer |        122 |        122 |       0 |    0 |   1025 |      0 |      0 |            0 |
|           U1                                          |                                       calib_fast_hder_gen |         96 |         96 |       0 |    0 |    240 |      0 |      0 |            0 |
|           U2                                          |                                           ddr_aoi_add_gen |        102 |        102 |       0 |    0 |    197 |      0 |      0 |            1 |
|           U3                                          |                                     axis32_hder_extractor |         39 |         39 |       0 |    0 |     84 |      0 |      0 |            0 |
|           U36                                         |                                          calib_status_gen |        186 |        186 |       0 |    0 |    164 |      0 |      0 |            0 |
|           U47                                         |                                       axil32_to_native__6 |         10 |         10 |       0 |    0 |     49 |      0 |      0 |            0 |
|         U19                                           |                                                       AEC |        488 |        488 |       0 |    0 |   1149 |      4 |      0 |            0 |
|           (U19)                                       |                                                       AEC |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                          |                                                  AEC_Ctrl |        111 |        111 |       0 |    0 |    539 |      0 |      0 |            0 |
|           U3                                          |                                                AEC_CUMSUM |        110 |        110 |       0 |    0 |    264 |      0 |      0 |            0 |
|           U4                                          |                                 histogram_axis_tmi_4pix_0 |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|         U2                                            |                      t_axi4_stream64_fifo__parameterized1 |         48 |         48 |       0 |    0 |    112 |      1 |      1 |            0 |
|           agen_d16.t_axi4_stream64_afifo_d16_inst     |                                 t_axi4_stream64_afifo_d16 |         48 |         48 |       0 |    0 |    112 |      1 |      1 |            0 |
|         U20                                           |                      t_axi4_stream64_fifo__parameterized3 |         48 |         48 |       0 |    0 |    112 |      1 |      1 |            0 |
|           agen_d16.t_axi4_stream64_afifo_d16_inst     |                           t_axi4_stream64_afifo_d16_HD605 |         48 |         48 |       0 |    0 |    112 |      1 |      1 |            0 |
|         U22                                           |                            axis32_merge_axis64__xdcDup__1 |         36 |         36 |       0 |    0 |    158 |      0 |      0 |            0 |
|           U1                                          |                                    ip_axis32_merge_axis64 |         36 |         36 |       0 |    0 |    158 |      0 |      0 |            0 |
|         U25                                           |                                    badpixel_replacer64__1 |        177 |        177 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U25)                                       |                                    badpixel_replacer64__1 |        176 |        176 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U0                                          |                                           sync_resetn__13 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                           |                                       badpixel_replacer64 |        177 |        177 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U26)                                       |                                       badpixel_replacer64 |        176 |        176 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U0                                          |                                           sync_resetn__10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U27                                           |                                     axis64_hder_extractor |         31 |         31 |       0 |    0 |     70 |      0 |      0 |            0 |
|           (U27)                                       |                                     axis64_hder_extractor |         31 |         31 |       0 |    0 |     68 |      0 |      0 |            0 |
|           r0                                          |                                            sync_reset__56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                            axis32_merge_axis64__xdcDup__2 |         42 |         42 |       0 |    0 |    165 |      0 |      0 |            0 |
|           U1                                          |                              ip_axis32_merge_axis64_HD760 |         42 |         42 |       0 |    0 |    165 |      0 |      0 |            0 |
|         U7                                            |                                             axis32_sw_1_2 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U7)                                        |                                             axis32_sw_1_2 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                            sync_reset__55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                            |                      t_axi4_stream64_fifo__parameterized5 |         48 |         48 |       0 |    0 |    112 |      1 |      1 |            0 |
|           agen_d16.t_axi4_stream64_afifo_d16_inst     |                           t_axi4_stream64_afifo_d16_HD656 |         48 |         48 |       0 |    0 |    112 |      1 |      1 |            0 |
|         U9                                            |                                        axis_64_to_32_wrap |         41 |         41 |       0 |    0 |    160 |      0 |      0 |            0 |
|           U1                                          |                                             axis_64_to_32 |         41 |         41 |       0 |    0 |    160 |      0 |      0 |            0 |
|         gen_cal_2ch.CORE_0                            |                               calibration_core__xdcDup__1 |      21782 |      19455 |       0 | 2327 |  43761 |    121 |     27 |           72 |
|           (gen_cal_2ch.CORE_0)                        |                               calibration_core__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                            FCC__xdcDup__1 |        941 |        813 |       0 |  128 |   2076 |      3 |      3 |            6 |
|           U10                                         |                                            axis32_hole__5 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U11                                         |                                            axis32_hole__6 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U12                                         |                axis_fi32tofp32__parameterized1__xdcDup__1 |        174 |        145 |       0 |   29 |    307 |      0 |      0 |            0 |
|           U13                                         |                                          ddr_data_decoder |         19 |         19 |       0 |    0 |     92 |      0 |      0 |            0 |
|           U14                                         |                                axis_fi32tofp32__xdcDup__2 |        209 |        188 |       0 |   21 |    345 |      0 |      0 |            0 |
|           U15                                         |                           t_axi4_stream16_fifo__xdcDup__1 |         38 |         38 |       0 |    0 |     81 |      0 |      1 |            0 |
|           U16                                         |               param_fifo_block__parameterized3__xdcDup__1 |         96 |         96 |       0 |    0 |    240 |      1 |      2 |            0 |
|           U17                                         |                                axis16_reg_wrap__xdcDup__1 |         21 |         21 |       0 |    0 |     55 |      0 |      0 |            0 |
|           U18                                         |                                axis16_reg_wrap__xdcDup__2 |         21 |         21 |       0 |    0 |     55 |      0 |      0 |            0 |
|           U19                                         |                            t_axi4_stream8_fifo__xdcDup__1 |         68 |         68 |       0 |    0 |     91 |      0 |      1 |            0 |
|           U2                                          |                                            FSU__xdcDup__1 |       3659 |       3208 |       0 |  451 |   7442 |     10 |      7 |           14 |
|           U20                                         |                                            pixel_bpr_flag |          6 |          6 |       0 |    0 |     24 |      0 |      0 |            0 |
|           U22                                         |                                axis_fp32tofi32__xdcDup__1 |        202 |        193 |       0 |    9 |    319 |      0 |      0 |            0 |
|           U23                                         |                                         axis_fi32tou16__4 |         31 |         31 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U24                                         |                                            pixel_bad_repl |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|           U26                                         |                                               axis32_hole |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U27                                         |                                 axis32_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U28                                         |                                             axis32_sw_3_1 |         45 |         45 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U29                                         |                                axis_fp32tofi32__xdcDup__2 |        201 |        193 |       0 |    8 |    319 |      0 |      0 |            0 |
|           U3                                          |                                            NLC__xdcDup__1 |       7599 |       6779 |       0 |  820 |  15373 |     47 |      7 |           28 |
|           U30                                         |                                            axis_fi32tou16 |         31 |         31 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U34                                         |                                fp32_axis_mult__xdcDup__15 |        166 |        133 |       0 |   33 |    370 |      0 |      0 |            2 |
|           U35                                         |                                          native_to_axis32 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U39                                         |                                     pixel_saturation_flag |         13 |         13 |       0 |    0 |     23 |      0 |      0 |            0 |
|           U4                                          |                                            RQC__xdcDup__1 |       5749 |       5141 |       0 |  608 |  11583 |     55 |      3 |           20 |
|           U40                                         |                                     pixel_saturation_repl |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|           U42                                         |                                        video_data_handler |         26 |         26 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U45                                         |                                axis_fp32tofi32__xdcDup__3 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U46                                         |                                   param16_fifo__xdcDup__1 |         79 |         79 |       0 |    0 |    207 |      1 |      1 |            0 |
|           U49                                         |         t_axi4_stream32_fifo__parameterized102__xdcDup__1 |         44 |         44 |       0 |    0 |     70 |      0 |      0 |            0 |
|           U5                                          |                                            CFF__xdcDup__1 |       1370 |       1245 |       0 |  125 |   2684 |      3 |      2 |            2 |
|           U55                                         |                                            gh_edge_det__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                          |                                axis32_fanout2__xdcDup__14 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                          |                                axis32_fanout2__xdcDup__15 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                          |                               fp32_axis_divide__xdcDup__4 |        902 |        805 |       0 |   97 |   1616 |      0 |      0 |            0 |
|           data_fifo                                   |         t_axi4_stream32_fifo__parameterized108__xdcDup__1 |         44 |         44 |       0 |    0 |    111 |      1 |      0 |            0 |
|         gen_cal_2ch.CORE_1                            |                                          calibration_core |      21452 |      19215 |       0 | 2237 |  43246 |    121 |     24 |           72 |
|           (gen_cal_2ch.CORE_1)                        |                                          calibration_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                       FCC |        927 |        800 |       0 |  127 |   2032 |      3 |      2 |            6 |
|           U10                                         |                                            axis32_hole__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U11                                         |                                            axis32_hole__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U12                                         |                           axis_fi32tofp32__parameterized1 |        174 |        145 |       0 |   29 |    307 |      0 |      0 |            0 |
|           U13                                         |                                       ddr_data_decoder__2 |         19 |         19 |       0 |    0 |     92 |      0 |      0 |            0 |
|           U14                                         |                                           axis_fi32tofp32 |        207 |        188 |       0 |   19 |    341 |      0 |      0 |            0 |
|           U15                                         |                                      t_axi4_stream16_fifo |         38 |         38 |       0 |    0 |     81 |      0 |      1 |            0 |
|           U16                                         |                          param_fifo_block__parameterized3 |         96 |         96 |       0 |    0 |    237 |      1 |      1 |            0 |
|           U17                                         |                                axis16_reg_wrap__xdcDup__3 |         21 |         21 |       0 |    0 |     55 |      0 |      0 |            0 |
|           U18                                         |                                           axis16_reg_wrap |         20 |         20 |       0 |    0 |     53 |      0 |      0 |            0 |
|           U19                                         |                                       t_axi4_stream8_fifo |         68 |         68 |       0 |    0 |     91 |      0 |      1 |            0 |
|           U2                                          |                                                       FSU |       3610 |       3180 |       0 |  430 |   7340 |     10 |      7 |           14 |
|           U20                                         |                                         pixel_bpr_flag__2 |          6 |          6 |       0 |    0 |     24 |      0 |      0 |            0 |
|           U22                                         |                                axis_fp32tofi32__xdcDup__4 |        201 |        193 |       0 |    8 |    319 |      0 |      0 |            0 |
|           U23                                         |                                         axis_fi32tou16__2 |         30 |         30 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U24                                         |                                         pixel_bad_repl__3 |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|           U26                                         |                                            axis32_hole__4 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U27                                         |                                axis32_fanout2__xdcDup__16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U28                                         |                                          axis32_sw_3_1__2 |         45 |         45 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U29                                         |                                axis_fp32tofi32__xdcDup__5 |        201 |        193 |       0 |    8 |    319 |      0 |      0 |            0 |
|           U3                                          |                                                       NLC |       7489 |       6696 |       0 |  793 |  15221 |     47 |      6 |           28 |
|           U30                                         |                                         axis_fi32tou16__3 |         30 |         30 |       0 |    0 |     46 |      0 |      0 |            0 |
|           U34                                         |                                fp32_axis_mult__xdcDup__35 |        156 |        128 |       0 |   28 |    347 |      0 |      0 |            2 |
|           U35                                         |                                      native_to_axis32__68 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U39                                         |                                  pixel_saturation_flag__2 |         13 |         13 |       0 |    0 |     23 |      0 |      0 |            0 |
|           U4                                          |                                                       RQC |       5645 |       5051 |       0 |  594 |  11475 |     55 |      3 |           20 |
|           U40                                         |                                  pixel_saturation_repl__2 |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|           U42                                         |                                     video_data_handler__2 |         26 |         26 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U45                                         |                                           axis_fp32tofi32 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U46                                         |                                              param16_fifo |         79 |         79 |       0 |    0 |    206 |      1 |      1 |            0 |
|           U49                                         |                    t_axi4_stream32_fifo__parameterized102 |         44 |         44 |       0 |    0 |     70 |      0 |      0 |            0 |
|           U5                                          |                                                       CFF |       1345 |       1231 |       0 |  114 |   2640 |      3 |      2 |            2 |
|           U55                                         |                                            gh_edge_det__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U7                                          |                                axis32_fanout2__xdcDup__29 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U8                                          |                                            axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U9                                          |                                          fp32_axis_divide |        884 |        797 |       0 |   87 |   1592 |      0 |      0 |            0 |
|           data_fifo                                   |                    t_axi4_stream32_fifo__parameterized108 |         44 |         44 |       0 |    0 |    111 |      1 |      0 |            0 |
|         gen_cal_2ch.U16                               |                                      axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                   ip_axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         gen_cal_2ch.U23                               |                          axis16_combine_axis32__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                          ip_axis16_combine_axis32_HD18229 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         gen_cal_2ch.U5                                |                                       axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                    ip_axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         gen_cal_2ch.U6                                |                                     axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                  ip_axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|       EHDRI                                           |                                            EHDRI_toplevel |        169 |        169 |       0 |    0 |    302 |      0 |      1 |            0 |
|         (EHDRI)                                       |                                            EHDRI_toplevel |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                           ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                          |                        ehdri_index_mem_blk_mem_gen_v8_3_4 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U2                                            |                                          axil32_to_native |          9 |          9 |       0 |    0 |     44 |      0 |      0 |            0 |
|           (U2)                                        |                                          axil32_to_native |          9 |          9 |       0 |    0 |     42 |      0 |      0 |            0 |
|           sync_reset_inst                             |                                           sync_reset__183 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                ehdri_ctrl |         98 |         98 |       0 |    0 |    184 |      0 |      0 |            0 |
|           (U3)                                        |                                                ehdri_ctrl |         98 |         98 |       0 |    0 |    182 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__199 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                  ehdri_SM |         61 |         61 |       0 |    0 |     74 |      0 |      0 |            0 |
|           (U4)                                        |                                                  ehdri_SM |         61 |         61 |       0 |    0 |     72 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__198 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       EXP_CTRL                                        |                                        exposure_time_ctrl |        193 |        193 |       0 |    0 |    339 |      0 |      0 |            0 |
|         (EXP_CTRL)                                    |                                        exposure_time_ctrl |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                          exp_time_mb_intf |         57 |         57 |       0 |    0 |    234 |      0 |      0 |            0 |
|           (U1)                                        |                                          exp_time_mb_intf |         57 |         57 |       0 |    0 |    232 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__197 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                          exp_time_manager |        135 |        135 |       0 |    0 |    105 |      0 |      0 |            0 |
|           (U2)                                        |                                          exp_time_manager |        135 |        135 |       0 |    0 |    101 |      0 |      0 |            0 |
|           U1A                                         |                                           sync_reset__196 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                         |                                           double_sync__23 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       FAN                                             |                                                 PWM_GEN_3 |         60 |         60 |       0 |    0 |    123 |      0 |      0 |            0 |
|         fan_ctrl_inst                                 |                                                  PWM_CTRL |         12 |         12 |       0 |    0 |     48 |      0 |      0 |            0 |
|           (fan_ctrl_inst)                             |                                                  PWM_CTRL |         12 |         12 |       0 |    0 |     46 |      0 |      0 |            0 |
|           sync_resetn_inst                            |                                           sync_resetn__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         pwm0                                          |                                                 gh_PWM__1 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|         pwm1                                          |                                                 gh_PWM__2 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|         pwm2                                          |                                                    gh_PWM |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       FLAGGING                                        |                                              flagging_top |        255 |        255 |       0 |    0 |    255 |      0 |      0 |            0 |
|         (FLAGGING)                                    |                                              flagging_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                      flagging_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|           (U1)                                        |                                      flagging_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|           U2                                          |                                           sync_reset__221 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                               flagging_SM |        200 |        200 |       0 |    0 |    123 |      0 |      0 |            0 |
|           (U3)                                        |                                               flagging_SM |        200 |        200 |       0 |    0 |    121 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__220 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                            |                                           double_sync__32 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       FLASH                                           |                                                Flash_intf |        552 |        552 |       0 |    0 |    448 |      8 |      0 |            0 |
|         U1                                            |                                                flash_ctrl |         59 |         59 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U2                                            |                                     axi_bram_ctrl_wrapper |        175 |        175 |       0 |    0 |    180 |      0 |      0 |            0 |
|           inst_ip_axi_bram_ctrl                       |                                          ip_axi_bram_ctrl |        175 |        175 |       0 |    0 |    180 |      0 |      0 |            0 |
|         U4                                            |                             blk_mem_gen_w32_d8192_wrapper |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|           (U4)                                        |                             blk_mem_gen_w32_d8192_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst_blk_mem_gen_w32_d8192                  |                                  ip_blk_mem_gen_w32_d8192 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|         U5                                            |                                              flash_output |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U6                                            |                                             flash_process |        270 |        270 |       0 |    0 |    197 |      0 |      0 |            0 |
|       GATING                                          |                                                gating_top |        255 |        255 |       0 |    0 |    255 |      0 |      0 |            0 |
|         (GATING)                                      |                                                gating_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                            |                                        gating_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|           (U2)                                        |                                        gating_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|           U2                                          |                                           sync_reset__224 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                 gating_SM |        200 |        200 |       0 |    0 |    123 |      0 |      0 |            0 |
|           (U4)                                        |                                                 gating_SM |        200 |        200 |       0 |    0 |    121 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__223 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                            |                                           double_sync__33 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       HEADER                                          |                                             hder_inserter |       1801 |       1801 |       0 |    0 |   4126 |      5 |     16 |            0 |
|         (HEADER)                                      |                                             hder_inserter |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                       hder_insert_mb_intf |        114 |        114 |       0 |    0 |    292 |      0 |      0 |            0 |
|           (U1)                                        |                                       hder_insert_mb_intf |         77 |         77 |       0 |    0 |    218 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__182 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           Ue1                                         |                                               err_sync__1 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue2                                         |                                               err_sync__2 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue3                                         |                                               err_sync__3 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue4                                         |                                               err_sync__4 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue5                                         |                                               err_sync__5 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue6                                         |                                               err_sync__6 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue7                                         |                                               err_sync__7 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue8                                         |                                               err_sync__8 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           Ue9                                         |                                               err_sync__9 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U18                                           |                                       axis32_merge_axis64 |         43 |         43 |       0 |    0 |    165 |      0 |      0 |            0 |
|           U1                                          |                              ip_axis32_merge_axis64_HD763 |         43 |         43 |       0 |    0 |    165 |      0 |      0 |            0 |
|         U19                                           |                    t_axi4_stream32_fifo__parameterized110 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|           (U19)                                       |                    t_axi4_stream32_fifo__parameterized110 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d1024.t_axi4_stream32_sfifo_d1024_inst |                         t_axi4_stream32_sfifo_d1024_HD564 |         61 |         61 |       0 |    0 |    139 |      1 |      1 |            0 |
|         U2                                            |                      t_axi4_stream64_fifo__parameterized7 |         63 |         63 |       0 |    0 |     87 |      3 |      0 |            0 |
|           (U2)                                        |                      t_axi4_stream64_fifo__parameterized7 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           sgen_d1024.t_axi4_stream64_sfifo_d1024_inst |                               t_axi4_stream64_sfifo_d1024 |         61 |         61 |       0 |    0 |     86 |      3 |      0 |            0 |
|         U20                                           |                           t_axi4_lite32_w_fifo__xdcDup__1 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|           (U20)                                       |                           t_axi4_lite32_w_fifo__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           asgen_d15.t_axi4_lite32_w_afifo_d16_inst    |                         t_axi4_lite32_w_afifo_d16_HD18237 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|         U22                                           |                           t_axi4_lite32_w_fifo__xdcDup__2 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|           (U22)                                       |                           t_axi4_lite32_w_fifo__xdcDup__2 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           asgen_d15.t_axi4_lite32_w_afifo_d16_inst    |                         t_axi4_lite32_w_afifo_d16_HD18381 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|         U24                                           |                           t_axi4_lite32_w_fifo__xdcDup__3 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|           (U24)                                       |                           t_axi4_lite32_w_fifo__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           asgen_d15.t_axi4_lite32_w_afifo_d16_inst    |                         t_axi4_lite32_w_afifo_d16_HD18525 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|         U26                                           |                           t_axi4_lite32_w_fifo__xdcDup__4 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|           asgen_d15.t_axi4_lite32_w_afifo_d16_inst    |                         t_axi4_lite32_w_afifo_d16_HD18669 |        145 |        145 |       0 |    0 |    402 |      0 |      2 |            0 |
|         U28                                           |                                        axis64_auto_sw_2_1 |         60 |         60 |       0 |    0 |    106 |      0 |      0 |            0 |
|           (U28)                                       |                                        axis64_auto_sw_2_1 |         60 |         60 |       0 |    0 |    104 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__181 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                           t_axi4_lite32_w_fifo__xdcDup__5 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|           (U3)                                        |                           t_axi4_lite32_w_fifo__xdcDup__5 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           asgen_d15.t_axi4_lite32_w_afifo_d16_inst    |                         t_axi4_lite32_w_afifo_d16_HD18813 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|         U4                                            |                                     hder_insert_sequencer |        337 |        337 |       0 |    0 |    296 |      0 |      1 |            0 |
|           (U4)                                        |                                     hder_insert_sequencer |        308 |        308 |       0 |    0 |    237 |      0 |      0 |            0 |
|           U1A                                         |                                           sync_reset__180 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                         |                                           double_sync__18 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                          |                                         fwft_sfifo_w8_d16 |         29 |         29 |       0 |    0 |     55 |      0 |      1 |            0 |
|         U5                                            |                                              hder_reorder |         98 |         98 |       0 |    0 |    207 |      1 |      0 |            0 |
|           (U5)                                        |                                              hder_reorder |         96 |         96 |       0 |    0 |    205 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__179 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                          |                                       dp_ram_byte_w32_d64 |          2 |          2 |       0 |    0 |      0 |      1 |      0 |            0 |
|         U6                                            |                           t_axi4_lite32_w_fifo__xdcDup__6 |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|           (U6)                                        |                           t_axi4_lite32_w_fifo__xdcDup__6 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           asgen_d15.t_axi4_lite32_w_afifo_d16_inst    |                         t_axi4_lite32_w_afifo_d16_HD18957 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|         U7                                            |                                      t_axi4_lite32_w_fifo |        147 |        147 |       0 |    0 |    406 |      0 |      2 |            0 |
|           (U7)                                        |                                      t_axi4_lite32_w_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           asgen_d15.t_axi4_lite32_w_afifo_d16_inst    |                                 t_axi4_lite32_w_afifo_d16 |        145 |        145 |       0 |    0 |    405 |      0 |      2 |            0 |
|       ICU                                             |                                              ICU_toplevel |        162 |        162 |       0 |    0 |    407 |      0 |      0 |            0 |
|         U1                                            |                                                  ICU_Ctrl |         24 |         24 |       0 |    0 |    128 |      0 |      0 |            0 |
|           (U1)                                        |                                                  ICU_Ctrl |         23 |         23 |       0 |    0 |    126 |      0 |      0 |            0 |
|           U0A                                         |                                               sync_resetn |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                    ICU_SM |        138 |        138 |       0 |    0 |    279 |      0 |      0 |            0 |
|           (U2)                                        |                                                    ICU_SM |        137 |        137 |       0 |    0 |    277 |      0 |      0 |            0 |
|           U0A                                         |                                           sync_resetn__31 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       IRIG                                            |                                              expb_irig_v2 |        502 |        501 |       0 |    1 |    659 |      0 |      0 |            0 |
|         (IRIG)                                        |                                              expb_irig_v2 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                            |                                irig_signal_conditioner_v2 |         64 |         64 |       0 |    0 |    128 |      0 |      0 |            0 |
|           (U1)                                        |                                irig_signal_conditioner_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                             ad747x_driver |         19 |         19 |       0 |    0 |     52 |      0 |      0 |            0 |
|           U14                                         |                                     adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U15                                         |                                         adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U2                                          |                                          adc_sample_en_v2 |          8 |          8 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U3                                          |                                   adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U7                                          |                                     channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      9 |      0 |      0 |            0 |
|         U10                                           |                                              irig_mb_intf |         45 |         44 |       0 |    1 |     90 |      0 |      0 |            0 |
|           (U10)                                       |                                              irig_mb_intf |         45 |         44 |       0 |    1 |     88 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__235 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                    irig_clock_detector_v2 |         75 |         75 |       0 |    0 |    122 |      0 |      0 |            0 |
|           (U2)                                        |                                    irig_clock_detector_v2 |         75 |         75 |       0 |    0 |    120 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__234 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                    irig_alphab_decoder_v2 |        128 |        128 |       0 |    0 |     68 |      0 |      0 |            0 |
|           U1                                          |                                     irig_threshold_gen_v2 |         81 |         81 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U3                                          |                                        irig_comparator_v2 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U4                                          |                                   irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |     29 |      0 |      0 |            0 |
|           U5                                          |                               irig_alphab_decoder_ctrl_v2 |         13 |         13 |       0 |    0 |     14 |      0 |      0 |            0 |
|         U4                                            |                                     irig_frame_decoder_v2 |        140 |        140 |       0 |    0 |    150 |      0 |      0 |            0 |
|           (U4)                                        |                                     irig_frame_decoder_v2 |        140 |        140 |       0 |    0 |    148 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__229 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                        irig_controller_v2 |         20 |         20 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U5)                                        |                                        irig_controller_v2 |         20 |         20 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__228 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                          |                                           double_sync__34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                  irig_refclk_generator_v2 |         12 |         12 |       0 |    0 |     39 |      0 |      0 |            0 |
|           (U6)                                        |                                  irig_refclk_generator_v2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__227 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                          |                                         clk_divider_pulse |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U3                                          |                         clk_divider_pulse__parameterized1 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|         U7                                            |                                             irig_reset_v2 |         16 |         16 |       0 |    0 |     37 |      0 |      0 |            0 |
|           (U7)                                        |                                             irig_reset_v2 |          8 |          8 |       0 |    0 |      9 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__226 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                          |                         clk_divider_pulse__parameterized3 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|       MGT                                             |                                               mgt_wrapper |       2929 |       2793 |       0 |  136 |   5277 |      4 |      4 |            0 |
|         (MGT)                                         |                                               mgt_wrapper |          4 |          2 |       0 |    2 |      0 |      0 |      0 |            0 |
|         DATA_IN_FIFO                                  |                      t_axi4_stream64_fifo__parameterized9 |         88 |         88 |       0 |    0 |    177 |      1 |      1 |            0 |
|           agen_d512.t_axi4_stream64_afifo_d512_inst   |                        t_axi4_stream64_afifo_d512_HD19159 |         88 |         88 |       0 |    0 |    177 |      1 |      1 |            0 |
|         EXP_IN_FIFO                                   |                     t_axi4_stream64_fifo__parameterized11 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|           agen_d512.t_axi4_stream64_afifo_d512_inst   |                                t_axi4_stream64_afifo_d512 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|         EXP_OUT_FIFO                                  |                     t_axi4_stream64_fifo__parameterized13 |         47 |         47 |       0 |    0 |    112 |      1 |      1 |            0 |
|           agen_d16.t_axi4_stream64_afifo_d16_inst     |                           t_axi4_stream64_afifo_d16_HD707 |         47 |         47 |       0 |    0 |    112 |      1 |      1 |            0 |
|         MGTS                                          |                                                 mgt_block |       2612 |       2478 |       0 |  134 |   4634 |      0 |      0 |            0 |
|           (MGTS)                                      |                                                 mgt_block |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|           CTRL                                        |                                                  MGT_CTRL |         79 |         79 |       0 |    0 |    203 |      0 |      0 |            0 |
|           DATA                                        |                                                  data_mgt |        778 |        744 |       0 |   34 |   1374 |      0 |      0 |            0 |
|           DATA_CLOCK                                  |                                     data_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           DATA_COMMON                                 |                                data_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           DATA_RESET_LOGIC                            |                              data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           EXP                                         |                                                   exp_mgt |        971 |        905 |       0 |   66 |   1669 |      0 |      0 |            0 |
|           EXP_CLOCK                                   |                                      exp_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           EXP_COMMON                                  |                                 exp_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           VIDEO                                       |                                                 video_mgt |        778 |        744 |       0 |   34 |   1374 |      0 |      0 |            0 |
|         VIDEO_IN_FIFO                                 |                     t_axi4_stream64_fifo__parameterized15 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|           agen_d512.t_axi4_stream64_afifo_d512_inst   |                        t_axi4_stream64_afifo_d512_HD19104 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|       SFW_INTF                                        |                                                       SFW |        583 |        583 |       0 |    0 |    725 |      0 |      1 |            0 |
|         (SFW_INTF)                                    |                                                       SFW |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                            SFW_Processing |        275 |        275 |       0 |    0 |     59 |      0 |      0 |            0 |
|           (U1)                                        |                                            SFW_Processing |        274 |        274 |       0 |    0 |     55 |      0 |      0 |            0 |
|           doube_sync_gen                              |                                           double_sync__20 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sreset_ctrl_gen                             |                                           sync_resetn__24 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                           |                                            trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U2                                            |                                                fw_decoder |        102 |        102 |       0 |    0 |    102 |      0 |      0 |            0 |
|           (U2)                                        |                                                fw_decoder |        102 |        102 |       0 |    0 |    100 |      0 |      0 |            0 |
|           reset_synchronize                           |                                           sync_resetn__23 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                  SFW_Ctrl |         48 |         48 |       0 |    0 |    372 |      0 |      0 |            0 |
|           (U3)                                        |                                                  SFW_Ctrl |         47 |         47 |       0 |    0 |    370 |      0 |      0 |            0 |
|           sreset_ctrl_gen                             |                                           sync_resetn__22 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                     axil32_addr_demux4__1 |         62 |         62 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U5                                            |                                       axil32_to_native__7 |         42 |         42 |       0 |    0 |     79 |      0 |      0 |            0 |
|           (U5)                                        |                                       axil32_to_native__7 |         42 |         42 |       0 |    0 |     77 |      0 |      0 |            0 |
|           sync_reset_inst                             |                                           sync_reset__203 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                          sdp_ram_w32_d128 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                          |                       sdp_ram_w32_d128_blk_mem_gen_v8_3_4 |          1 |          1 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U8                                            |                                        SFW_ACQUISITION_SM |         51 |         51 |       0 |    0 |    110 |      0 |      0 |            0 |
|           (U8)                                        |                                        SFW_ACQUISITION_SM |         50 |         50 |       0 |    0 |    106 |      0 |      0 |            0 |
|           doube_sync_gen                              |                                           double_sync__19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sreset_ctrl_gen                             |                                           sync_resetn__21 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       STARTUP_HARDWARE                                |                                           Startup_HW_Test |         18 |         18 |       0 |    0 |     26 |      0 |      0 |            0 |
|         (STARTUP_HARDWARE)                            |                                           Startup_HW_Test |         17 |         17 |       0 |    0 |     24 |      0 |      0 |            0 |
|         U0                                            |                                           sync_resetn__30 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       TRIG                                            |                                                  trig_gen |       1674 |       1674 |       0 |    0 |   1611 |      0 |      0 |            0 |
|         (TRIG)                                        |                                                  trig_gen |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                      trig_gen_mblaze_intf |        458 |        458 |       0 |    0 |    448 |      0 |      0 |            0 |
|           (U1)                                        |                                      trig_gen_mblaze_intf |        458 |        458 |       0 |    0 |    446 |      0 |      0 |            0 |
|           U2                                          |                                           sync_reset__194 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                            trig_gen_ctler |        229 |        229 |       0 |    0 |    221 |      0 |      0 |            0 |
|           U2                                          |                                       trig_gen_ctler_core |        152 |        152 |       0 |    0 |    150 |      0 |      0 |            0 |
|           U4                                          |                                             progr_clk_div |         77 |         77 |       0 |    0 |     69 |      0 |      0 |            0 |
|           U9                                          |                                           double_sync__21 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                              trig_stamper |        147 |        147 |       0 |    0 |    251 |      0 |      0 |            0 |
|           U1                                          |                                               Clk_Divider |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|           U2                                          |                                           sync_reset__189 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                          |                                        trig_stamper_ctler |        144 |        144 |       0 |    0 |    243 |      0 |      0 |            0 |
|         U6                                            |                                          trig_conditioner |         51 |         51 |       0 |    0 |     85 |      0 |      0 |            0 |
|           (U6)                                        |                                          trig_conditioner |         51 |         51 |       0 |    0 |     83 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__187 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                            |                                           double_sync__22 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         g0.U11                                        |                                           trig_period_8ch |        782 |        782 |       0 |    0 |    604 |      0 |      0 |            0 |
|           (g0.U11)                                    |                                           trig_period_8ch |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                           period_duration |          5 |          5 |       0 |    0 |     69 |      0 |      0 |            0 |
|           U10                                         |                                           min_max_ctrl__1 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U11                                         |                                           min_max_ctrl__2 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U3                                          |                                           sync_reset__186 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                          |                                           min_max_ctrl__3 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U5                                          |                                           min_max_ctrl__4 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U6                                          |                                           min_max_ctrl__5 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U7                                          |                                           min_max_ctrl__6 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U8                                          |                                           min_max_ctrl__7 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           U9                                          |                                              min_max_ctrl |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|       U11                                             |                                        axil32_addr_demux4 |         92 |         92 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U3                                              |                                               axil32_mux2 |         11 |         11 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U6                                              |                                                adc_switch |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U7                                              |                                           adc_readout_top |        414 |        386 |      12 |   16 |    653 |      0 |      0 |            1 |
|         (U7)                                          |                                           adc_readout_top |         16 |         16 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                       adc_readout_mb_intf |         14 |         14 |       0 |    0 |    152 |      0 |      0 |            0 |
|           (U1)                                        |                                       adc_readout_mb_intf |         14 |         14 |       0 |    0 |    148 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__211 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_cfg_valid                              |                                           double_sync__25 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                               adc_readout |        350 |        322 |      12 |   16 |    395 |      0 |      0 |            1 |
|           (U2)                                        |                                               adc_readout |        324 |        308 |       0 |   16 |    367 |      0 |      0 |            1 |
|           U1                                          |                                           sync_reset__202 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           conversion_trigger                          |                                               gh_edge_det |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_data_out                               |                                             data_cdc_sync |         25 |         13 |      12 |    0 |     24 |      0 |      0 |            0 |
|         U3                                            |                             ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     51 |      0 |      0 |            0 |
|           (U3)                                        |                             ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|           U0                                          |                                           sync_reset__201 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                             ad798x_driver |         18 |         18 |       0 |    0 |     55 |      0 |      0 |            0 |
|           (U4)                                        |                                             ad798x_driver |         18 |         18 |       0 |    0 |     53 |      0 |      0 |            0 |
|           U0                                          |                                           sync_reset__200 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       USB                                             |                                                  USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U1                                                |                              afpa_data_deserializer_16chn |       2054 |       2054 |       0 |    0 |   2656 |      4 |      0 |            0 |
|       (U1)                                            |                              afpa_data_deserializer_16chn |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       CH0                                             |                                    quad_data_deserializer |        449 |        449 |       0 |    0 |    466 |      0 |      0 |            0 |
|         (CH0)                                         |                                    quad_data_deserializer |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                adc_iserdes_wrapper_rtl__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                           |                                      clink_calibration__1 |        270 |        270 |       0 |    0 |    200 |      0 |      0 |            0 |
|           (U12)                                       |                                      clink_calibration__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                       clink_delay_ctrl__1 |        254 |        254 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U4                                          |                                     clink_bitslip_ctrl__1 |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U15                                           |                                         idelay_wrapper__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U18                                           |                                         idelay_wrapper__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                            |                                adc_iserdes_wrapper_rtl__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U21                                           |                                         idelay_wrapper__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U24                                           |                                         idelay_wrapper__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U3                                            |                                adc_iserdes_wrapper_rtl__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U5                                            |                                 quad_pattern_validator__1 |         92 |         92 |       0 |    0 |    130 |      0 |      0 |            0 |
|           U1                                          |                                  adc_pattern_validator__5 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                          |                                  adc_pattern_validator__6 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                          |                                  adc_pattern_validator__7 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                          |                                  adc_pattern_validator__8 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                          |                           adc_pattern_validator_ctrler__1 |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|         U6                                            |                    quad_pattern_validator__parameterized1 |         77 |         77 |       0 |    0 |    111 |      0 |      0 |            0 |
|           U1                                          |                                  adc_pattern_validator__1 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                          |                                  adc_pattern_validator__2 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                          |                                  adc_pattern_validator__3 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                          |                                  adc_pattern_validator__4 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                          |              adc_pattern_validator_ctrler__parameterized1 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|         U8                                            |                                adc_iserdes_wrapper_rtl__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                            |                                              dcm_reset__1 |          9 |          9 |       0 |    0 |     25 |      0 |      0 |            0 |
|         master_gen.U14                                |                         adc_serdes_clk_wrapper__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           MCLK_5_0M_Gen.U10M                          |                           serdes_isc0207A_3k_5_0_MHz_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       CH1                                             |                    quad_data_deserializer__parameterized1 |        450 |        450 |       0 |    0 |    466 |      0 |      0 |            0 |
|         (CH1)                                         |                    quad_data_deserializer__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                adc_iserdes_wrapper_rtl__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                           |                                      clink_calibration__2 |        270 |        270 |       0 |    0 |    200 |      0 |      0 |            0 |
|           (U12)                                       |                                      clink_calibration__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                       clink_delay_ctrl__2 |        254 |        254 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U4                                          |                                     clink_bitslip_ctrl__2 |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U15                                           |                                         idelay_wrapper__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U18                                           |                                         idelay_wrapper__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                            |                                adc_iserdes_wrapper_rtl__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U21                                           |                                         idelay_wrapper__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U24                                           |                                         idelay_wrapper__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U3                                            |                                adc_iserdes_wrapper_rtl__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U5                                            |                                 quad_pattern_validator__2 |         93 |         93 |       0 |    0 |    130 |      0 |      0 |            0 |
|           U1                                          |                                 adc_pattern_validator__13 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                          |                                 adc_pattern_validator__14 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                          |                                 adc_pattern_validator__15 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                          |                                 adc_pattern_validator__16 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                          |                           adc_pattern_validator_ctrler__2 |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|         U6                                            |                    quad_pattern_validator__parameterized4 |         77 |         77 |       0 |    0 |    111 |      0 |      0 |            0 |
|           U1                                          |                                  adc_pattern_validator__9 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                          |                                 adc_pattern_validator__10 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                          |                                 adc_pattern_validator__11 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                          |                                 adc_pattern_validator__12 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                          |              adc_pattern_validator_ctrler__parameterized3 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|         U8                                            |                                adc_iserdes_wrapper_rtl__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                            |                                              dcm_reset__2 |          9 |          9 |       0 |    0 |     25 |      0 |      0 |            0 |
|       CH2                                             |                    quad_data_deserializer__parameterized3 |        449 |        449 |       0 |    0 |    466 |      0 |      0 |            0 |
|         (CH2)                                         |                    quad_data_deserializer__parameterized3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                adc_iserdes_wrapper_rtl__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                           |                                      clink_calibration__3 |        270 |        270 |       0 |    0 |    200 |      0 |      0 |            0 |
|           (U12)                                       |                                      clink_calibration__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                       clink_delay_ctrl__3 |        254 |        254 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U4                                          |                                     clink_bitslip_ctrl__3 |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U15                                           |                                         idelay_wrapper__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U18                                           |                                        idelay_wrapper__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                            |                               adc_iserdes_wrapper_rtl__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U21                                           |                                        idelay_wrapper__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U24                                           |                                            idelay_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U3                                            |                               adc_iserdes_wrapper_rtl__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U5                                            |                                 quad_pattern_validator__3 |         93 |         93 |       0 |    0 |    130 |      0 |      0 |            0 |
|           U1                                          |                                 adc_pattern_validator__21 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                          |                                 adc_pattern_validator__22 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                          |                                 adc_pattern_validator__23 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                          |                                 adc_pattern_validator__24 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                          |                           adc_pattern_validator_ctrler__3 |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|         U6                                            |                    quad_pattern_validator__parameterized7 |         76 |         76 |       0 |    0 |    111 |      0 |      0 |            0 |
|           U1                                          |                                 adc_pattern_validator__17 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                          |                                 adc_pattern_validator__18 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                          |                                 adc_pattern_validator__19 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                          |                                 adc_pattern_validator__20 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                          |              adc_pattern_validator_ctrler__parameterized5 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|         U8                                            |                               adc_iserdes_wrapper_rtl__12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                            |                                              dcm_reset__3 |          9 |          9 |       0 |    0 |     25 |      0 |      0 |            0 |
|       CH3                                             |                    quad_data_deserializer__parameterized5 |        450 |        450 |       0 |    0 |    466 |      0 |      0 |            0 |
|         (CH3)                                         |                    quad_data_deserializer__parameterized5 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                               adc_iserdes_wrapper_rtl__13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                           |                                         clink_calibration |        270 |        270 |       0 |    0 |    200 |      0 |      0 |            0 |
|           (U12)                                       |                                         clink_calibration |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                          clink_delay_ctrl |        254 |        254 |       0 |    0 |    183 |      0 |      0 |            0 |
|           U4                                          |                                        clink_bitslip_ctrl |         15 |         15 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U15                                           |                           idelay_wrapper__parameterized12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U18                                           |                           idelay_wrapper__parameterized14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                            |                               adc_iserdes_wrapper_rtl__14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U21                                           |                           idelay_wrapper__parameterized16 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U24                                           |                           idelay_wrapper__parameterized18 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U3                                            |                               adc_iserdes_wrapper_rtl__15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U5                                            |                                    quad_pattern_validator |         93 |         93 |       0 |    0 |    130 |      0 |      0 |            0 |
|           U1                                          |                                 adc_pattern_validator__29 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                          |                                 adc_pattern_validator__30 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                          |                                 adc_pattern_validator__31 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                          |                                     adc_pattern_validator |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                          |                              adc_pattern_validator_ctrler |         61 |         61 |       0 |    0 |     54 |      0 |      0 |            0 |
|         U6                                            |                   quad_pattern_validator__parameterized10 |         77 |         77 |       0 |    0 |    111 |      0 |      0 |            0 |
|           U1                                          |                                 adc_pattern_validator__25 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U2                                          |                                 adc_pattern_validator__26 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U3                                          |                                 adc_pattern_validator__27 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U4                                          |                                 adc_pattern_validator__28 |          8 |          8 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U5                                          |              adc_pattern_validator_ctrler__parameterized7 |         45 |         45 |       0 |    0 |     35 |      0 |      0 |            0 |
|         U8                                            |                                   adc_iserdes_wrapper_rtl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                            |                                                 dcm_reset |          9 |          9 |       0 |    0 |     25 |      0 |      0 |            0 |
|         master_gen.U14                                |                                    adc_serdes_clk_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           MCLK_5_0M_Gen.U10M                          |                   serdes_isc0207A_3k_5_0_MHz_mmcm_HD19270 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U11                                             |                                 quad_data_sync__xdcDup__1 |         63 |         63 |       0 |    0 |    198 |      1 |      0 |            0 |
|         (U11)                                         |                                 quad_data_sync__xdcDup__1 |          0 |          0 |       0 |    0 |     58 |      0 |      0 |            0 |
|         fifo                                          |                                    afifo_w58_d256_HD19275 |         63 |         63 |       0 |    0 |    138 |      1 |      0 |            0 |
|           U0                                          |             afifo_w58_d256_fifo_generator_v13_1_2_HD19276 |         63 |         63 |       0 |    0 |    138 |      1 |      0 |            0 |
|         frame_sync_en                                 |                              double_sync__parameterized31 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U12                                             |                                 quad_data_sync__xdcDup__2 |         64 |         64 |       0 |    0 |    198 |      1 |      0 |            0 |
|         (U12)                                         |                                 quad_data_sync__xdcDup__2 |          0 |          0 |       0 |    0 |     58 |      0 |      0 |            0 |
|         fifo                                          |                                    afifo_w58_d256_HD19305 |         64 |         64 |       0 |    0 |    138 |      1 |      0 |            0 |
|           U0                                          |             afifo_w58_d256_fifo_generator_v13_1_2_HD19306 |         64 |         64 |       0 |    0 |    138 |      1 |      0 |            0 |
|         frame_sync_en                                 |                           double_sync__parameterized31__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                 quad_data_sync__xdcDup__3 |         64 |         64 |       0 |    0 |    198 |      1 |      0 |            0 |
|         (U4)                                          |                                 quad_data_sync__xdcDup__3 |          0 |          0 |       0 |    0 |     58 |      0 |      0 |            0 |
|         fifo                                          |                                    afifo_w58_d256_HD19335 |         64 |         64 |       0 |    0 |    138 |      1 |      0 |            0 |
|           U0                                          |             afifo_w58_d256_fifo_generator_v13_1_2_HD19336 |         64 |         64 |       0 |    0 |    138 |      1 |      0 |            0 |
|         frame_sync_en                                 |                           double_sync__parameterized31__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                            quad_data_sync |         64 |         64 |       0 |    0 |    198 |      1 |      0 |            0 |
|         (U9)                                          |                                            quad_data_sync |          0 |          0 |       0 |    0 |     58 |      0 |      0 |            0 |
|         fifo                                          |                                            afifo_w58_d256 |         64 |         64 |       0 |    0 |    138 |      1 |      0 |            0 |
|           U0                                          |                     afifo_w58_d256_fifo_generator_v13_1_2 |         64 |         64 |       0 |    0 |    138 |      1 |      0 |            0 |
|         frame_sync_en                                 |                           double_sync__parameterized31__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U3                                                |                                             isc0207A_intf |       6046 |       5852 |     176 |   18 |  12019 |     12 |     14 |           24 |
|       (U3)                                            |                                             isc0207A_intf |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                       fpa_trig_controller |        131 |        131 |       0 |    0 |     54 |      0 |      0 |            0 |
|         (U1)                                          |                                       fpa_trig_controller |        131 |        131 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1A                                           |                                           sync_reset__353 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                           |                                           double_sync__39 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                           |                                           double_sync__40 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                             |                                        isc0207A_digio_map |         71 |         71 |       0 |    0 |     88 |      0 |      0 |            0 |
|         (U19)                                         |                                        isc0207A_digio_map |         71 |         71 |       0 |    0 |     86 |      0 |      0 |            0 |
|         U0                                            |                                           sync_reset__368 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                        fpa_intf_sequencer |         30 |         30 |       0 |    0 |     23 |      0 |      0 |            0 |
|         (U2)                                          |                                        fpa_intf_sequencer |         30 |         30 |       0 |    0 |     21 |      0 |      0 |            0 |
|         U1                                            |                                           sync_reset__367 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U21                                             |                                             afpa_services |       1387 |       1380 |       0 |    7 |   1620 |      0 |      1 |            2 |
|         U1                                            |                                             spi_mux_ctler |         20 |         20 |       0 |    0 |     30 |      0 |      0 |            0 |
|           (U1)                                        |                                             spi_mux_ctler |         20 |         20 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U1                                          |                                                sync_reset |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                             quad_adc_ctrl |         72 |         72 |       0 |    0 |    572 |      0 |      0 |            0 |
|           (U2)                                        |                                             quad_adc_ctrl |         29 |         29 |       0 |    0 |     10 |      0 |      0 |            0 |
|           reset_sync                                  |                                           sync_reset__377 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           spi_in                                      |                                                    spi_rx |          1 |          1 |       0 |    0 |     20 |      0 |      0 |            0 |
|           spi_out                                     |                                                    spi_tx |         42 |         42 |       0 |    0 |    538 |      0 |      0 |            0 |
|           sync_ptren                                  |                                               double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                       adc_brd_switch_ctrl |        109 |        109 |       0 |    0 |    143 |      0 |      1 |            0 |
|           (U3)                                        |                                       adc_brd_switch_ctrl |         21 |         21 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__376 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                          |                               Clk_Divider__parameterized1 |         14 |         14 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U3                                          |                              LL8_ext_to_spi_tx__xdcDup__1 |         74 |         74 |       0 |    0 |     93 |      0 |      1 |            0 |
|         U4                                            |                                       monitoring_adc_ctrl |        522 |        519 |       0 |    3 |    253 |      0 |      0 |            2 |
|           (U4)                                        |                                       monitoring_adc_ctrl |        314 |        314 |       0 |    0 |     99 |      0 |      0 |            2 |
|           U1                                          |                                           sync_reset__374 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U10                                         |                                             signal_filter |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|           U2                                          |                                            ads1118_driver |        153 |        152 |       0 |    1 |    107 |      0 |      0 |            0 |
|           UcA                                         |                               Clk_Divider__parameterized3 |         14 |         14 |       0 |    0 |     12 |      0 |      0 |            0 |
|           UcB                                         |                               Clk_Divider__parameterized5 |         28 |         28 |       0 |    0 |     21 |      0 |      0 |            0 |
|         U5                                            |                                         adc_brd_id_reader |        239 |        237 |       0 |    2 |    158 |      0 |      0 |            0 |
|           (U5)                                        |                                         adc_brd_id_reader |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__372 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U10                                         |                                          signal_filter__2 |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|           U2                                          |                                             brd_id_reader |        223 |        223 |       0 |    0 |    138 |      0 |      0 |            0 |
|         U6                                            |                                        flex_brd_id_reader |        273 |        271 |       0 |    2 |    293 |      0 |      0 |            0 |
|           (U6)                                        |                                        flex_brd_id_reader |          2 |          2 |       0 |    0 |     26 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__371 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U10                                         |                                          signal_filter__1 |         13 |         11 |       0 |    2 |     11 |      0 |      0 |            0 |
|           U2                                          |                                          brd_id_reader__1 |        258 |        258 |       0 |    0 |    254 |      0 |      0 |            0 |
|         U7                                            |                                           reset_extension |         11 |         11 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U8                                            |                                        afpa_services_ctrl |        141 |        141 |       0 |    0 |    139 |      0 |      0 |            0 |
|           (U8)                                        |                                        afpa_services_ctrl |        141 |        141 |       0 |    0 |    137 |      0 |      0 |            0 |
|           U0                                          |                                           sync_reset__369 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U26                                             |                                         isc0207A_clks_gen |         15 |         11 |       0 |    4 |     24 |      0 |      0 |            0 |
|         (U26)                                         |                                         isc0207A_clks_gen |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                    isc0207A_clks_gen_core |         14 |         10 |       0 |    4 |     24 |      0 |      0 |            0 |
|           (U1)                                        |                                    isc0207A_clks_gen_core |          6 |          2 |       0 |    4 |      9 |      0 |      0 |            0 |
|           U1B                                         |                                           sync_reset__300 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                         |                               Clk_Divider__parameterized9 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U2B                                         |                              Clk_Divider__parameterized11 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U3A                                         |                              Clk_Divider__parameterized13 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U3B                                         |                              Clk_Divider__parameterized15 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U2                                            |                                        isc0207A_clks_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           MCLK_5_0M_Gen.U10M                          |                                     isc0207A_5_0_MHz_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U4                                              |                                      isc0207A_mblaze_intf |        246 |        240 |       0 |    6 |   1288 |      0 |      0 |            2 |
|         (U4)                                          |                                      isc0207A_mblaze_intf |        246 |        240 |       0 |    6 |   1286 |      0 |      0 |            2 |
|         U1                                            |                                           sync_reset__366 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                        isc0207A_hw_driver |        669 |        669 |       0 |    0 |   1213 |      0 |      2 |            0 |
|         (U5)                                          |                                        isc0207A_hw_driver |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                       afpa_int_signal_gen |         91 |         91 |       0 |    0 |    117 |      0 |      0 |            0 |
|           (U1)                                        |                                       afpa_int_signal_gen |         91 |         91 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U1A                                         |                                           sync_reset__365 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                         |                                           double_sync__41 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                         |                                           double_sync__42 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                         |                                           double_sync__43 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                      isc0207A_prog_ctrler |        156 |        156 |       0 |    0 |    273 |      0 |      1 |            0 |
|           U1                                          |                                    isc0207A_bitstream_gen |         44 |         44 |       0 |    0 |    118 |      0 |      0 |            0 |
|           U3                                          |                                       isc0207A_spi_feeder |         36 |         36 |       0 |    0 |     55 |      0 |      0 |            0 |
|           U6                                          |                              LL8_ext_to_spi_tx__xdcDup__2 |         76 |         76 |       0 |    0 |    100 |      0 |      1 |            0 |
|         U3                                            |                                          fleG_prog_ctrler |        286 |        286 |       0 |    0 |    353 |      0 |      1 |            0 |
|           (U3)                                        |                                          fleG_prog_ctrler |          7 |          7 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                          |                                             ad5648_driver |         19 |         19 |       0 |    0 |     52 |      0 |      0 |            0 |
|           U2                                          |                                    fleg_prog_ctler_kernel |        159 |        159 |       0 |    0 |    171 |      0 |      0 |            0 |
|           U3                                          |                                       fleG_dac_spi_feeder |         25 |         25 |       0 |    0 |     20 |      0 |      0 |            0 |
|           U4                                          |                                         LL8_ext_to_spi_tx |         76 |         76 |       0 |    0 |     99 |      0 |      1 |            0 |
|         U4                                            |                                     afpa_hw_driver_ctrler |         57 |         57 |       0 |    0 |    376 |      0 |      0 |            0 |
|           (U4)                                        |                                     afpa_hw_driver_ctrler |         57 |         57 |       0 |    0 |    374 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__357 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                   isc0207A_readout_ctrler |         78 |         78 |       0 |    0 |     94 |      0 |      0 |            0 |
|           (U5)                                        |                                   isc0207A_readout_ctrler |         78 |         78 |       0 |    0 |     92 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__356 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                              |                                            fpa_status_gen |        201 |        201 |       0 |    0 |     75 |      0 |      0 |            0 |
|         (U6)                                          |                                            fpa_status_gen |        201 |        201 |       0 |    0 |     71 |      0 |      0 |            0 |
|         U1A                                           |                                           sync_reset__354 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                           |                                           sync_reset__355 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                              |                     t_axi4_stream64_fifo__parameterized17 |         90 |         90 |       0 |    0 |    178 |      1 |      1 |            0 |
|         (U8)                                          |                     t_axi4_stream64_fifo__parameterized17 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d512.t_axi4_stream64_afifo_d512_inst     |                        t_axi4_stream64_afifo_d512_HD19214 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|           U0                                          | t_axi4_stream64_afifo_d512_fifo_generator_v13_1_2_HD19215 |         89 |         89 |       0 |    0 |    177 |      1 |      1 |            0 |
|       U9                                              |                                      afpa_data_ctrl_16chn |       3206 |       3029 |     176 |    1 |   7456 |     11 |     10 |           20 |
|         ID_A                                          |                                             afpa_dval_gen |        481 |        481 |       0 |    0 |    820 |      1 |      1 |            0 |
|           (ID_A)                                      |                                             afpa_dval_gen |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                             afpa_real_data_gen__xdcDup__1 |        183 |        183 |       0 |    0 |    358 |      1 |      1 |            0 |
|           U2                                          |                                             afpa_flow_mux |         35 |         35 |       0 |    0 |    133 |      0 |      0 |            0 |
|           U4                                          |                                        afpa_diag_data_gen |        262 |        262 |       0 |    0 |    329 |      0 |      0 |            0 |
|         ID_B                                          |                             afpa_dval_gen__parameterized1 |        486 |        486 |       0 |    0 |    823 |      1 |      1 |            0 |
|           (ID_B)                                      |                             afpa_dval_gen__parameterized1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                             afpa_real_data_gen__xdcDup__2 |        183 |        183 |       0 |    0 |    358 |      1 |      1 |            0 |
|           U2                                          |                                          afpa_flow_mux__3 |         35 |         35 |       0 |    0 |    133 |      0 |      0 |            0 |
|           U4                                          |                        afpa_diag_data_gen__parameterized1 |        267 |        267 |       0 |    0 |    332 |      0 |      0 |            0 |
|         ID_C                                          |                             afpa_dval_gen__parameterized3 |        488 |        488 |       0 |    0 |    825 |      1 |      1 |            0 |
|           (ID_C)                                      |                             afpa_dval_gen__parameterized3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                             afpa_real_data_gen__xdcDup__3 |        183 |        183 |       0 |    0 |    358 |      1 |      1 |            0 |
|           U2                                          |                                          afpa_flow_mux__2 |         35 |         35 |       0 |    0 |    133 |      0 |      0 |            0 |
|           U4                                          |                        afpa_diag_data_gen__parameterized3 |        269 |        269 |       0 |    0 |    334 |      0 |      0 |            0 |
|         ID_D                                          |                             afpa_dval_gen__parameterized5 |        489 |        489 |       0 |    0 |    825 |      1 |      1 |            0 |
|           (ID_D)                                      |                             afpa_dval_gen__parameterized5 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                        afpa_real_data_gen |        183 |        183 |       0 |    0 |    358 |      1 |      1 |            0 |
|           U2                                          |                                          afpa_flow_mux__1 |         35 |         35 |       0 |    0 |    133 |      0 |      0 |            0 |
|           U4                                          |                        afpa_diag_data_gen__parameterized5 |        270 |        270 |       0 |    0 |    334 |      0 |      0 |            0 |
|         U10                                           |                                        afpa_data_ctrl_map |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U13                                           |                           afpa_data_dispatcher__xdcDup__1 |        113 |         69 |      44 |    0 |    323 |      0 |      0 |            0 |
|           (U13)                                       |                           afpa_data_dispatcher__xdcDup__1 |          4 |          4 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U0A                                         |                                           sync_reset__311 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                         |                                           double_sync__38 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                fwft_afifo_w62_d16_HD19576 |         80 |         36 |      44 |    0 |    205 |      0 |      0 |            0 |
|           U2                                          |                                fwft_sfifo_w72_d16_HD19654 |         29 |         29 |       0 |    0 |     47 |      0 |      0 |            0 |
|         U14                                           |                           afpa_data_dispatcher__xdcDup__2 |        113 |         69 |      44 |    0 |    323 |      0 |      0 |            0 |
|           (U14)                                       |                           afpa_data_dispatcher__xdcDup__2 |          4 |          4 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U0A                                         |                                           sync_reset__310 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                         |                                           double_sync__37 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                fwft_afifo_w62_d16_HD19601 |         80 |         36 |      44 |    0 |    205 |      0 |      0 |            0 |
|           U2                                          |                                fwft_sfifo_w72_d16_HD19679 |         29 |         29 |       0 |    0 |     47 |      0 |      0 |            0 |
|         U17                                           |                      afpa_chn_diversity_ctrler__xdcDup__1 |        100 |        100 |       0 |    0 |    324 |      2 |      2 |            0 |
|           (U17)                                       |                      afpa_chn_diversity_ctrler__xdcDup__1 |         42 |         42 |       0 |    0 |     80 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__309 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                         |                                fwft_sfifo_w76_d16_HD19761 |         29 |         29 |       0 |    0 |    121 |      1 |      1 |            0 |
|           U2B                                         |                                fwft_sfifo_w76_d16_HD19788 |         29 |         29 |       0 |    0 |    121 |      1 |      1 |            0 |
|         U18                                           |                           afpa_data_dispatcher__xdcDup__3 |        218 |        173 |      44 |    1 |    808 |      1 |      0 |            4 |
|           (U18)                                       |                           afpa_data_dispatcher__xdcDup__3 |        108 |        107 |       0 |    1 |    478 |      0 |      0 |            4 |
|           U0A                                         |                                           sync_reset__308 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                         |                                           double_sync__36 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                fwft_afifo_w62_d16_HD19626 |         81 |         37 |      44 |    0 |    206 |      0 |      0 |            0 |
|           U2                                          |                                fwft_sfifo_w72_d16_HD19704 |         29 |         29 |       0 |    0 |    120 |      1 |      0 |            0 |
|         U19                                           |                      afpa_chn_diversity_ctrler__xdcDup__2 |         94 |         94 |       0 |    0 |    294 |      2 |      2 |            0 |
|           (U19)                                       |                      afpa_chn_diversity_ctrler__xdcDup__2 |         36 |         36 |       0 |    0 |     69 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__307 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                         |                                fwft_sfifo_w76_d16_HD19815 |         29 |         29 |       0 |    0 |    111 |      1 |      1 |            0 |
|           U2B                                         |                                fwft_sfifo_w76_d16_HD19842 |         29 |         29 |       0 |    0 |    112 |      1 |      1 |            0 |
|         U25                                           |                                      afpa_data_dispatcher |        113 |         69 |      44 |    0 |    323 |      0 |      0 |            0 |
|           (U25)                                       |                                      afpa_data_dispatcher |          4 |          4 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U0A                                         |                                           sync_reset__306 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                         |                                           double_sync__35 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                        fwft_afifo_w62_d16 |         80 |         36 |      44 |    0 |    205 |      0 |      0 |            0 |
|           U2                                          |                                        fwft_sfifo_w72_d16 |         29 |         29 |       0 |    0 |     47 |      0 |      0 |            0 |
|         U3                                            |                                      afpa_hsample_proc__1 |        103 |        103 |       0 |    0 |    361 |      0 |      0 |            4 |
|           U22                                         |                                    afpa_sample_counter__1 |         12 |         12 |       0 |    0 |     71 |      0 |      0 |            0 |
|           U23                                         |                                        afpa_sample_sum__1 |         79 |         79 |       0 |    0 |     83 |      0 |      0 |            0 |
|           U28                                         |                                       afpa_sample_mean__1 |          2 |          2 |       0 |    0 |     84 |      0 |      0 |            4 |
|           U7                                          |                                   afpa_sample_selector__1 |         10 |         10 |       0 |    0 |    123 |      0 |      0 |            0 |
|         U4                                            |                                      afpa_hsample_proc__2 |        103 |        103 |       0 |    0 |    361 |      0 |      0 |            4 |
|           U22                                         |                                    afpa_sample_counter__2 |         12 |         12 |       0 |    0 |     71 |      0 |      0 |            0 |
|           U23                                         |                                        afpa_sample_sum__2 |         79 |         79 |       0 |    0 |     83 |      0 |      0 |            0 |
|           U28                                         |                                       afpa_sample_mean__2 |          2 |          2 |       0 |    0 |     84 |      0 |      0 |            4 |
|           U7                                          |                                   afpa_sample_selector__2 |         10 |         10 |       0 |    0 |    123 |      0 |      0 |            0 |
|         U5                                            |                                      afpa_hsample_proc__3 |        103 |        103 |       0 |    0 |    361 |      0 |      0 |            4 |
|           U22                                         |                                    afpa_sample_counter__3 |         12 |         12 |       0 |    0 |     71 |      0 |      0 |            0 |
|           U23                                         |                                        afpa_sample_sum__3 |         79 |         79 |       0 |    0 |     83 |      0 |      0 |            0 |
|           U28                                         |                                       afpa_sample_mean__3 |          2 |          2 |       0 |    0 |     84 |      0 |      0 |            4 |
|           U7                                          |                                   afpa_sample_selector__3 |         10 |         10 |       0 |    0 |    123 |      0 |      0 |            0 |
|         U6                                            |                                 afpa_chn_diversity_ctrler |        100 |        100 |       0 |    0 |    324 |      2 |      2 |            0 |
|           (U6)                                        |                                 afpa_chn_diversity_ctrler |         42 |         42 |       0 |    0 |     80 |      0 |      0 |            0 |
|           U1                                          |                                           sync_reset__305 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2A                                         |                                        fwft_sfifo_w76_d16 |         29 |         29 |       0 |    0 |    121 |      1 |      1 |            0 |
|           U2B                                         |                                fwft_sfifo_w76_d16_HD19734 |         29 |         29 |       0 |    0 |    121 |      1 |      1 |            0 |
|         U7                                            |                                         afpa_hsample_proc |        103 |        103 |       0 |    0 |    361 |      0 |      0 |            4 |
|           U22                                         |                                       afpa_sample_counter |         12 |         12 |       0 |    0 |     71 |      0 |      0 |            0 |
|           U23                                         |                                           afpa_sample_sum |         79 |         79 |       0 |    0 |     83 |      0 |      0 |            0 |
|           U28                                         |                                          afpa_sample_mean |          2 |          2 |       0 |    0 |     84 |      0 |      0 |            4 |
|           U7                                          |                                      afpa_sample_selector |         10 |         10 |       0 |    0 |    123 |      0 |      0 |            0 |
+-------------------------------------------------------+-----------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


