irun(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s084: Started on Jul 26, 2022 at 18:02:09 CST
irun
	/home/YuChengWang/Verilog_pratice/HW7/./sim/top_tb.sv
	+incdir+/home/YuChengWang/Verilog_pratice/HW7/./src+/home/YuChengWang/Verilog_pratice/HW7/./include+/home/YuChengWang/Verilog_pratice/HW7/./sim
	+define+prog0
	-define CYCLE=20.0
	-define MAX=100000
	+access+r
	+prog_path=/home/YuChengWang/Verilog_pratice/HW7/./sim/prog0
	+nc64bit

   User defined plus("+") options:
	+prog_path=/home/YuChengWang/Verilog_pratice/HW7/./sim/prog0

Recompiling... reason: file '../src/top.sv' is newer than expected.
	expected: Tue Jul 26 17:26:50 2022
	actual:   Tue Jul 26 17:41:28 2022
file: /home/YuChengWang/Verilog_pratice/HW7/./sim/top_tb.sv
`define CYCLE 20.0 // Cycle time
                                |
ncvlog: *W,MACNDF (/home/YuChengWang/Verilog_pratice/HW7/./sim/top_tb.sv,2|32): The text macro 'CYCLE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define MAX 100000 // Max cycle number
                                      |
ncvlog: *W,MACNDF (/home/YuChengWang/Verilog_pratice/HW7/./sim/top_tb.sv,3|38): The text macro 'MAX' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
	module worklib.RegisterFile:sv
		errors: 0, warnings: 0
	module worklib.top:sv
		errors: 0, warnings: 0
    $value$plusargs("prog_path=%s", prog_path);
                  |
ncvlog: *W,NOSYST (/home/YuChengWang/Verilog_pratice/HW7/./sim/top_tb.sv,39|18): System function '$value$plusargs' invoked as a task. Return value will be ignored.
      $fscanf(gf, "%h\n", GOLDEN[num]);
            |
ncvlog: *W,NOSYST (/home/YuChengWang/Verilog_pratice/HW7/./sim/top_tb.sv,54|12): System function '$fscanf' invoked as a task. Return value will be ignored.
ncvlog: *W,SPDUSD: Include directory /home/YuChengWang/Verilog_pratice/HW7/./include given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 3
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
    IF IF(
        |
ncelab: *W,CUVWSP (../src/top.sv,22|8): 1 output port was not connected:
ncelab: (../src/IF.sv,15): PC_out

	Top level design units:
		$unit_0x3c76443d
		RegisterFile
		ID
		BranchCtrl
		HazardCtrl
		top_tb
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
    $readmemh({prog_path, "/main0.hex"}, TOP.DM1.i_SRAM.Memory_byte0); 
                                                                   |
ncelab: *E,CUVUNF (../sim/top_tb.sv,43|67): Hierarchical name component lookup failed at 'DM1'.
    $readmemh({prog_path, "/main1.hex"}, TOP.DM1.i_SRAM.Memory_byte1); 
                                                                   |
ncelab: *E,CUVUNF (../sim/top_tb.sv,45|67): Hierarchical name component lookup failed at 'DM1'.
    $readmemh({prog_path, "/main2.hex"}, TOP.DM1.i_SRAM.Memory_byte2); 
                                                                   |
ncelab: *E,CUVUNF (../sim/top_tb.sv,47|67): Hierarchical name component lookup failed at 'DM1'.
    $readmemh({prog_path, "/main3.hex"}, TOP.DM1.i_SRAM.Memory_byte3); 
                                                                   |
ncelab: *E,CUVUNF (../sim/top_tb.sv,49|67): Hierarchical name component lookup failed at 'DM1'.
    wait(`mem_word(`SIM_END) == `SIM_END_CODE);
                           |
ncelab: *E,CUVUNF (../sim/top_tb.sv,59|27): Hierarchical name component lookup failed at 'DM1'.
    wait(`mem_word(`SIM_END) == `SIM_END_CODE);
                           |
ncelab: *E,CUVUNF (../sim/top_tb.sv,59|27): Hierarchical name component lookup failed at 'DM1'.
    wait(`mem_word(`SIM_END) == `SIM_END_CODE);
                           |
ncelab: *E,CUVUNF (../sim/top_tb.sv,59|27): Hierarchical name component lookup failed at 'DM1'.
    wait(`mem_word(`SIM_END) == `SIM_END_CODE);
                           |
ncelab: *E,CUVUNF (../sim/top_tb.sv,59|27): Hierarchical name component lookup failed at 'DM1'.
      if (`mem_word(`TEST_START + i) !== GOLDEN[i])
                                   |
ncelab: *E,CUVUNF (../sim/top_tb.sv,65|35): Hierarchical name component lookup failed at 'DM1'.
      if (`mem_word(`TEST_START + i) !== GOLDEN[i])
                                   |
ncelab: *E,CUVUNF (../sim/top_tb.sv,65|35): Hierarchical name component lookup failed at 'DM1'.
      if (`mem_word(`TEST_START + i) !== GOLDEN[i])
                                   |
ncelab: *E,CUVUNF (../sim/top_tb.sv,65|35): Hierarchical name component lookup failed at 'DM1'.
      if (`mem_word(`TEST_START + i) !== GOLDEN[i])
                                   |
ncelab: *E,CUVUNF (../sim/top_tb.sv,65|35): Hierarchical name component lookup failed at 'DM1'.
        $display("DM[%4d] = %h, expect = %h", `TEST_START + i, `mem_word(`TEST_START + i), GOLDEN[i]);
                                                                                        |
ncelab: *E,CUVUNF (../sim/top_tb.sv,67|88): Hierarchical name component lookup failed at 'DM1'.
        $display("DM[%4d] = %h, expect = %h", `TEST_START + i, `mem_word(`TEST_START + i), GOLDEN[i]);
                                                                                        |
ncelab: *E,CUVUNF (../sim/top_tb.sv,67|88): Hierarchical name component lookup failed at 'DM1'.
        $display("DM[%4d] = %h, expect = %h", `TEST_START + i, `mem_word(`TEST_START + i), GOLDEN[i]);
                                                                                        |
ncelab: *E,CUVUNF (../sim/top_tb.sv,67|88): Hierarchical name component lookup failed at 'DM1'.
        $display("DM[%4d] = %h, expect = %h", `TEST_START + i, `mem_word(`TEST_START + i), GOLDEN[i]);
                                                                                        |
ncelab: *E,CUVUNF (../sim/top_tb.sv,67|88): Hierarchical name component lookup failed at 'DM1'.
        $display("DM[%4d] = %h, pass", `TEST_START + i, `mem_word(`TEST_START + i));
                                                                                 |
ncelab: *E,CUVUNF (../sim/top_tb.sv,72|81): Hierarchical name component lookup failed at 'DM1'.
        $display("DM[%4d] = %h, pass", `TEST_START + i, `mem_word(`TEST_START + i));
                                                                                 |
ncelab: *E,CUVUNF (../sim/top_tb.sv,72|81): Hierarchical name component lookup failed at 'DM1'.
        $display("DM[%4d] = %h, pass", `TEST_START + i, `mem_word(`TEST_START + i));
                                                                                 |
ncelab: *E,CUVUNF (../sim/top_tb.sv,72|81): Hierarchical name component lookup failed at 'DM1'.
        $display("DM[%4d] = %h, pass", `TEST_START + i, `mem_word(`TEST_START + i));
                                                                                 |
ncelab: *E,CUVUNF (../sim/top_tb.sv,72|81): Hierarchical name component lookup failed at 'DM1'.
      if (`mem_word(`TEST_START + i) !== GOLDEN[i])
                                   |
ncelab: *E,CUVUNF (../sim/top_tb.sv,95|35): Hierarchical name component lookup failed at 'DM1'.
      if (`mem_word(`TEST_START + i) !== GOLDEN[i])
                                   |
ncelab: *E,CUVUNF (../sim/top_tb.sv,95|35): Hierarchical name component lookup failed at 'DM1'.
      if (`mem_word(`TEST_START + i) !== GOLDEN[i])
                                   |
ncelab: *E,CUVUNF (../sim/top_tb.sv,95|35): Hierarchical name component lookup failed at 'DM1'.
      if (`mem_word(`TEST_START + i) !== GOLDEN[i])
                                   |
ncelab: *E,CUVUNF (../sim/top_tb.sv,95|35): Hierarchical name component lookup failed at 'DM1'.
        $display("DM[%4d] = %h, expect = %h", `TEST_START + i, `mem_word(`TEST_START + i), GOLDEN[i]);
                                                                                        |
ncelab: *E,CUVUNF (../sim/top_tb.sv,97|88): Hierarchical name component lookup failed at 'DM1'.
        $display("DM[%4d] = %h, expect = %h", `TEST_START + i, `mem_word(`TEST_START + i), GOLDEN[i]);
                                                                                        |
ncelab: *E,CUVUNF (../sim/top_tb.sv,97|88): Hierarchical name component lookup failed at 'DM1'.
        $display("DM[%4d] = %h, expect = %h", `TEST_START + i, `mem_word(`TEST_START + i), GOLDEN[i]);
                                                                                        |
ncelab: *E,CUVUNF (../sim/top_tb.sv,97|88): Hierarchical name component lookup failed at 'DM1'.
        $display("DM[%4d] = %h, expect = %h", `TEST_START + i, `mem_word(`TEST_START + i), GOLDEN[i]);
                                                                                        |
ncelab: *E,CUVUNF (../sim/top_tb.sv,97|88): Hierarchical name component lookup failed at 'DM1'.
        $display("DM[%4d] = %h, pass", `TEST_START + i, `mem_word(`TEST_START + i));
                                                                                 |
ncelab: *E,CUVUNF (../sim/top_tb.sv,102|81): Hierarchical name component lookup failed at 'DM1'.
        $display("DM[%4d] = %h, pass", `TEST_START + i, `mem_word(`TEST_START + i));
                                                                                 |
ncelab: *E,CUVUNF (../sim/top_tb.sv,102|81): Hierarchical name component lookup failed at 'DM1'.
        $display("DM[%4d] = %h, pass", `TEST_START + i, `mem_word(`TEST_START + i));
                                                                                 |
ncelab: *E,CUVUNF (../sim/top_tb.sv,102|81): Hierarchical name component lookup failed at 'DM1'.
        $display("DM[%4d] = %h, pass", `TEST_START + i, `mem_word(`TEST_START + i));
                                                                                 |
ncelab: *E,CUVUNF (../sim/top_tb.sv,102|81): Hierarchical name component lookup failed at 'DM1'.
    $display("SIM_END(%5d) = %h, expect = %h", `SIM_END, `mem_word(`SIM_END), `SIM_END_CODE);
                                                                           |
ncelab: *E,CUVUNF (../sim/top_tb.sv,105|75): Hierarchical name component lookup failed at 'DM1'.
    $display("SIM_END(%5d) = %h, expect = %h", `SIM_END, `mem_word(`SIM_END), `SIM_END_CODE);
                                                                           |
ncelab: *E,CUVUNF (../sim/top_tb.sv,105|75): Hierarchical name component lookup failed at 'DM1'.
    $display("SIM_END(%5d) = %h, expect = %h", `SIM_END, `mem_word(`SIM_END), `SIM_END_CODE);
                                                                           |
ncelab: *E,CUVUNF (../sim/top_tb.sv,105|75): Hierarchical name component lookup failed at 'DM1'.
    $display("SIM_END(%5d) = %h, expect = %h", `SIM_END, `mem_word(`SIM_END), `SIM_END_CODE);
                                                                           |
ncelab: *E,CUVUNF (../sim/top_tb.sv,105|75): Hierarchical name component lookup failed at 'DM1'.
irun: *E,ELBERR: Error during elaboration (status 1), exiting.
TOOL:	irun(64)	15.20-s084: Exiting on Jul 26, 2022 at 18:02:09 CST  (total: 00:00:00)
