#-----------------------------------------------------------
# Vivado v2022.1.2 (64-bit)
# SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
# IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
# Start of session at: Tue Sep 20 11:12:43 2022
# Process ID: 21293
# Current directory: /home/Vedi/Desktop/TEST-ece524Lab2-part5/fifo_buffer/fifo_buffer/fifo_buffer.runs/synth_1
# Command line: vivado -log fifo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo.tcl
# Log file: /home/Vedi/Desktop/TEST-ece524Lab2-part5/fifo_buffer/fifo_buffer/fifo_buffer.runs/synth_1/fifo.vds
# Journal file: /home/Vedi/Desktop/TEST-ece524Lab2-part5/fifo_buffer/fifo_buffer/fifo_buffer.runs/synth_1/vivado.jou
# Running On: localhost.localdomain, OS: Linux, CPU Frequency: 3085.498 MHz, CPU Physical cores: 2, Host memory: 16529 MB
#-----------------------------------------------------------
source fifo.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3006.305 ; gain = 2.020 ; free physical = 6692 ; free virtual = 11169
Command: synth_design -top fifo -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21337
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3006.305 ; gain = 0.000 ; free physical = 6004 ; free virtual = 10458
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fifo' [/home/Vedi/Desktop/TEST-ece524Lab2-part5/src/fifo.vhd:21]
INFO: [Synth 8-638] synthesizing module 'fifo_ctrl' [/home/Vedi/Desktop/TEST-ece524Lab2-part5/src/fifo_ctrl.vhd:16]
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_ctrl' (0#1) [/home/Vedi/Desktop/TEST-ece524Lab2-part5/src/fifo_ctrl.vhd:16]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [/home/Vedi/Desktop/TEST-ece524Lab2-part5/src/reg_file.sv:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (0#1) [/home/Vedi/Desktop/TEST-ece524Lab2-part5/src/reg_file.sv:1]
INFO: [Synth 8-256] done synthesizing module 'fifo' (0#1) [/home/Vedi/Desktop/TEST-ece524Lab2-part5/src/fifo.vhd:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3006.309 ; gain = 0.004 ; free physical = 6200 ; free virtual = 10663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3006.309 ; gain = 0.004 ; free physical = 6254 ; free virtual = 10717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3014.309 ; gain = 8.004 ; free physical = 6255 ; free virtual = 10718
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3014.316 ; gain = 8.012 ; free physical = 6187 ; free virtual = 10655
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3014.316 ; gain = 8.012 ; free physical = 5164 ; free virtual = 9668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                  | Inference | Size (Depth x Width) | Primitives  | 
+------------+-----------------------------+-----------+----------------------+-------------+
|fifo        | reg_file_unit/array_reg_reg | Implied   | 4 x 8                | RAM32M x 2  | 
+------------+-----------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3014.316 ; gain = 8.012 ; free physical = 5041 ; free virtual = 9546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-----------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                  | Inference | Size (Depth x Width) | Primitives  | 
+------------+-----------------------------+-----------+----------------------+-------------+
|fifo        | reg_file_unit/array_reg_reg | Implied   | 4 x 8                | RAM32M x 2  | 
+------------+-----------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3014.316 ; gain = 8.012 ; free physical = 5020 ; free virtual = 9525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3014.316 ; gain = 8.012 ; free physical = 3301 ; free virtual = 7807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3014.316 ; gain = 8.012 ; free physical = 3299 ; free virtual = 7804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3014.316 ; gain = 8.012 ; free physical = 3286 ; free virtual = 7792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3014.316 ; gain = 8.012 ; free physical = 3284 ; free virtual = 7790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3014.316 ; gain = 8.012 ; free physical = 3290 ; free virtual = 7795
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3014.316 ; gain = 8.012 ; free physical = 3289 ; free virtual = 7794
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT2     |     1|
|3     |LUT4     |     4|
|4     |LUT5     |     4|
|5     |RAM32M   |     1|
|6     |RAM32X1D |     2|
|7     |FDCE     |     5|
|8     |FDPE     |     1|
|9     |IBUF     |    12|
|10    |OBUF     |    10|
+------+---------+------+

Report Instance Areas: 
+------+----------------+----------+------+
|      |Instance        |Module    |Cells |
+------+----------------+----------+------+
|1     |top             |          |    41|
|2     |  ctrl_unit     |fifo_ctrl |    15|
|3     |  reg_file_unit |reg_file  |     3|
+------+----------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3014.316 ; gain = 8.012 ; free physical = 3288 ; free virtual = 7794
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3014.316 ; gain = 8.012 ; free physical = 3291 ; free virtual = 7796
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3014.316 ; gain = 8.012 ; free physical = 3291 ; free virtual = 7796
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.316 ; gain = 0.000 ; free physical = 3190 ; free virtual = 7698
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3038.320 ; gain = 0.000 ; free physical = 5859 ; free virtual = 10381
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1 instance 
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

Synth Design complete, checksum: 33593f8b
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 3038.320 ; gain = 32.016 ; free physical = 5993 ; free virtual = 10514
INFO: [Common 17-1381] The checkpoint '/home/Vedi/Desktop/TEST-ece524Lab2-part5/fifo_buffer/fifo_buffer/fifo_buffer.runs/synth_1/fifo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fifo_utilization_synth.rpt -pb fifo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 20 11:13:26 2022...
