Coverage Report by instance with details

=================================================================================
=== Instance: /top/WR_test_if
=== Design Unit: work.wrapper_interface_tested
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         56        56         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/WR_test_if --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                           cs[2-0]           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                      rx_data[9-0]           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                      tx_data[7-0]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         28 
Toggled Node Count   =         28 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (56 of 56 bins)

=================================================================================
=== Instance: /top/WR_ref_if
=== Design Unit: work.wrapper_interface_ref
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10        10         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/WR_ref_if --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                          MISO_ref           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 

Total Node Count     =          5 
Toggled Node Count   =          5 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (10 of 10 bins)

=================================================================================
=== Instance: /top/RAM_if
=== Design Unit: work.ram_interface
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         44        44         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/RAM_if --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                          din[9-0]           1           1                              100.00 
                                         dout[7-0]           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         22 
Toggled Node Count   =         22 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (44 of 44 bins)

=================================================================================
=== Instance: /top/WRAPPER_TESTED/s1
=== Design Unit: work.slave
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        40        39         1    97.50%

================================Branch Details================================

Branch Coverage for instance /top/WRAPPER_TESTED/s1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_tested.sv
------------------------------------CASE Branch------------------------------------
    21                                     28126     Count coming in to CASE
    22              1                       6576     		IDLE: if (SS_n==0)  begin 
    30              1                       4117     		CHK_CMD:  if(SS_n==1) begin
    46              1                      12421     		WRITE: 
    54              1                       3002     		READ_ADD:
    62              1                       2010     	     READ_DATA: if (SS_n==0 ) begin//kont hatet tx fl condotion
    69              1                    ***0***     	     default: ns=IDLE;
Branch totals: 5 hits of 6 branches = 83.33%

------------------------------------IF Branch------------------------------------
    22                                      6576     Count coming in to IF
    22              2                       3571     		IDLE: if (SS_n==0)  begin 
    26              1                       3004     			  else if (SS_n==1)begin
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    30                                      4117     Count coming in to IF
    30              2                         43     		CHK_CMD:  if(SS_n==1) begin
    34              1                       2428     				else if (SS_n==0&&MOSI==0) begin//mosi her the first bit to checkk
    37              1                       1644     			     else if ( SS_n==0&&MOSI==1) begin
                                               2     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    38                                      1644     Count coming in to IF
    38              1                        872     		       	if(read_ad_flag) begin
    41              1                        772     		       	else  begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    47                                     12421     Count coming in to IF
    47              1                      10452     			if (SS_n==0) begin//askkkkkkk
    50              1                       1969     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    55                                      3002     Count coming in to IF
    55              1                        394     			if(SS_n==1)begin
    58              1                       2608     			else  begin//kont hatet tx w shiltha fl condition	
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    62                                      2010     Count coming in to IF
    62              2                       1717     	     READ_DATA: if (SS_n==0 ) begin//kont hatet tx fl condotion
    65              1                        293     	              else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    79                                     12401     Count coming in to IF
    79              1                        779     	if (~rst_n) begin
    82              1                      11622     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    90                                     41454     Count coming in to IF
    90              1                        516     	if(!rst_n) begin
                                           40938     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    96                                     41454     Count coming in to CASE
    97              1                       3901     		IDLE: begin
    104             1                      24421           	WRITE: begin
    116             1                       4661     		READ_ADD: begin
    130             1                       5573     		READ_DATA: begin 	
                                            2898     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    106                                    24421     Count coming in to IF
    106             1                       1791     			if (counter_rx==0 && first_time) begin//from serial to parralel /f insted of zero for nonvlocking edit 
    111             1                      22630     	      	else begin  
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    117                                     4661     Count coming in to IF
    117             1                        332     			if (counter_rx==0&&first_time) begin//from serial to parralel 
    124             1                       4329     	     	else begin  
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    131                                     5573     Count coming in to IF
    131             1                       2376     			if (tx_valid==1) begin
    138             1                       3197     			else  begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    132                                     2376     Count coming in to IF
    132             1                       2112     			  	if(counter_tx<8) begin 
                                             264     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    141                                     3197     Count coming in to IF
    141             1                        279     				if (counter_rx==0) begin//from serial to parralel /f insted of zero for nonvlocking edit 
    145             1                       2918     	      		else begin  
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      10         7         3    70.00%

================================Condition Details================================

Condition Coverage for instance /top/WRAPPER_TESTED/s1 --

  File spi_slave_tested.sv
----------------Focused Condition View-------------------
Line       34 Item    1  (SS_n ~| MOSI)
Condition totals: 1 of 2 input terms covered = 50.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        SS_n         N  '_1' not hit             Hit '_1'
        MOSI         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  SS_n_0                ~MOSI                         
  Row   2:    ***0***  SS_n_1                ~MOSI                         
  Row   3:          1  MOSI_0                ~SS_n                         
  Row   4:          1  MOSI_1                ~SS_n                         

----------------Focused Condition View-------------------
Line       37 Item    1  (~SS_n && MOSI)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        SS_n         N  '_1' not hit             Hit '_1'
        MOSI         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  SS_n_0                MOSI                          
  Row   2:    ***0***  SS_n_1                -                             
  Row   3:    ***0***  MOSI_0                ~SS_n                         
  Row   4:          1  MOSI_1                ~SS_n                         

----------------Focused Condition View-------------------
Line       106 Item    1  ((counter_rx == 0) && first_time)
Condition totals: 2 of 2 input terms covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (counter_rx == 0)         Y
         first_time         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter_rx == 0)_0   -                             
  Row   2:          1  (counter_rx == 0)_1   first_time                    
  Row   3:          1  first_time_0          (counter_rx == 0)             
  Row   4:          1  first_time_1          (counter_rx == 0)             

----------------Focused Condition View-------------------
Line       117 Item    1  ((counter_rx == 0) && first_time)
Condition totals: 2 of 2 input terms covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (counter_rx == 0)         Y
         first_time         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter_rx == 0)_0   -                             
  Row   2:          1  (counter_rx == 0)_1   first_time                    
  Row   3:          1  first_time_0          (counter_rx == 0)             
  Row   4:          1  first_time_1          (counter_rx == 0)             

----------------Focused Condition View-------------------
Line       132 Item    1  (counter_tx < 8)
Condition totals: 1 of 1 input term covered = 100.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (counter_tx < 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter_tx < 8)_0    -                             
  Row   2:          1  (counter_tx < 8)_1    -                             

----------------Focused Condition View-------------------
Line       141 Item    1  (counter_rx == 0)
Condition totals: 1 of 1 input term covered = 100.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
  (counter_rx == 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter_rx == 0)_0   -                             
  Row   2:          1  (counter_rx == 0)_1   -                             


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         8         0   100.00%

================================FSM Details================================

FSM Coverage for instance /top/WRAPPER_TESTED/s1 --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  22                IDLE                   0
  30             CHK_CMD                   1
  62           READ_DATA                   4
  54            READ_ADD                   3
  46               WRITE                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                3826          
                 CHK_CMD                2941          
               READ_DATA                 611          
                READ_ADD                 861          
                   WRITE                4162          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  23                   0                2941          IDLE -> CHK_CMD               
  42                   1                 308          CHK_CMD -> READ_DATA          
  39                   2                 440          CHK_CMD -> READ_ADD           
  35                   3                2107          CHK_CMD -> WRITE              
  31                   4                  86          CHK_CMD -> IDLE               
  66                   5                 308          READ_DATA -> IDLE             
  56                   6                 440          READ_ADD -> IDLE              
  51                   7                2107          WRITE -> IDLE                 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         8         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      45        44         1    97.77%

================================Statement Details================================

Statement Coverage for instance /top/WRAPPER_TESTED/s1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_tested.sv
    1                                                module slave(MISO,MOSI,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);
    2                                                
    3                                                typedef enum  {IDLE , CHK_CMD , WRITE , READ_ADD , READ_DATA} states_e;
    4                                                
    5                                                input MOSI,SS_n,clk,rst_n,tx_valid;
    6                                                input [7:0]tx_data;
    7                                                
    8                                                output  reg MISO ,rx_valid;
    9                                                output reg [9:0] rx_data;
    10                                               
    11                                               reg read_ad_flag;//if 1 the check command will go to the read adress if Zero the heya aret l adress yeb2a hya hatkteb now
    12                                               reg [3:0] counter_tx;
    13                                               reg [3:0]counter_rx=4'b1001;
    14                                               reg [9:0] bus_rx;
    15                                               states_e cs,ns;
    16                                               //new variables 
    17                                               reg first_time;
    18                                               
    19                                               //next state logic
    20              1                      28126     always @(*) begin //ask sensityvityy listttttt????????? //edit incomplete sensitivity list.
    21                                               	case(cs)
    22                                               		IDLE: if (SS_n==0)  begin 
    23              1                       3571     		        ns=CHK_CMD;
    24                                               			  end 
    25                                               
    26                                               			  else if (SS_n==1)begin
    27              1                       3004     			     ns=IDLE;
    28                                               			  end
    29                                               
    30                                               		CHK_CMD:  if(SS_n==1) begin
    31              1                         43     					ns=IDLE;
    32                                               
    33                                               				end
    34                                               				else if (SS_n==0&&MOSI==0) begin//mosi her the first bit to checkk
    35              1                       2428     				     ns =WRITE;
    36                                               			     end
    37                                               			     else if ( SS_n==0&&MOSI==1) begin
    38                                               		       	if(read_ad_flag) begin
    39              1                        872     		       	    	ns=READ_ADD;
    40                                               		       	end 
    41                                               		       	else  begin
    42              1                        772     		       	    	ns=READ_DATA;
    43                                               		       	end
    44                                               			       end
    45                                               
    46                                               		WRITE: 
    47                                               			if (SS_n==0) begin//askkkkkkk
    48              1                      10452     		          ns=WRITE;
    49                                               			end
    50                                               			else begin
    51              1                       1969     			     ns=IDLE;
    52                                               		     end
    53                                               
    54                                               		READ_ADD:
    55                                               			if(SS_n==1)begin
    56              1                        394     				ns=IDLE;
    57                                               			end
    58                                               			else  begin//kont hatet tx w shiltha fl condition	
    59              1                       2608     				ns=READ_ADD; 	       	   
    60                                               		     end
    61                                               
    62                                               	     READ_DATA: if (SS_n==0 ) begin//kont hatet tx fl condotion
    63              1                       1717     	    	        ns=READ_DATA;
    64                                               	               end
    65                                               	              else begin
    66              1                        293     	              	ns=IDLE;
    67                                               	              end
    68                                               
    69              1                    ***0***     	     default: ns=IDLE;
    70                                               
    71                                                     endcase
    72                                                end
    73                                               
    74                                               
    75                                               
    76                                               
    77                                                //state memory
    78              1                      12401      always @(posedge clk or negedge rst_n) begin
    79                                               	if (~rst_n) begin
    80              1                        779     		cs=IDLE;
    81                                               	end
    82                                               	else begin
    83              1                      11622     		cs<=ns;
    84                                               	end
    85                                               end 
    86                                               
    87                                               
    88                                               //output logic
    89              1                      41454     always @(posedge clk or negedge rst_n) begin
    90                                               	if(!rst_n) begin
    91              1                        516     		read_ad_flag<=1;
    92              1                        516     		rx_data<=0;
    93              1                        516     		rx_valid<=0;
    94              1                        516     		MISO<=0;
    95                                               	end
    96                                               	case (cs)
    97                                               		IDLE: begin
    98              1                       3901     			 rx_data<=10'b00000_00000;//ask
    99              1                       3901     			 counter_tx<=4'b0111;
    100             1                       3901     			 counter_rx<=4'b1001;
    101             1                       3901     			 rx_valid<=0;
    102             1                       3901     			 first_time<=1;
    103                                              		end
    104                                                    	WRITE: begin
    105                                                    		
    106                                              			if (counter_rx==0 && first_time) begin//from serial to parralel /f insted of zero for nonvlocking edit 
    107             1                       1791     	     		rx_valid<=1;
    108             1                       1791     	     		rx_data<={bus_rx,MOSI};  ///edited :: mising bit in rx_data.
    109             1                       1791     	     		first_time<=0;
    110                                              	          end
    111                                              	      	else begin  
    112             1                      22630     			   	bus_rx<= {bus_rx,MOSI}; //edited to use shift register
    113             1                      22630     			    	counter_rx<=counter_rx-1;
    114                                              		   	end
    115                                                 		end
    116                                              		READ_ADD: begin
    117                                              			if (counter_rx==0&&first_time) begin//from serial to parralel 
    118             1                        332     	     		rx_valid<=1;
    119             1                        332     	     		rx_data<={bus_rx,MOSI};  ///edited :: mising bit in rx_data.
    120                                              	     
    121             1                        332     	     		read_ad_flag<=0;
    122             1                        332     	     		first_time=0;
    123                                              	          end
    124                                              	     	else begin  
    125             1                       4329     		   		bus_rx<= {bus_rx,MOSI}; //edited to use shift register
    126             1                       4329     		    		counter_rx<=counter_rx-1;
    127                                              		   	end
    128                                              		end
    129                                              
    130                                              		READ_DATA: begin 	
    131                                              			if (tx_valid==1) begin
    132                                              			  	if(counter_tx<8) begin 
    133             1                       2112     					   MISO<=tx_data[counter_tx];
    134             1                       2112     					   counter_tx<=counter_tx-1;
    135                                              				end	
    136             1                       2376     				read_ad_flag=1;//added line
    137                                              			end
    138                                              			else  begin
    139                                              			//	MISO=0;
    140                                              				//added part to make rx_data has a value 
    141                                              				if (counter_rx==0) begin//from serial to parralel /f insted of zero for nonvlocking edit 
    142             1                        279     	     		rx_data<={bus_rx,MOSI};  ///edited :: mising bit in rx_data.
    143             1                        279     	     		counter_rx<=4'b1001;
    144                                              	        		end
    145                                              	      		else begin  
    146             1                       2918     		   			bus_rx<= {bus_rx,MOSI}; //edited to use shift register
    147             1                       2918     		    			counter_rx<=counter_rx-1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        100       100         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/WRAPPER_TESTED/s1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                       bus_rx[9-0]           1           1                              100.00 
                                               clk           1           1                              100.00 
                                   counter_rx[3-0]           1           1                              100.00 
                                   counter_tx[3-0]           1           1                              100.00 
                                                cs               ENUM type       Value       Count 
                                                                      IDLE           4      100.00 
                                                                   CHK_CMD           5      100.00 
                                                                     WRITE           3      100.00 
                                                                  READ_ADD           1      100.00 
                                                                 READ_DATA           1      100.00 
                                        first_time           1           1                              100.00 
                                                ns               ENUM type       Value       Count 
                                                                      IDLE           4      100.00 
                                                                   CHK_CMD           5      100.00 
                                                                     WRITE           4      100.00 
                                                                  READ_ADD           1      100.00 
                                                                 READ_DATA           1      100.00 
                                      read_ad_flag           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                      rx_data[9-0]           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                      tx_data[0-7]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         55 
Toggled Node Count   =         55 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (100 of 100 bins)

=================================================================================
=== Instance: /top/WRAPPER_TESTED/R1
=== Design Unit: work.Dual_port_RAM
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        15        14         1    93.33%

================================Branch Details================================

Branch Coverage for instance /top/WRAPPER_TESTED/R1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Dual_port_RAM.v
------------------------------------IF Branch------------------------------------
    14                                      8185     Count coming in to IF
    14              1                        508     	if (!rst_n) begin
    20              1                       7677     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    24                                      7677     Count coming in to IF
    24              1                       4223         if(rx_valid==1)begin
                                            3454     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    25                                      4223     Count coming in to IF
    25              1                       3650             if(din[9]==0)begin
                                             573     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    27                                      3650     Count coming in to IF
    27              1                       1901                   if(din[8]==0)begin
    31              1                       1749                    else if( din[8]==1)begin
                                         ***0***     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    36                                      4223     Count coming in to IF
    36              1                        573             if(din[9]==1)begin
                                            3650     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    37                                       573     Count coming in to IF
    37              1                        537                 if (din[8]==0) begin
                                              36     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    44                                      7677     Count coming in to IF
    44              1                        568         if(din[9:8]==2'b11)begin
    50              1                       7109         else 
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /top/WRAPPER_TESTED/R1 --

  File Dual_port_RAM.v
----------------Focused Condition View-------------------
Line       44 Item    1  (din[9:8] == 3)
Condition totals: 1 of 1 input term covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (din[9:8] == 3)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (din[9:8] == 3)_0     -                             
  Row   2:          1  (din[9:8] == 3)_1     -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        14         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/WRAPPER_TESTED/R1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Dual_port_RAM.v
    1                                                module Dual_port_RAM(clk,rst_n,rx_valid,din,dout,tx_valid);
    2                                                parameter MEM_DEPTH=256;
    3                                                parameter ADDR_SIZE=8;
    4                                                input [9:0]din;
    5                                                input clk,rst_n,rx_valid;
    6                                                output reg tx_valid;
    7                                                
    8                                                output reg [7:0]dout;
    9                                                
    10                                               reg [ADDR_SIZE-1:0] mem [MEM_DEPTH-1:0];
    11                                               //reg[ADDR_SIZE-1:0] temp_adr;
    12                                               reg[ADDR_SIZE-1:0] wr_ptr,rd_ptr ; ///added 
    13              1                       8185     always @(posedge clk or negedge rst_n) begin
    14                                               	if (!rst_n) begin
    15              1                        508     		dout<=8'b0000_0000;
    16              1                        508     		tx_valid<=0;
    17              1                        508     		wr_ptr<=0;
    18              1                        508     		rd_ptr<=0;
    19                                               	end
    20                                               	else begin
    21                                               		
    22                                               	
    23                                               
    24                                                   if(rx_valid==1)begin
    25                                                       if(din[9]==0)begin
    26                                               
    27                                                             if(din[8]==0)begin
    28              1                       1901                   		 wr_ptr<=din[7:0];//keda ha write address fel memory
    29              1                       1901                   		 tx_valid<=0;
    30                                                              end
    31                                                              else if( din[8]==1)begin
    32              1                       1749                        mem[wr_ptr]<=din[7:0];// hna hy write data fel address
    33              1                       1749                        tx_valid<=0;
    34                                                               end
    35                                                       end
    36                                                       if(din[9]==1)begin
    37                                                           if (din[8]==0) begin
    38              1                        537                       rd_ptr<= din[7:0];
    39              1                        537                       tx_valid<=0;
    40                                                       	end
    41                                                       end
    42                                                   end
    43                                               ///end in here and put the last possiblity alone
    44                                                   if(din[9:8]==2'b11)begin
    45              1                        568                  dout[7:0]<= mem[rd_ptr];
    46              1                        568                  tx_valid<=1;
    47                                                            
    48                                                   end
    49                                                   //added part to make tx_valid=0
    50                                                   else 
    51              1                       7109         	tx_valid<=0;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         76        76         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/WRAPPER_TESTED/R1 --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                          din[0-9]           1           1                              100.00 
                                         dout[7-0]           1           1                              100.00 
                                       rd_ptr[7-0]           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                          tx_valid           1           1                              100.00 
                                       wr_ptr[7-0]           1           1                              100.00 

Total Node Count     =         38 
Toggled Node Count   =         38 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (76 of 76 bins)

=================================================================================
=== Instance: /top/WRAPPER_TESTED
=== Design Unit: work.SPI_wraper_tested
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/WRAPPER_TESTED --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_wrapper_tested.sv
    1                                                module SPI_wraper_tested (wrapper_interface_tested.WR_TEST WR_test_if);
    2                                                
    3                                                logic MOSI;
    4                                                logic SS_n,clk,rst_n;
    5                                                logic MISO;
    6                                                
    7                                                /*-------------------------------------------------------
    8                                                -- ASSIGNING VARIABELS TO INTERFACE
    9                                                -------------------------------------------------------*/
    10                                               
    11              1                      12989     assign MOSI  = WR_test_if.MOSI;
    12              1                       6001     assign SS_n  = WR_test_if.SS_n;
    13              1                      84576     assign clk   = WR_test_if.clk;
    14              1                        509     assign rst_n = WR_test_if.rst_n;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/WRAPPER_TESTED --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                  rx_data_din[0-9]           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                 tx_data_dout[0-7]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /top/WRAPPER_REF/slave
=== Design Unit: work.spi_slave_2
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        38        38         0   100.00%

================================Branch Details================================

Branch Coverage for instance /top/WRAPPER_REF/slave

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_a.sv
------------------------------------IF Branch------------------------------------
    22                                     12130     Count coming in to IF
    22              1                        508     	if (!rst_n) begin
    25              1                      11622     	else  begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    31                                     28506     Count coming in to CASE
    32              1                       6713     		IDLE : begin
    38              1                       4160     		CHK_CMD : begin
    50              1                      12559     		WRITE:begin
    57              1                       3048     		READ_ADD:begin
    64              1                       2025     		READ_DATA:begin
    70              1                          1     		default: ns=IDLE;
Branch totals: 6 hits of 6 branches = 100.00%

------------------------------------IF Branch------------------------------------
    33                                      6713     Count coming in to IF
    33              1                       3589     			if(SS_n || !rst_n) 
    35              1                       3124     			else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    39                                      4160     Count coming in to IF
    39              1                         46     			if(SS_n) 
    41              1                       4114     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    42                                      4114     Count coming in to IF
    42              1                       2454     				if(!MOSI)
    44              1                        777     				else if(addr_available)
    46              1                        883     				else 
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    51                                     12559     Count coming in to IF
    51              1                      10588     			if(!SS_n)
    53              1                       1971     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    58                                      3048     Count coming in to IF
    58              1                       2653     			if(!SS_n )
    60              1                        395     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    65                                      2025     Count coming in to IF
    65              1                       1729     			if( !SS_n )
    67              1                        296     			else
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                     41255     Count coming in to IF
    75              1                        462     	if(!rst_n)begin
                                           40793     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    83                                     41255     Count coming in to CASE
    84              1                       3847     		IDLE:begin
    91              1                      24421     		WRITE:begin
    107             1                       4661     		READ_ADD:begin
    125             1                       5428     		READ_DATA:begin
                                            2898     All False Count
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    92                                     24421     Count coming in to IF
    92              1                       5199     			if(counter >9 ) begin
    96              1                       1791     			else if(counter == 9 ) begin
    101             1                      17431     			else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                     4661     Count coming in to IF
    109             1                        924     			if(counter > 9 ) begin
    113             1                        332     			else if(counter == 9 ) begin
    119             1                       3405     			else begin
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    127                                     5428     Count coming in to IF
    127             1                       1848     			if(tx_valid&& counter_2<7) begin
    132             1                        383     			else if(tx_valid)
    134             1                        274     			else if(counter == 9 ) begin
    139             1                       2923     			else begin
Branch totals: 4 hits of 4 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       9         9         0   100.00%

================================Condition Details================================

Condition Coverage for instance /top/WRAPPER_REF/slave --

  File spi_slave_a.sv
----------------Focused Condition View-------------------
Line       33 Item    1  (SS_n || ~rst_n)
Condition totals: 2 of 2 input terms covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        SS_n         Y
       rst_n         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  SS_n_0                rst_n                         
  Row   2:          1  SS_n_1                -                             
  Row   3:          1  rst_n_0               ~SS_n                         
  Row   4:          1  rst_n_1               ~SS_n                         

----------------Focused Condition View-------------------
Line       92 Item    1  (counter > 9)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 9)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 9)_0       -                             
  Row   2:          1  (counter > 9)_1       -                             

----------------Focused Condition View-------------------
Line       96 Item    1  (counter == 9)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 9)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 9)_0      -                             
  Row   2:          1  (counter == 9)_1      -                             

----------------Focused Condition View-------------------
Line       109 Item    1  (counter > 9)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (counter > 9)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter > 9)_0       -                             
  Row   2:          1  (counter > 9)_1       -                             

----------------Focused Condition View-------------------
Line       113 Item    1  (counter == 9)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 9)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 9)_0      -                             
  Row   2:          1  (counter == 9)_1      -                             

----------------Focused Condition View-------------------
Line       127 Item    1  (tx_valid && (counter_2 < 7))
Condition totals: 2 of 2 input terms covered = 100.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
         tx_valid         Y
  (counter_2 < 7)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  tx_valid_0            -                             
  Row   2:          1  tx_valid_1            (counter_2 < 7)               
  Row   3:          1  (counter_2 < 7)_0     tx_valid                      
  Row   4:          1  (counter_2 < 7)_1     tx_valid                      

----------------Focused Condition View-------------------
Line       134 Item    1  (counter == 9)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (counter == 9)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (counter == 9)_0      -                             
  Row   2:          1  (counter == 9)_1      -                             


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         5         0   100.00%
    FSM Transitions                  8         8         0   100.00%

================================FSM Details================================

FSM Coverage for instance /top/WRAPPER_REF/slave --

FSM_ID: cs
    Current State Object : cs
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
  32                IDLE                   0
  38             CHK_CMD                   1
  57            READ_ADD                   3
  64           READ_DATA                   2
  50               WRITE                   4
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                3555          
                 CHK_CMD                2941          
                READ_ADD                 861          
               READ_DATA                 611          
                   WRITE                4162          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
  36                   0                2941          IDLE -> CHK_CMD               
  47                   1                 440          CHK_CMD -> READ_ADD           
  45                   2                 308          CHK_CMD -> READ_DATA          
  43                   3                2107          CHK_CMD -> WRITE              
  40                   4                  86          CHK_CMD -> IDLE               
  61                   5                 440          READ_ADD -> IDLE              
  68                   6                 308          READ_DATA -> IDLE             
  54                   7                2107          WRITE -> IDLE                 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions              8         8         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      53        53         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/WRAPPER_REF/slave --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_slave_a.sv
    3                                                module spi_slave_2(MOSI,MISO,SS_n,clk,rst_n,rx_data,rx_valid,tx_data,tx_valid);
    4                                                input MOSI,clk,rst_n,SS_n,tx_valid;
    5                                                input [7:0] tx_data;
    6                                                output reg MISO,rx_valid;
    7                                                output reg [9:0] rx_data;
    8                                                reg [9:0] bus;
    9                                                parameter IDLE=3'b000;
    10                                               parameter CHK_CMD=3'b001;
    11                                               parameter READ_DATA=3'b010;
    12                                               parameter READ_ADD=3'b011;
    13                                               parameter WRITE=3'b100;
    14                                               (* fsm_encoding = "gray" *)
    15                                               logic [2:0] cs,ns;
    16                                               reg addr_available;
    17                                               reg [3:0] counter;
    18                                               reg [4:0]counter_2;
    19                                               
    20                                               // state memory logic 
    21              1                      12130     always @(posedge clk or negedge rst_n) begin
    22                                               	if (!rst_n) begin
    23              1                        508     		cs<=IDLE;
    24                                               	end
    25                                               	else  begin
    26              1                      11622     		cs<=ns;
    27                                               	end
    28                                               end
    29                                               //next state logic
    30              1                      28506     always @(* ) begin
    31                                               	case(cs)
    32                                               		IDLE : begin
    33                                               			if(SS_n || !rst_n) 
    34              1                       3589     				ns=IDLE;
    35                                               			else 
    36              1                       3124     				ns=CHK_CMD;	
    37                                               		end
    38                                               		CHK_CMD : begin
    39                                               			if(SS_n) 
    40              1                         46     				ns=IDLE;
    41                                               			else begin
    42                                               				if(!MOSI)
    43              1                       2454     					ns=WRITE;
    44                                               				else if(addr_available)
    45              1                        777     					ns=READ_DATA;
    46                                               				else 
    47              1                        883     					ns=READ_ADD;
    48                                               			end
    49                                               		end
    50                                               		WRITE:begin
    51                                               			if(!SS_n)
    52              1                      10588     				ns=WRITE ;
    53                                               			else begin
    54              1                       1971     				ns=IDLE;	
    55                                               			end
    56                                               		end
    57                                               		READ_ADD:begin
    58                                               			if(!SS_n )
    59              1                       2653     				ns=READ_ADD ;
    60                                               			else begin
    61              1                        395     				ns=IDLE;	
    62                                               			end
    63                                               		end
    64                                               		READ_DATA:begin
    65                                               			if( !SS_n )
    66              1                       1729     				ns=READ_DATA;
    67                                               			else
    68              1                        296     				ns=IDLE;
    69                                               		end
    70              1                          1     		default: ns=IDLE;
    71                                               	endcase
    72                                               end
    73                                               //output logic 
    74              1                      41255     always @(posedge clk ) begin
    75                                               	if(!rst_n)begin
    76              1                        462     		addr_available<=0;
    77              1                        462     		rx_data<=0;
    78              1                        462     		rx_valid<=0;
    79              1                        462     		counter<=0;
    80              1                        462     		counter_2<=0;
    81              1                        462     		MISO<=0;
    82                                               	end
    83                                               	case(cs)
    84                                               		IDLE:begin
    85              1                       3847     			rx_valid<=0;
    86              1                       3847     			counter<=0;
    87              1                       3847     			rx_data<=0;
    88              1                       3847     			counter_2<=0;
    89                                               
    90                                               		end
    91                                               		WRITE:begin
    92                                               			if(counter >9 ) begin
    93              1                       5199     				rx_valid<=1;
    94              1                       5199     				counter<=counter+1;
    95                                               			end
    96                                               			else if(counter == 9 ) begin
    97              1                       1791     				rx_valid<=1;
    98              1                       1791     				rx_data<={bus,MOSI};
    99              1                       1791     				counter<=counter+1;
    100                                              			end
    101                                              			else begin
    102                                              		//		rx_valid<=0;
    103             1                      17431     				bus<={bus,MOSI};
    104             1                      17431     				counter<=counter+1;
    105                                              			end
    106                                              		end
    107                                              		READ_ADD:begin
    108                                              			
    109                                              			if(counter > 9 ) begin
    110             1                        924     				rx_valid<=1;
    111             1                        924     				counter<=counter+1;
    112                                              			end
    113                                              			else if(counter == 9 ) begin
    114             1                        332     				rx_valid<=1;
    115             1                        332     				rx_data<={bus,MOSI};
    116             1                        332     				counter<=counter+1;
    117             1                        332     				addr_available<=1;
    118                                              			end
    119                                              			else begin
    120             1                       3405     				rx_valid<=0;
    121             1                       3405     				bus<={bus,MOSI};
    122             1                       3405     				counter<=counter+1;
    123                                              			end
    124                                              		end
    125                                              		READ_DATA:begin
    126                                              		//	addr_available<=0;
    127                                              			if(tx_valid&& counter_2<7) begin
    128             1                       1848     				counter_2<=counter_2+1;
    129             1                       1848     				MISO<=tx_data[7-counter_2];
    130             1                       1848     				addr_available<=0;
    131                                              			end
    132                                              			else if(tx_valid)
    133             1                        383     				MISO<=tx_data[0];
    134                                              			else if(counter == 9 ) begin
    135                                              			//	rx_valid<=1;
    136             1                        274     				rx_data<={bus,MOSI};
    137             1                        274     				counter<=counter+1;
    138                                              			end
    139                                              			else begin
    140             1                       2923     				rx_valid<=0;
    141             1                       2923     				bus<={bus,MOSI};
    142             1                       2923     				counter<=counter+1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        102        98         4    96.07%

================================Toggle Details================================

Toggle Coverage for instance /top/WRAPPER_REF/slave --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                    addr_available           1           1                              100.00 
                                          bus[9-0]           1           1                              100.00 
                                               clk           1           1                              100.00 
                                      counter[3-0]           1           1                              100.00 
                                    counter_2[4-3]           0           0                                0.00 
                                    counter_2[2-0]           1           1                              100.00 
                                           cs[2-0]           1           1                              100.00 
                                           ns[2-0]           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                      rx_data[9-0]           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                      tx_data[0-7]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         51 
Toggled Node Count   =         49 
Untoggled Node Count =          2 

Toggle Coverage      =      96.07% (98 of 102 bins)

=================================================================================
=== Instance: /top/WRAPPER_REF/memory
=== Design Unit: work.ram
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        13        11         2    84.61%

================================Branch Details================================

Branch Coverage for instance /top/WRAPPER_REF/memory

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram.sv
------------------------------------IF Branch------------------------------------
    11                                      8181     Count coming in to IF
    11              1                        508     	if (!rst_n) begin
    17              1                       7673     	else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    18                                      7673     Count coming in to CASE
    19              1                       4814     			2'b00:begin
    24              1                       1749     			2'b01:begin
    29              1                        544     			2'b10:begin
    34              1                        566     			2'b11:begin
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    20                                      4814     Count coming in to IF
    20              1                       1901     				if(rx_valid)
                                            2913     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    25                                      1749     Count coming in to IF
    25              1                       1749     				if(rx_valid)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    30                                       544     Count coming in to IF
    30              1                        537     				if(rx_valid)
                                               7     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/WRAPPER_REF/memory --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File ram.sv
    1                                                module ram (din,clk,rst_n,rx_valid,dout,tx_valid);
    2                                                parameter MEM_DEPTH=256;
    3                                                parameter ADDR_SIZE=8;
    4                                                input clk,rst_n,rx_valid;
    5                                                input [ADDR_SIZE+1:0]din; 
    6                                                output reg [ADDR_SIZE-1:0]dout;
    7                                                output reg tx_valid;
    8                                                reg [ADDR_SIZE-1:0] mem [MEM_DEPTH-1:0];
    9                                                reg [ADDR_SIZE-1:0]wr_addr,rd_addr;
    10              1                       8181     always @(posedge clk or negedge rst_n) begin
    11                                               	if (!rst_n) begin
    12              1                        508     		dout<=0;
    13              1                        508     		tx_valid<=0;
    14              1                        508     		wr_addr<=0;
    15              1                        508     		rd_addr<=0;
    16                                               	end
    17                                               	else begin
    18                                               		case (din[ADDR_SIZE+1:8]) 
    19                                               			2'b00:begin
    20                                               				if(rx_valid)
    21              1                       1901     					wr_addr<=din[ADDR_SIZE-1:0];
    22              1                       4814     					tx_valid<=0;
    23                                               			end
    24                                               			2'b01:begin
    25                                               				if(rx_valid)
    26              1                       1749     					mem[wr_addr]<=din[ADDR_SIZE-1:0];
    27              1                       1749     					tx_valid<=0;
    28                                               			end
    29                                               			2'b10:begin
    30                                               				if(rx_valid)
    31              1                        537     					rd_addr<=din[ADDR_SIZE-1:0];
    32              1                        544     					tx_valid<=0;
    33                                               			end
    34                                               			2'b11:begin
    35              1                        566     				dout<=mem[rd_addr];
    36              1                        566     				tx_valid<=1;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         76        76         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/WRAPPER_REF/memory --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 
                                          din[0-9]           1           1                              100.00 
                                         dout[7-0]           1           1                              100.00 
                                      rd_addr[7-0]           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                          tx_valid           1           1                              100.00 
                                      wr_addr[7-0]           1           1                              100.00 

Total Node Count     =         38 
Toggled Node Count   =         38 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (76 of 76 bins)

=================================================================================
=== Instance: /top/WRAPPER_REF
=== Design Unit: work.spi_wrapper_ref
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top/WRAPPER_REF --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File spi_wrapper.sv
    1                                                module spi_wrapper_ref(wrapper_interface_ref.WR_REF WR_ref_if);
    2                                                
    3                                                logic MOSI,clk,rst_n,SS_n;
    4                                                logic MISO;
    5                                                
    6                                                /*-------------------------------------------------------
    7                                                -- ASSIGNING VARIABELS TO INTERFACE
    8                                                -------------------------------------------------------*/
    9                                                
    10              1                      12989     assign MOSI  = WR_ref_if.MOSI;
    11              1                       6001     assign SS_n  = WR_ref_if.SS_n;
    12              1                      84576     assign clk   = WR_ref_if.clk;
    13              1                        509     assign rst_n = WR_ref_if.rst_n;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         50        50         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/WRAPPER_REF --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                              MOSI           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                      rx_data[0-9]           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                      tx_data[0-7]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         25 
Toggled Node Count   =         25 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (50 of 50 bins)

=================================================================================
=== Instance: /top/ass_inst
=== Design Unit: work.assertions
=================================================================================

Assertion Coverage:
    Assertions                       6         6         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/ass_inst/checking_rx_valid_with_rx_data_label
                     assertions.sv(27)                  0          1
/top/ass_inst/checking_tx_valid_with_rx_data_label
                     assertions.sv(28)                  0          1
/top/ass_inst/checking_ss_n_label
                     assertions.sv(29)                  0          1
/top/ass_inst/tx_valid_still_high_label
                     assertions.sv(30)                  0          1
/top/ass_inst/tx_data_still_high_label
                     assertions.sv(31)                  0          1
/top/ass_inst/reset_property_label
                     assertions.sv(32)                  0          1

Directive Coverage:
    Directives                       6         6         0   100.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/ass_inst/checking_rx_valid_with_rx_data_label_cover 
                                         assertions Verilog  SVA  assertions.sv(34)
                                                                              2654 Covered   
/top/ass_inst/checking_tx_valid_with_rx_data_label_cover 
                                         assertions Verilog  SVA  assertions.sv(35)
                                                                              2654 Covered   
/top/ass_inst/checking_ss_n_label_cover  assertions Verilog  SVA  assertions.sv(36)
                                                                              2698 Covered   
/top/ass_inst/tx_valid_still_high_label_cover 
                                         assertions Verilog  SVA  assertions.sv(37)
                                                                               267 Covered   
/top/ass_inst/tx_data_still_high_label_cover 
                                         assertions Verilog  SVA  assertions.sv(38)
                                                                               267 Covered   
/top/ass_inst/cover_property_label       assertions Verilog  SVA  assertions.sv(39)
                                                                               254 Covered   
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         54        54         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top/ass_inst --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                              MISO           1           1                              100.00 
                                              SS_n           1           1                              100.00 
                                               clk           1           1                              100.00 
                                           cs[0-2]           1           1                              100.00 
                                             rst_n           1           1                              100.00 
                                      rx_data[0-9]           1           1                              100.00 
                                          rx_valid           1           1                              100.00 
                                      tx_data[0-7]           1           1                              100.00 
                                          tx_valid           1           1                              100.00 

Total Node Count     =         27 
Toggled Node Count   =         27 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (54 of 54 bins)

=================================================================================
=== Instance: /top
=== Design Unit: work.top
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        18         0   100.00%

================================Statement Details================================

Statement Coverage for instance /top --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File top.sv
    4                                                module top;
    5                                                bit clk;
    6                                                
    7                                                initial begin
    8               1                          1     	clk = 0;
    9               1                          1     	forever #2 clk = ~clk;
    9               2                      84575     
    9               3                      84574     
    10                                               end
    11                                               
    12                                               wrapper_interface_tested WR_test_if(clk);
    13                                               wrapper_interface_ref    WR_ref_if (clk);
    14                                               ram_interface            RAM_if    (clk);
    15                                               
    16                                               
    17                                               SPI_wraper_tested WRAPPER_TESTED (WR_test_if);
    18                                               spi_wrapper_ref   WRAPPER_REF    (WR_ref_if);
    19                                               assertions ass_inst(WR_test_if.clk,WR_test_if.rst_n,WR_test_if.SS_n,WR_test_if.rx_valid,WR_test_if.tx_valid,WR_test_if.rx_data, WR_test_if.tx_data,WR_test_if.cs , WR_test_if.MISO );
    20                                               /*----------------------------------------------------
    21                                               -- ASSIGNING RAM SIGNALS
    22                                               ----------------------------------------------------*/
    23              1                       4247     assign RAM_if.rx_valid = WRAPPER_TESTED.R1.rx_valid;
    24              1                       4793     assign RAM_if.din      = WRAPPER_TESTED.R1.din;
    25              1                        319     assign RAM_if.dout     = WRAPPER_TESTED.R1.dout;
    26              1                        574     assign RAM_if.tx_valid = WRAPPER_TESTED.R1.tx_valid;
    27              1                        509     assign RAM_if.rst_n    = WRAPPER_TESTED.R1.rst_n;
    28                                               /*--------------------------------------------------*/
    29                                               
    30                                               /*----------------------------------------------------
    31                                               -- ADD SIGNALS FOR COVERAGE AND ASSERTIONS
    32                                               ----------------------------------------------------*/
    33              1                       4247     assign WR_test_if.rx_valid = WRAPPER_TESTED.s1.rx_valid;
    34              1                        574     assign WR_test_if.tx_valid = WRAPPER_TESTED.s1.tx_valid;
    35              1                        319     assign WR_test_if.tx_data=WRAPPER_TESTED.s1.tx_data;
    36              1                       4793     assign WR_test_if.rx_data=WRAPPER_TESTED.s1.rx_data;
    37              1                       8738     assign WR_test_if.cs       = WRAPPER_TESTED.s1.cs;
    38                                               /*--------------------------------------------------*/
    39                                               
    40                                               initial begin
    41              1                          1     	uvm_config_db # (virtual wrapper_interface_tested) :: set(null , "uvm_test_top" , "WR_test_if" , WR_test_if);
    42              1                          1     	uvm_config_db # (virtual wrapper_interface_ref)    :: set(null , "uvm_test_top" , "WR_ref_if"  , WR_ref_if );
    43              1                          1     	uvm_config_db # (virtual ram_interface)            :: set(null , "uvm_test_top" , "RAM_if"     , RAM_if    );
    44              1                          1     	run_test("Test");

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          2         2         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /top --

                                              Node      1H->0L      0L->1H                          "Coverage"
                                              ---------------------------------------------------------------
                                               clk           1           1                              100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (2 of 2 bins)

=================================================================================
=== Instance: /seqeunce_item
=== Design Unit: work.seqeunce_item
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        29        10        19    34.48%

================================Branch Details================================

Branch Coverage for instance /seqeunce_item

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File seqeunce_item.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***     		`uvm_object_utils(seqeunce_item_2)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***     		`uvm_object_utils(seqeunce_item_2)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***     		`uvm_object_utils(seqeunce_item_2)
    7               4                    ***0***     		`uvm_object_utils(seqeunce_item_2)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***     		`uvm_object_utils(seqeunce_item_2)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***     		`uvm_object_utils(seqeunce_item_2)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              1                    ***0***     		`uvm_object_utils(seqeunce_item_1)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                     35365     Count coming in to IF
    23              2                    ***0***     		`uvm_object_utils(seqeunce_item_1)
                                           35365     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              3                    ***0***     		`uvm_object_utils(seqeunce_item_1)
    23              4                    ***0***     		`uvm_object_utils(seqeunce_item_1)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    23                                     35365     Count coming in to IF
    23              5                    ***0***     		`uvm_object_utils(seqeunce_item_1)
                                           35365     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    23                                   ***0***     Count coming in to IF
    23              6                    ***0***     		`uvm_object_utils(seqeunce_item_1)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    70                                      2385     Count coming in to IF
    70              1                        970     			if( VAR_MOSI[10:8]==3'b000 && rst_n )begin
    75              1                       1415     			else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    77                                      2385     Count coming in to IF
    77              1                        811     			if(VAR_MOSI[10:8]===3'b001 && rst_n)begin
                                            1574     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    80                                      2385     Count coming in to IF
    80              1                        335     			if( VAR_MOSI[10:8]==3'b110  && rst_n )begin
    83              1                        269     			else if(VAR_MOSI[10:8]==3'b111  && rst_n) 
                                            1781     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    86                                      2385     Count coming in to IF
    86              1                    ***0***     			if(!rst_n) begin
                                            2385     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      12         4         8    33.33%

================================Condition Details================================

Condition Coverage for instance /seqeunce_item --

  File seqeunce_item.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       23 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       23 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       70 Item    1  ((this.VAR_MOSI[10:8] == 0) && this.rst_n)
Condition totals: 1 of 2 input terms covered = 50.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (this.VAR_MOSI[10:8] == 0)         Y
                  this.rst_n         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (this.VAR_MOSI[10:8] == 0)_0  -                             
  Row   2:          1  (this.VAR_MOSI[10:8] == 0)_1  this.rst_n                    
  Row   3:    ***0***  this.rst_n_0                  (this.VAR_MOSI[10:8] == 0)    
  Row   4:          1  this.rst_n_1                  (this.VAR_MOSI[10:8] == 0)    

----------------Focused Condition View-------------------
Line       77 Item    1  ((this.VAR_MOSI[10:8] === 1) && this.rst_n)
Condition totals: 1 of 2 input terms covered = 50.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
  (this.VAR_MOSI[10:8] === 1)         Y
                   this.rst_n         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:          1  (this.VAR_MOSI[10:8] === 1)_0  -                             
  Row   2:          1  (this.VAR_MOSI[10:8] === 1)_1  this.rst_n                    
  Row   3:    ***0***  this.rst_n_0                   (this.VAR_MOSI[10:8] === 1)   
  Row   4:          1  this.rst_n_1                   (this.VAR_MOSI[10:8] === 1)   

----------------Focused Condition View-------------------
Line       80 Item    1  ((this.VAR_MOSI[10:8] == 6) && this.rst_n)
Condition totals: 1 of 2 input terms covered = 50.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (this.VAR_MOSI[10:8] == 6)         Y
                  this.rst_n         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (this.VAR_MOSI[10:8] == 6)_0  -                             
  Row   2:          1  (this.VAR_MOSI[10:8] == 6)_1  this.rst_n                    
  Row   3:    ***0***  this.rst_n_0                  (this.VAR_MOSI[10:8] == 6)    
  Row   4:          1  this.rst_n_1                  (this.VAR_MOSI[10:8] == 6)    

----------------Focused Condition View-------------------
Line       83 Item    1  ((this.VAR_MOSI[10:8] == 7) && this.rst_n)
Condition totals: 1 of 2 input terms covered = 50.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (this.VAR_MOSI[10:8] == 7)         Y
                  this.rst_n         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (this.VAR_MOSI[10:8] == 7)_0  -                             
  Row   2:          1  (this.VAR_MOSI[10:8] == 7)_1  this.rst_n                    
  Row   3:    ***0***  this.rst_n_0                  (this.VAR_MOSI[10:8] == 7)    
  Row   4:          1  this.rst_n_1                  (this.VAR_MOSI[10:8] == 7)    


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      41        18        23    43.90%

================================Statement Details================================

Statement Coverage for instance /seqeunce_item --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File seqeunce_item.sv
    1                                                package seqeunce_item;
    2                                                	import uvm_pkg::*;
    3                                                	`include "uvm_macros.svh"
    4                                                	typedef enum  {IDLE , CHK_CMD , WRITE , READ_ADD , READ_DATA} states_e;
    5                                                
    6                                                	class seqeunce_item_2 extends uvm_sequence_item;
    7               1                    ***0***     		`uvm_object_utils(seqeunce_item_2)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                    ***0***     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                		rand logic rst_n;
    9                                                		rand logic SS_n ;
    10                                               
    11                                               		constraint c_2 {
    12                                               		rst_n dist {0:=4 , 1:=96};
    13                                               		SS_n dist {0:=95 , 1:=5};
    14                                               		}
    15                                               
    16                                               
    17                                               		function new(string name = "seqeunce_item_2");
    18              1                          2     			super.new(name);
    19                                               		endfunction 
    20                                               	endclass
    21                                               
    22                                               	class seqeunce_item_1 extends uvm_sequence_item ;
    23              1                    ***0***     		`uvm_object_utils(seqeunce_item_1)
    23              2                    ***0***     
    23              3                    ***0***     
    23              4                    ***0***     
    23              5                    ***0***     
    23              6                      35365     
    23              7                    ***0***     
    23              8                    ***0***     
    23              9                      35365     
    23             10                    ***0***     
    24                                               		
    25                                               		logic rst_n;
    26                                               		logic SS_n ;
    27                                               		logic MOSI;
    28                                               		logic tx_valid;
    29                                               		logic MISO;
    30                                               		logic MISO_ref;
    31                                               		logic rx_valid;
    32                                               		logic [7:0] tx_data;
    33                                               		logic [9:0] rx_data;
    34                                               		rand bit [10:0] VAR_MOSI;
    35              1                      77657     		logic write_address_available=0;
    36              1                      77657     		logic read_address_available=0;
    37                                               		logic [7:0] queue[$];
    38                                               		logic [7:0] last_write_address;
    39              1                      77657     		logic [1:0] last_operation=2'b11;
    40                                               		logic [2:0] cs;
    41                                               		bit write_addr;
    42                                               		bit read_addr;
    43                                               		int i;
    44                                               		/*------------------------------------------------------------------------------
    45                                               		-- CONSTRAINTS
    46                                               		-------------------------------------------------------------------------------*/
    47                                               
    48                                               		constraint MOSI_constrain {
    49                                               			VAR_MOSI[10:8] dist {3'b000:=30,3'b001:=30,3'b110:=20,3'b111:=20} ; //SPI_3
    50                                               
    51                                               		}
    52                                               		constraint reading_from_trusted_places { //SPI_4
    53                                               			if(VAR_MOSI[10:8]==3'b110 && queue.size() != 0){ VAR_MOSI[7:0] inside {queue}; }
    54                                               			else if(queue.size()==0) {VAR_MOSI[10:8] !=3'b110 ; }
    55                                               			
    56                                               		}
    57                                               		
    58                                               		constraint next_instruction_consrtain { //SPI_4
    59                                               			if(!read_address_available){
    60                                               				VAR_MOSI[10:8]!=3'b111;
    61                                               			}
    62                                               			if(read_address_available){
    63                                               				VAR_MOSI[10:8]!=3'b110;
    64                                               			}
    65                                               			if(!write_addr){
    66                                               				VAR_MOSI[10:8]!=3'b001;
    67                                               			}
    68                                               		}
    69                                               		function void succesful_operation();
    70                                               			if( VAR_MOSI[10:8]==3'b000 && rst_n )begin
    71              1                        970     				write_address_available=1;
    72              1                        970     				write_addr=1;
    73              1                        970     				last_write_address=VAR_MOSI[7:0];
    74                                               			end
    75                                               			else 
    76              1                       1415     				write_address_available=0;
    77                                               			if(VAR_MOSI[10:8]===3'b001 && rst_n)begin
    78              1                        811     				queue.push_back(last_write_address);
    79                                               			end
    80                                               			if( VAR_MOSI[10:8]==3'b110  && rst_n )begin
    81              1                        335     				read_address_available=1;
    82                                               			end
    83                                               			else if(VAR_MOSI[10:8]==3'b111  && rst_n) 
    84              1                        269     				read_address_available=0;
    85              1                       2385     			last_operation=VAR_MOSI[9:8];
    86                                               			if(!rst_n) begin
    87              1                    ***0***     				write_addr=0;
    88              1                    ***0***     				read_address_available=0;
    89              1                    ***0***     				last_write_address=0;
    90                                               			end
    91                                               		endfunction : succesful_operation
    92                                               		function void clear_reg();
    93              1                        267     				write_addr=0;
    94              1                        267     				read_address_available=0;
    95              1                        267     				last_write_address=0;
    96                                               		endfunction : clear_reg
    97                                               
    98                                               		/*-------------------------------------------------------------------------------*/
    99                                               
    100                                              		function new(string name = "seqeunce_item");
    101             1                      77657     			super.new(name);
    102                                              		endfunction 
    103                                              
    104                                              		function string convert2string;
    105             1                    ***0***     			return $sformatf("%s reset = %0b , SS_n = %0b , 10 bits MOSI = %0b  ", super.convert2string , rst_n ,
    106                                              				SS_n , VAR_MOSI );
    107                                              		endfunction 
    108                                              
    109                                              		function string convert2string_stimulus ;
    110             1                    ***0***     			return $sformatf("reset = %0b , SS_n = %0b , 10 bits MOSI = %0b  ", rst_n ,


=================================================================================
=== Instance: /scoreboard
=== Design Unit: work.scoreboard
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         4         4    50.00%

================================Branch Details================================

Branch Coverage for instance /scoreboard

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File scoreboard.sv
------------------------------------IF Branch------------------------------------
    37                                     42287     Count coming in to IF
    37              1                    ***0***     			if(seq_item.MISO != seq_item.MISO_ref) begin
    41              1                      42287     			else begin 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    43                                     42287     Count coming in to IF
    43              1                    ***0***     				`uvm_info("run_phase" , $sformatf("correct out= %0b" , seq_item.convert2string) , UVM_HIGH)
                                           42287     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    51                                         1     Count coming in to IF
    51              1                          1     		`uvm_info("report_phase" , $sformatf("total successfull transaction =%0d" , correct_count),UVM_MEDIUM )
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                         1     Count coming in to IF
    52              1                          1     		`uvm_info("report_phase" , $sformatf("total unsuccessfull transaction =%0d" , error_count),UVM_MEDIUM )
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         0         1     0.00%

================================Condition Details================================

Condition Coverage for instance /scoreboard --

  File scoreboard.sv
----------------Focused Condition View-------------------
Line       37 Item    1  (this.seq_item.MISO != this.seq_item.MISO_ref)
Condition totals: 0 of 1 input term covered = 0.00%

                                      Input Term   Covered  Reason for no coverage   Hint
                                     -----------  --------  -----------------------  --------------
  (this.seq_item.MISO != this.seq_item.MISO_ref)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                        Non-masking condition(s)      
 ---------  ---------  --------------------                              -------------------------     
  Row   1:          1  (this.seq_item.MISO != this.seq_item.MISO_ref)_0  -                             
  Row   2:    ***0***  (this.seq_item.MISO != this.seq_item.MISO_ref)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      20        16         4    80.00%

================================Statement Details================================

Statement Coverage for instance /scoreboard --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File scoreboard.sv
    1                                                package scoreboard;
    2                                                
    3                                                import seqeunce_item::*;
    4                                                import uvm_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                
    7                                                class scoreboard extends uvm_scoreboard;
    8               1                    ***0***     	`uvm_component_utils(scoreboard)
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                               	seqeunce_item_1 seq_item;
    11                                               	uvm_analysis_export # (seqeunce_item_1) sb_port;
    12                                               	uvm_tlm_analysis_fifo # (seqeunce_item_1) sb_fifo;
    13                                               	
    14                                               
    15              1                          1     	int error_count = 0;
    16              1                          1     	int correct_count = 0;
    17                                               
    18                                               	function new(string name = "scoreboard" , uvm_component parent = null);
    19              1                          1     		super.new(name,parent);
    20                                               	endfunction 
    21                                               
    22                                               	function void build_phase(uvm_phase phase);
    23              1                          1     		super.build_phase(phase);
    24              1                          1     		sb_port = new("sb_port" , this);
    25              1                          1     		sb_fifo = new("sb_fifo" , this);
    26                                               	endfunction 
    27                                               
    28                                               	function void connect_phase(uvm_phase phase);
    29              1                          1     		super.connect_phase(phase);
    30              1                          1     		sb_port.connect(sb_fifo.analysis_export);
    31                                               	endfunction 
    32                                               
    33                                               	task run_phase(uvm_phase phase);
    34              1                          1     		super.run_phase(phase);
    35              1                          1     		forever begin
    36              1                      42288     			sb_fifo.get(seq_item);
    37                                               			if(seq_item.MISO != seq_item.MISO_ref) begin
    38                                               				//`uvm_error("run_phase" , $sformatf("comparsion failed , Transaction received by the DUT:%S while the refrence out= %0b" , seq_item.convert2string , dataout_ref))
    39              1                    ***0***     				error_count++;
    40                                               			end
    41                                               			else begin 
    42              1                      42287     				correct_count++;
    43              1                    ***0***     				`uvm_info("run_phase" , $sformatf("correct out= %0b" , seq_item.convert2string) , UVM_HIGH)
    44                                               			end 
    45                                               		end 
    46                                               	endtask 
    47                                               
    48                                               
    49                                               	function void report_phase(uvm_phase phase);
    50              1                          1     		super.report_phase(phase);
    51              1                          1     		`uvm_info("report_phase" , $sformatf("total successfull transaction =%0d" , correct_count),UVM_MEDIUM )
    52              1                          1     		`uvm_info("report_phase" , $sformatf("total unsuccessfull transaction =%0d" , error_count),UVM_MEDIUM )


=================================================================================
=== Instance: /coverage
=== Design Unit: work.coverage
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /coverage

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File coverage.sv
------------------------------------IF Branch------------------------------------
    95                                     42287     Count coming in to IF
    95              1                       2486     		if(seq_item.i==11)
                                           39801     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       1         1         0   100.00%

================================Condition Details================================

Condition Coverage for instance /coverage --

  File coverage.sv
----------------Focused Condition View-------------------
Line       95 Item    1  (this.seq_item.i == 11)
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (this.seq_item.i == 11)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (this.seq_item.i == 11)_0  -                             
  Row   2:          1  (this.seq_item.i == 11)_1  -                             



Covergroup Coverage:
    Covergroups                      2        na        na   100.00%
        Coverpoints/Crosses          9        na        na        na
            Covergroup Bins         24        24         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /coverage/coverage/cvr_gp                       100.00%        100          -    Covered              
    covered/total bins:                                    12         12          -                      
    missing/total bins:                                     0         12          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint VAR_MOSI_label                         100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_addr_mosi                               951          1          -    Covered              
        bin write_data_mosi                               871          1          -    Covered              
        bin read_addr_mosi                                273          1          -    Covered              
        bin read_data_mosi                                270          1          -    Covered              
    Coverpoint rx_valid_label                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin zero_rx_valid                                 363          1          -    Covered              
        bin one_rx_valid                                 2123          1          -    Covered              
    Coverpoint tx_valid_label                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin zero_tx_valid                                2220          1          -    Covered              
        bin one_tx_valid                                  266          1          -    Covered              
    Cross CROSS_VAR_MOSI_WITH_rx_valid                100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <read_addr_mosi,one_rx_valid>             260          1          -    Covered              
            bin <write_data_mosi,one_rx_valid>            847          1          -    Covered              
            bin <write_addr_mosi,one_rx_valid>            915          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignore_zero_of_rx_valid            343                     -    Occurred             
            ignore_bin ignore_read_data                   270                     -    Occurred             
    Cross CROSS_VAR_MOSI_WITH_tx_valid                100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <read_data_mosi,one_tx_valid>             266          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignore_zero_of_tx_valid           2099                     -    Occurred             
            ignore_bin ignore_read_addr                   273                     -    Occurred             
            ignore_bin ignore_write_data                  871                     -    Occurred             
            ignore_bin ignore_write_addr                  951                     -    Occurred             
 TYPE /coverage/coverage/cvr_gp_2                     100.00%        100          -    Covered              
    covered/total bins:                                    12         12          -                      
    missing/total bins:                                     0         12          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint states_label                           100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint SS_n_label                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rst_n_label                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint transitions_label                      100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/coverage::coverage::cvr_gp_2  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    12         12          -                      
    missing/total bins:                                     0         12          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint states_label                           100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin idle                                         4231          1          -    Covered              
        bin chk_cmd                                      2941          1          -    Covered              
        bin read_addr                                   24559          1          -    Covered              
        bin read_data                                    4707          1          -    Covered              
        bin write                                        5849          1          -    Covered              
    Coverpoint SS_n_label                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin zero_SS_n                                   38928          1          -    Covered              
        bin one_SS_n                                     3358          1          -    Covered              
    Coverpoint rst_n_label                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin zero_rst_n                                    802          1          -    Covered              
        bin one_rst_n                                   41485          1          -    Covered              
    Coverpoint transitions_label                      100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin transition_read_addr                          333          1          -    Covered              
        bin transition_read_data                            6          1          -    Covered              
        bin transition_write                             1797          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      16        14         2    87.50%

================================Statement Details================================

Statement Coverage for instance /coverage --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File coverage.sv
    1                                                package coverage;
    2                                                	typedef enum  {IDLE , CHK_CMD , WRITE , READ_ADD , READ_DATA} states_e;
    3                                                import seqeunce_item::*;
    4                                                import uvm_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                
    7                                                class coverage extends uvm_component;
    8               1                    ***0***     	`uvm_component_utils(coverage)
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                               seqeunce_item_1 seq_item;
    11                                               uvm_analysis_export #(seqeunce_item_1) cov_port;
    12                                               uvm_tlm_analysis_fifo #(seqeunce_item_1) cov_fifo;
    13                                               
    14                                               		covergroup cvr_gp;
    15                                               
    16                                               		VAR_MOSI_label:coverpoint seq_item.VAR_MOSI { //SPI_3
    17                                               			wildcard bins write_addr_mosi = {11'b000_????_????};
    18                                               			wildcard bins write_data_mosi = {11'b001_????_????};
    19                                               			wildcard bins read_addr_mosi  = {11'b110_????_????};
    20                                               			wildcard bins read_data_mosi  = {11'b111_????_????};	
    21                                               		}
    22                                               
    23                                               		rx_valid_label:coverpoint seq_item.rx_valid {//SPI_3
    24                                               			bins zero_rx_valid = {0};
    25                                               			bins one_rx_valid  = {1};
    26                                               		}
    27                                               
    28                                               		tx_valid_label:coverpoint seq_item.tx_valid {//SPI_3
    29                                               			bins zero_tx_valid = {0};
    30                                               			bins one_tx_valid  = {1};
    31                                               		}
    32                                               
    33                                               		
    34                                               
    35                                               		CROSS_VAR_MOSI_WITH_rx_valid:cross VAR_MOSI_label , rx_valid_label { //SPI_3
    36                                               			ignore_bins ignore_read_data        = binsof(VAR_MOSI_label.read_data_mosi);
    37                                               			ignore_bins ignore_zero_of_rx_valid = binsof(rx_valid_label.zero_rx_valid);
    38                                               		}
    39                                               		 
    40                                               		CROSS_VAR_MOSI_WITH_tx_valid:cross VAR_MOSI_label , tx_valid_label {  //SPI_3
    41                                               			ignore_bins ignore_write_addr       = binsof(VAR_MOSI_label.write_addr_mosi);
    42                                               			ignore_bins ignore_write_data       = binsof(VAR_MOSI_label.write_data_mosi);
    43                                               			ignore_bins ignore_read_addr        = binsof(VAR_MOSI_label.read_addr_mosi);
    44                                               			ignore_bins ignore_zero_of_tx_valid = binsof(tx_valid_label.zero_tx_valid);
    45                                               		}
    46                                               
    47                                               
    48                                               		endgroup
    49                                               		covergroup cvr_gp_2;
    50                                               			states_label:coverpoint seq_item.cs { //SPI_4
    51                                               				bins idle      = {0};
    52                                               				bins chk_cmd   = {1};
    53                                               				bins read_addr = {2};
    54                                               				bins read_data = {3};
    55                                               				bins write     = {4};
    56                                               			}
    57                                               			SS_n_label:coverpoint seq_item.SS_n {//SPI_2
    58                                               				bins zero_SS_n = {0};
    59                                               				bins one_SS_n  = {1};
    60                                               			}
    61                                               
    62                                               			rst_n_label:coverpoint seq_item.rst_n { //SPI_1
    63                                               				bins zero_rst_n = {0};
    64                                               				bins one_rst_n  = {1};	
    65                                               			}
    66                                               			transitions_label:coverpoint seq_item.cs {//SPI_4
    67                                               				bins transition_read_addr = (IDLE=>CHK_CMD=>READ_ADD[*10:15]=>IDLE);
    68                                               				bins transition_read_data = (IDLE=>CHK_CMD=>READ_DATA[*10:15]=>IDLE);
    69                                               				bins transition_write     = (IDLE=>CHK_CMD=>WRITE[*10:15]=>IDLE);
    70                                               			} 
    71                                               			
    72                                               		endgroup : cvr_gp_2
    73                                               
    74                                               function new(string name = "coverage" , uvm_component parent = null);
    75              1                          1     	super.new(name,parent);
    76              1                          1     	cvr_gp = new;
    77              1                          1     	cvr_gp_2 = new;
    78                                               endfunction 
    79                                               
    80                                               function void build_phase(uvm_phase phase);
    81              1                          1     	super.build_phase(phase);
    82              1                          1     	cov_port = new("cov_port" , this);
    83              1                          1     	cov_fifo = new("cov_fifo" , this);
    84                                               endfunction 
    85                                               
    86                                               function void connect_phase(uvm_phase phase);
    87              1                          1     	super.connect_phase(phase); 
    88              1                          1     	cov_port.connect(cov_fifo.analysis_export);
    89                                               endfunction 
    90                                               
    91                                               task run_phase(uvm_phase phase);
    92              1                          1     	super.run_phase(phase);
    93              1                          1     	forever begin
    94              1                      42288     		cov_fifo.get(seq_item);
    95                                               		if(seq_item.i==11)
    96              1                       2486     			cvr_gp.sample();
    97              1                      42287     		cvr_gp_2.sample();


=================================================================================
=== Instance: /config_obj
=== Design Unit: work.config_obj
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         0        10     0.00%

================================Branch Details================================

Branch Coverage for instance /config_obj

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File config_object.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***     	`uvm_object_utils(config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               2                    ***0***     	`uvm_object_utils(config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***     	`uvm_object_utils(config_obj)
    7               4                    ***0***     	`uvm_object_utils(config_obj)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               5                    ***0***     	`uvm_object_utils(config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***     	`uvm_object_utils(config_obj)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /config_obj --

  File config_object.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         1        10     9.09%

================================Statement Details================================

Statement Coverage for instance /config_obj --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File config_object.sv
    1                                                package config_obj;
    2                                                
    3                                                import uvm_pkg::*;
    4                                                `include "uvm_macros.svh"
    5                                                
    6                                                class config_obj extends uvm_object;
    7               1                    ***0***     	`uvm_object_utils(config_obj)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                    ***0***     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                    ***0***     
    7              10                    ***0***     
    8                                                
    9                                                	uvm_active_passive_enum active;
    10                                               	virtual wrapper_interface_tested tested_vif;
    11                                               	virtual wrapper_interface_ref    reference_vif;
    12                                               	virtual ram_interface            ram_vif;
    13                                               	function new (string name = "config_obj");
    14              1                          6     		super.new(name);


=================================================================================
=== Instance: /monitor
=== Design Unit: work.monitor
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         7         1    87.50%

================================Branch Details================================

Branch Coverage for instance /monitor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File monitor.sv
------------------------------------IF Branch------------------------------------
    46                                     42287     Count coming in to IF
    46              1                       2941     		if( seq_item.cs == 3'b001 ) begin
    50              1                      30146     		else if(i<=10 ) begin 
    58              1                        543     		else if(VAR_MOSI[10:9]==2'b11&&i==11) begin // this is done to make sure that when we have read data operation tx_valid is equal to 11
                                            8657     All False Count
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    53                                     30146     Count coming in to IF
    53              1                       1943     				if( i ==11 && VAR_MOSI[10:9]!=2'b11) begin
                                           28203     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    65                                     42287     Count coming in to IF
    65              1                    ***0***     		`uvm_info("run_phase" , seq_item.convert2string() , UVM_HIGH);
                                           42287     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         6         0   100.00%

================================Condition Details================================

Condition Coverage for instance /monitor --

  File monitor.sv
----------------Focused Condition View-------------------
Line       46 Item    1  (this.seq_item.cs == 1)
Condition totals: 1 of 1 input term covered = 100.00%

               Input Term   Covered  Reason for no coverage   Hint
              -----------  --------  -----------------------  --------------
  (this.seq_item.cs == 1)         Y

     Rows:       Hits  FEC Target                 Non-masking condition(s)      
 ---------  ---------  --------------------       -------------------------     
  Row   1:          1  (this.seq_item.cs == 1)_0  -                             
  Row   2:          1  (this.seq_item.cs == 1)_1  -                             

----------------Focused Condition View-------------------
Line       50 Item    1  (this.i <= 10)
Condition totals: 1 of 1 input term covered = 100.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (this.i <= 10)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (this.i <= 10)_0      -                             
  Row   2:          1  (this.i <= 10)_1      -                             

----------------Focused Condition View-------------------
Line       53 Item    1  ((this.i == 11) && (this.VAR_MOSI[10:9] != 3))
Condition totals: 2 of 2 input terms covered = 100.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
              (this.i == 11)         Y
  (this.VAR_MOSI[10:9] != 3)         Y

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (this.i == 11)_0              -                             
  Row   2:          1  (this.i == 11)_1              (this.VAR_MOSI[10:9] != 3)    
  Row   3:          1  (this.VAR_MOSI[10:9] != 3)_0  (this.i == 11)                
  Row   4:          1  (this.VAR_MOSI[10:9] != 3)_1  (this.i == 11)                

----------------Focused Condition View-------------------
Line       58 Item    1  ((this.VAR_MOSI[10:9] == 3) && (this.i == 11))
Condition totals: 2 of 2 input terms covered = 100.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (this.VAR_MOSI[10:9] == 3)         Y
              (this.i == 11)         Y

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (this.VAR_MOSI[10:9] == 3)_0  -                             
  Row   2:          1  (this.VAR_MOSI[10:9] == 3)_1  (this.i == 11)                
  Row   3:          1  (this.i == 11)_0              (this.VAR_MOSI[10:9] == 3)    
  Row   4:          1  (this.i == 11)_1              (this.VAR_MOSI[10:9] == 3)    


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        27         3    90.00%

================================Statement Details================================

Statement Coverage for instance /monitor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File monitor.sv
    1                                                package monitor;
    2                                                
    3                                                import seqeunce_item::*;
    4                                                typedef enum  {IDLE , CHK_CMD , WRITE , READ_ADD , READ_DATA} states_e;
    5                                                import uvm_pkg::*;
    6                                                `include "uvm_macros.svh"
    7                                                
    8                                                class monitor extends uvm_monitor;
    9               1                    ***0***     `uvm_component_utils(monitor)
    9               2                    ***0***     
    9               3                          2     
    10                                               
    11                                               // states_e cs_mon;
    12                                               int i;
    13                                               int cs;
    14                                               virtual wrapper_interface_tested test_vif;
    15                                               virtual wrapper_interface_ref    ref_vif;
    16                                               logic [10:0] VAR_MOSI;
    17                                               seqeunce_item_1 seq_item;
    18                                               uvm_analysis_port #(seqeunce_item_1) mon_port;
    19                                               
    20                                               function new(string name = "monitor" , uvm_component parent = null);
    21              1                          1     	super.new(name,parent);
    22                                               endfunction 
    23                                               
    24                                               function void build_phase(uvm_phase phase);
    25              1                          1     	super.build_phase(phase);
    26              1                          1     	mon_port = new("mon_port" , this);
    27                                               endfunction 
    28                                               
    29                                               task run_phase(uvm_phase phase);
    30              1                          1     	super.run_phase(phase);
    31              1                          1     	forever begin
    32              1                      42288     		seq_item = seqeunce_item_1 :: type_id :: create ("seq_item");
    33              1                      42288     		@(negedge test_vif.clk)
    34              1                      42287     		seq_item.rst_n = test_vif.rst_n;
    35              1                      42287     		seq_item.SS_n  = test_vif.SS_n;
    36              1                      42287     		seq_item.MOSI  = test_vif.MOSI;
    37              1                      42287     		seq_item.MISO  = test_vif.MISO;
    38              1                      42287     		seq_item.MISO_ref = ref_vif.MISO_ref;
    39                                               		/*----------------------------------------------------
    40                                               		-- ADD SIGNALS FOR COVERAGE
    41                                               		----------------------------------------------------*/
    42              1                      42287     		seq_item.tx_valid = test_vif.tx_valid;
    43              1                      42287     		seq_item.rx_valid = test_vif.rx_valid;
    44              1                      42287     		seq_item.cs       = test_vif.cs;
    45              1                      42287     		cs=seq_item.cs;
    46                                               		if( seq_item.cs == 3'b001 ) begin
    47              1                       2941     				i=0;
    48              1                       2941     				VAR_MOSI=0;
    49                                               		end
    50                                               		else if(i<=10 ) begin 
    51              1                      30146     				VAR_MOSI[10-i]=test_vif.MOSI;
    52              1                      30146     				i++;
    53                                               				if( i ==11 && VAR_MOSI[10:9]!=2'b11) begin
    54              1                       1943     					seq_item.VAR_MOSI=VAR_MOSI;
    55              1                       1943     					seq_item.i=i;
    56                                               				end
    57                                               		end
    58                                               		else if(VAR_MOSI[10:9]==2'b11&&i==11) begin // this is done to make sure that when we have read data operation tx_valid is equal to 11
    59              1                        543     			seq_item.VAR_MOSI=VAR_MOSI;
    60              1                        543     			seq_item.i=i;
    61              1                        543     			i++;
    62                                               		end			
    63                                               		/*--------------------------------------------------*/
    64              1                      42287     		mon_port.write(seq_item);
    65              1                    ***0***     		`uvm_info("run_phase" , seq_item.convert2string() , UVM_HIGH);


=================================================================================
=== Instance: /Sequencer
=== Design Unit: work.Sequencer
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         2         2    50.00%

================================Statement Details================================

Statement Coverage for instance /Sequencer --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sequencer.sv
    1                                                package Sequencer;
    2                                                	import uvm_pkg::*;
    3                                                 `include "uvm_macros.svh"
    4                                                 import seqeunce_item::*;
    5                                                
    6                                                class Sequencer extends uvm_sequencer #(seqeunce_item_1);
    7               1                    ***0***     	`uvm_component_utils(Sequencer)
    7               2                    ***0***     
    7               3                          2     
    8                                                
    9                                                	function new (string name = "Sequencer" , uvm_component parent = null);
    10              1                          1     		super.new(name,parent);


=================================================================================
=== Instance: /Driver
=== Design Unit: work.Driver
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         1         1    50.00%

================================Branch Details================================

Branch Coverage for instance /Driver

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Driver.sv
------------------------------------IF Branch------------------------------------
    32                                     35365     Count coming in to IF
    32              1                    ***0***     			`uvm_info("run_phase" , seq_item.convert2string_stimulus() , UVM_HIGH)
                                           35365     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      17        14         3    82.35%

================================Statement Details================================

Statement Coverage for instance /Driver --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Driver.sv
    1                                                package Driver;
    2                                                
    3                                                import seqeunce_item::*;
    4                                                import uvm_pkg::*;
    5                                                `include "uvm_macros.svh"
    6                                                
    7                                                class Driver extends uvm_driver #(seqeunce_item_1);
    8               1                    ***0***     	`uvm_component_utils(Driver)
    8               2                    ***0***     
    8               3                          2     
    9                                                
    10                                               	seqeunce_item_1 seq_item;
    11                                               	virtual wrapper_interface_tested test_vif;
    12                                               	virtual wrapper_interface_ref    ref_vif;
    13                                               
    14                                               	function new (string name = "Driver" , uvm_component parent = null);
    15              1                          1     		super.new(name,parent);
    16                                               	endfunction 
    17                                               
    18                                               	task run_phase (uvm_phase phase);
    19              1                          1     		super.run_phase(phase);
    20              1                          1     		forever begin
    21              1                      35366     			seq_item = seqeunce_item_1 :: type_id :: create ("seq_item");
    22              1                      35366     			seq_item_port.get_next_item(seq_item);
    23              1                      35365     			test_vif.rst_n = seq_item.rst_n;
    24              1                      35365     			test_vif.SS_n  = seq_item.SS_n;
    25              1                      35365     			test_vif.MOSI  = seq_item.MOSI;
    26                                               
    27              1                      35365     			ref_vif.rst_n = seq_item.rst_n;
    28              1                      35365     			ref_vif.SS_n  = seq_item.SS_n;
    29              1                      35365     			ref_vif.MOSI  = seq_item.MOSI;
    30              1                      35365     			@(negedge test_vif.clk)
    31              1                      35365     			seq_item_port.item_done();
    32              1                    ***0***     			`uvm_info("run_phase" , seq_item.convert2string_stimulus() , UVM_HIGH)


=================================================================================
=== Instance: /Agent
=== Design Unit: work.Agent
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12         4         8    33.33%

================================Branch Details================================

Branch Coverage for instance /Agent

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Agent.sv
------------------------------------IF Branch------------------------------------
    37                                         1     Count coming in to IF
    37              1                    ***0***     	if(!uvm_config_db #(config_obj) :: get (this , "" , "ALL_CAN_TAKE_TEST" , config_obj_test))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    38                                   ***0***     Count coming in to IF
    38              1                    ***0***     	`uvm_fatal("build phase" , "failed to build in Agent")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    39                                         1     Count coming in to IF
    39              1                    ***0***     	if(!uvm_config_db #(config_obj) :: get (this , "" , "ALL_CAN_TAKE_REF" , config_obj_ref))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    40                                   ***0***     Count coming in to IF
    40              1                    ***0***     	`uvm_fatal("build phase" , "failed to build in Agent")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    42                                         1     Count coming in to IF
    42              1                          1     	if (config_obj_test.active == UVM_ACTIVE) begin
    47              1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    58                                         1     Count coming in to IF
    58              1                          1     	if (config_obj_test.active == UVM_ACTIVE) begin
    68              1                    ***0***     	else begin
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      23        16         7    69.56%

================================Statement Details================================

Statement Coverage for instance /Agent --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Agent.sv
    1                                                package Agent;
    2                                                typedef enum bit {UVM_PASSIVE = 0 ,UVM_ACTIVE = 1} uvm_active_passive_enum;
    3                                                import Driver::*;
    4                                                import Sequencer::*;
    5                                                import monitor::*;
    6                                                import config_obj::*;
    7                                                import seqeunce_item::*;
    8                                                
    9                                                
    10                                               
    11                                               import uvm_pkg::*;
    12                                               `include "uvm_macros.svh"
    13                                               
    14                                               class Agent extends uvm_agent;
    15              1                    ***0***     `uvm_component_utils(Agent)
    15              2                    ***0***     
    15              3                          2     
    16                                               
    17                                               
    18                                               Sequencer sqr;
    19                                               Driver driver;
    20                                               monitor mon;
    21                                               config_obj config_obj_test;
    22                                               config_obj config_obj_ref;
    23                                               seqeunce_item_1 seq_item;
    24                                               uvm_analysis_port #(seqeunce_item_1) agent_port;
    25                                               
    26                                               function new(string name = "Agent" , uvm_component parent  = null);
    27              1                          1     	super.new(name,parent);
    28                                               endfunction 
    29                                               
    30                                               function void build_phase(uvm_phase phase);
    31              1                          1     	super.build_phase(phase);
    32                                               
    33              1                          1     	config_obj_test = config_obj :: type_id :: create ("config_obj_test" , this);
    34              1                          1     	config_obj_ref = config_obj :: type_id :: create ("config_obj_ref" , this);
    35              1                          1     	agent_port = new("agent_port" , this);
    36                                               
    37                                               	if(!uvm_config_db #(config_obj) :: get (this , "" , "ALL_CAN_TAKE_TEST" , config_obj_test))
    38              1                    ***0***     	`uvm_fatal("build phase" , "failed to build in Agent")
    39                                               	if(!uvm_config_db #(config_obj) :: get (this , "" , "ALL_CAN_TAKE_REF" , config_obj_ref))
    40              1                    ***0***     	`uvm_fatal("build phase" , "failed to build in Agent")
    41                                               
    42                                               	if (config_obj_test.active == UVM_ACTIVE) begin
    43              1                          1     		sqr    = Sequencer  :: type_id :: create ("sqr"    , this);
    44              1                          1     		driver = Driver     :: type_id :: create ("driver" , this);
    45              1                          1     		mon    = monitor    :: type_id :: create ("mon"    , this);
    46                                               	end 
    47                                               	else begin
    48              1                    ***0***     		mon    = monitor :: type_id :: create ("mon" , this);
    49                                               	end
    50                                               
    51                                               endfunction 
    52                                               
    53                                               function void connect_phase(uvm_phase phase);
    54              1                          1     	super.connect_phase(phase);
    55                                               
    56              1                          1     	mon.mon_port.connect(agent_port);
    57                                               
    58                                               	if (config_obj_test.active == UVM_ACTIVE) begin
    59                                               
    60              1                          1     		driver.test_vif = config_obj_test.tested_vif;
    61              1                          1     		driver.ref_vif  = config_obj_ref.reference_vif;
    62                                               		
    63              1                          1     		driver.seq_item_port.connect(sqr.seq_item_export);
    64                                               
    65              1                          1     		mon.test_vif = config_obj_test.tested_vif;
    66              1                          1     		mon.ref_vif  = config_obj_ref.reference_vif;
    67                                               	end 
    68                                               	else begin
    69              1                    ***0***     		mon.test_vif = config_obj_test.tested_vif;
    70              1                    ***0***     		mon.ref_vif  = config_obj_ref.reference_vif;


=================================================================================
=== Instance: /Enviroment
=== Design Unit: work.Enviroment
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /Enviroment --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File enviroment.sv
    1                                                package Enviroment;
    2                                                
    3                                                import Agent::*;
    4                                                import coverage::*;
    5                                                import scoreboard::*;
    6                                                
    7                                                import uvm_pkg::*;
    8                                                
    9                                                `include "uvm_macros.svh"
    10                                               
    11                                               class Enviroment extends uvm_env;
    12              1                    ***0***     	`uvm_component_utils(Enviroment)
    12              2                    ***0***     
    12              3                          2     
    13                                               
    14                                               	Agent ag;
    15                                               	scoreboard sb;
    16                                               	coverage cov;
    17                                               
    18                                               
    19                                               	function new (string name = "Enviroment" , uvm_component parent = null);
    20              1                          1     		super.new(name,parent);
    21                                               	endfunction
    22                                               
    23                                               	function void build_phase (uvm_phase phase);
    24              1                          1     		super.build_phase(phase);
    25              1                          1     		sb  = scoreboard :: type_id :: create ("sb", this);
    26              1                          1     		ag  = Agent      :: type_id :: create ("ag", this);
    27              1                          1     		cov = coverage   :: type_id :: create ("cov",this);
    28                                               	endfunction
    29                                               
    30                                               	function void connect_phase(uvm_phase phase);
    31              1                          1     		super.connect_phase(phase);
    32              1                          1     		ag.agent_port.connect(sb.sb_port);
    33              1                          1     		ag.agent_port.connect(cov.cov_port);


=================================================================================
=== Instance: /Sequence
=== Design Unit: work.Sequence
=================================================================================

Assertion Coverage:
    Assertions                       3         3         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/Sequence/main_sequence/body/#ublk#210485509#47/immed__48
                     sequence.sv(48)                    0          1
/Sequence/main_sequence_2/body/#ublk#210485509#96/immed__97
                     sequence.sv(97)                    0          1
/Sequence/main_sequence_2/body/#ublk#210485509#96/#anonblk#210485509#103#4#/#ublk#210485509#103/immed__105
                     sequence.sv(105)                   0          1
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        40        16        24    40.00%

================================Branch Details================================

Branch Coverage for instance /Sequence

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sequence.sv
------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               1                    ***0***     	`uvm_object_utils(sequence_reset)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               2                    ***0***     	`uvm_object_utils(sequence_reset)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               3                    ***0***     	`uvm_object_utils(sequence_reset)
    7               4                    ***0***     	`uvm_object_utils(sequence_reset)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    7                                          1     Count coming in to IF
    7               5                    ***0***     	`uvm_object_utils(sequence_reset)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    7                                    ***0***     Count coming in to IF
    7               6                    ***0***     	`uvm_object_utils(sequence_reset)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    28                                   ***0***     Count coming in to IF
    28              1                    ***0***     	`uvm_object_utils(main_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    28                                         1     Count coming in to IF
    28              2                    ***0***     	`uvm_object_utils(main_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    28                                   ***0***     Count coming in to IF
    28              3                    ***0***     	`uvm_object_utils(main_sequence)
    28              4                    ***0***     	`uvm_object_utils(main_sequence)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    28                                         1     Count coming in to IF
    28              5                    ***0***     	`uvm_object_utils(main_sequence)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    28                                   ***0***     Count coming in to IF
    28              6                    ***0***     	`uvm_object_utils(main_sequence)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    61                                      2000     Count coming in to IF
    61              1                        237     			if(VAR_MOSI[10:8]==3'b111) begin
    65              1                       1763     			else 
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              1                    ***0***     	`uvm_object_utils(main_sequence_2)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                         1     Count coming in to IF
    75              2                    ***0***     	`uvm_object_utils(main_sequence_2)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              3                    ***0***     	`uvm_object_utils(main_sequence_2)
    75              4                    ***0***     	`uvm_object_utils(main_sequence_2)
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    75                                         1     Count coming in to IF
    75              5                    ***0***     	`uvm_object_utils(main_sequence_2)
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    75                                   ***0***     Count coming in to IF
    75              6                    ***0***     	`uvm_object_utils(main_sequence_2)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    110                                     7364     Count coming in to IF
    110             1                        615     				if(!seq_item_2.rst_n || seq_item_2.SS_n) begin
                                            6749     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    114                                     1000     Count coming in to IF
    114             1                        615     			if(!seq_item_2.rst_n || seq_item_2.SS_n) begin
    122             1                        385     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    118                                      615     Count coming in to IF
    118             1                        267     					if(!seq_item_2.rst_n) seq_item.clear_reg();
                                             348     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    125                                      385     Count coming in to IF
    125             1                         32     			if(VAR_MOSI[10:8]==3'b111) begin
    129             1                        353     			else 
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      12         6         6    50.00%

================================Condition Details================================

Condition Coverage for instance /Sequence --

  File sequence.sv
----------------Focused Condition View-------------------
Line       7 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       7 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       28 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       28 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       61 Item    1  (this.VAR_MOSI[10:8] == 7)
Condition totals: 1 of 1 input term covered = 100.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (this.VAR_MOSI[10:8] == 7)         Y

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (this.VAR_MOSI[10:8] == 7)_0  -                             
  Row   2:          1  (this.VAR_MOSI[10:8] == 7)_1  -                             

----------------Focused Condition View-------------------
Line       75 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       75 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       110 Item    1  (~this.seq_item_2.rst_n || this.seq_item_2.SS_n)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  this.seq_item_2.rst_n         Y
   this.seq_item_2.SS_n         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  this.seq_item_2.rst_n_0  -                             
  Row   2:          1  this.seq_item_2.rst_n_1  ~this.seq_item_2.SS_n         
  Row   3:          1  this.seq_item_2.SS_n_0   this.seq_item_2.rst_n         
  Row   4:          1  this.seq_item_2.SS_n_1   this.seq_item_2.rst_n         

----------------Focused Condition View-------------------
Line       114 Item    1  (~this.seq_item_2.rst_n || this.seq_item_2.SS_n)
Condition totals: 2 of 2 input terms covered = 100.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  this.seq_item_2.rst_n         Y
   this.seq_item_2.SS_n         Y

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  this.seq_item_2.rst_n_0  -                             
  Row   2:          1  this.seq_item_2.rst_n_1  ~this.seq_item_2.SS_n         
  Row   3:          1  this.seq_item_2.SS_n_0   this.seq_item_2.rst_n         
  Row   4:          1  this.seq_item_2.SS_n_1   this.seq_item_2.rst_n         

----------------Focused Condition View-------------------
Line       125 Item    1  (this.VAR_MOSI[10:8] == 7)
Condition totals: 1 of 1 input term covered = 100.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (this.VAR_MOSI[10:8] == 7)         Y

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  (this.VAR_MOSI[10:8] == 7)_0  -                             
  Row   2:          1  (this.VAR_MOSI[10:8] == 7)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      88        64        24    72.72%

================================Statement Details================================

Statement Coverage for instance /Sequence --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sequence.sv
    1                                                package Sequence ;
    2                                                	import uvm_pkg::*;
    3                                                `include "uvm_macros.svh"
    4                                                import seqeunce_item::*;
    5                                                
    6                                                class sequence_reset extends uvm_sequence #(seqeunce_item_1);
    7               1                    ***0***     	`uvm_object_utils(sequence_reset)
    7               2                    ***0***     
    7               3                    ***0***     
    7               4                    ***0***     
    7               5                    ***0***     
    7               6                          1     
    7               7                    ***0***     
    7               8                    ***0***     
    7               9                          1     
    7              10                    ***0***     
    8                                                
    9                                                	seqeunce_item_1 seq_item;
    10                                               
    11                                               	function new(string name = "sequence_reset");
    12              1                          1     		super.new(name);
    13                                               	endfunction 
    14                                               
    15                                               	task body;
    16              1                          1     		seq_item = seqeunce_item_1 :: type_id :: create ("seq_item");
    17              1                          1     		start_item(seq_item);
    18              1                          1     		seq_item.rst_n = 0;
    19                                               	//	seq_item.rst_n = 1;
    20                                               	//	seq_item.SS_n  = 1;
    21              1                          1     		finish_item(seq_item);
    22                                               	endtask 
    23                                               endclass
    24                                               
    25                                               
    26                                                
    27                                               class main_sequence extends uvm_sequence #(seqeunce_item_1);
    28              1                    ***0***     	`uvm_object_utils(main_sequence)
    28              2                    ***0***     
    28              3                    ***0***     
    28              4                    ***0***     
    28              5                    ***0***     
    28              6                          1     
    28              7                    ***0***     
    28              8                    ***0***     
    28              9                          1     
    28             10                    ***0***     
    29                                               
    30                                               	seqeunce_item_1 seq_item;
    31                                               	seqeunce_item_2 seq_item_2;
    32                                               
    33                                               	bit [10:0] VAR_MOSI;
    34                                               
    35                                               	function new(string name = "main_sequence");
    36              1                          1     		super.new(name);
    37                                               	endfunction 
    38                                               
    39                                               	//////////////////////// TASK FOR ASSIGNING VAR_MOSI IN MOSI /////////////////
    40                                               	//if vary reset =1 then rst and ss_n may chenge during sending bits otherwise they are stable 
    41                                               	//sampling for testing rest is used to set correct timing for coverage so that we test the current state with the new value of rst and ss_n 
    42                                               	//and we can make sure that we tested reset and ss_n from all states.
    43                                               	task body;
    44              1                          1     		seq_item_2 = seqeunce_item_2 :: type_id :: create ("seq_item_2");
    45              1                          1     		seq_item   = seqeunce_item_1 :: type_id :: create ("seq_item");
    46              1                          1     		seq_item.rst_n=1;
    47              1                       2000     		repeat(2000) begin
    48                                               			assert(seq_item.randomize());
    49              1                       2000     			seq_item.succesful_operation();
    50                                               		//	seq_item.post_randomize_user();
    51              1                       2000     			VAR_MOSI=seq_item.VAR_MOSI;
    52              1                       2000     			start_item(seq_item);
    53              1                       2000     			seq_item.SS_n = 0;
    54              1                       2000     			finish_item(seq_item);
    55              1                       2000     			for(int i=10;i>=0;i--) begin
    55              2                      22000     
    56              1                      22000     				start_item(seq_item);
    57                                               				// assert(seq_item_2.randomize);
    58              1                      22000     				seq_item.MOSI=VAR_MOSI[i];
    59              1                      22000     				finish_item(seq_item);
    60                                               			end
    61                                               			if(VAR_MOSI[10:8]==3'b111) begin
    62              1                        237     			for(int i=0;i<10;i++)//to read from mosi
    62              2                       2370     
    63              1                       2370     				#4;
    64                                               			end
    65                                               			else 
    66              1                       1763     				#8; // to give the data to memory .
    67              1                       2000     			start_item(seq_item);
    68              1                       2000     				seq_item.SS_n = 1;
    69              1                       2000     			finish_item(seq_item);
    70                                               		end
    71                                               	endtask
    72                                               endclass
    73                                               
    74                                               class main_sequence_2 extends uvm_sequence #(seqeunce_item_1);
    75              1                    ***0***     	`uvm_object_utils(main_sequence_2)
    75              2                    ***0***     
    75              3                    ***0***     
    75              4                    ***0***     
    75              5                    ***0***     
    75              6                          1     
    75              7                    ***0***     
    75              8                    ***0***     
    75              9                          1     
    75             10                    ***0***     
    76                                               
    77                                               	seqeunce_item_1 seq_item;
    78                                               	seqeunce_item_2 seq_item_2;
    79                                               
    80                                               	bit [10:0] VAR_MOSI;
    81                                               
    82                                               	function new(string name = "main_sequence_2");
    83              1                          1     		super.new(name);
    84                                               	endfunction 
    85                                               
    86                                               	//////////////////////// TASK FOR ASSIGNING VAR_MOSI IN MOSI /////////////////
    87                                               	//if vary reset =1 then rst and ss_n may chenge during sending bits otherwise they are stable 
    88                                               	//sampling for testing rest is used to set correct timing for coverage so that we test the current state with the new value of rst and ss_n 
    89                                               	//and we can make sure that we tested reset and ss_n from all states.
    90                                               
    91                                               
    92                                               	task body;
    93              1                          1     		seq_item_2 = seqeunce_item_2 :: type_id :: create ("seq_item_2");
    94              1                          1     		seq_item   = seqeunce_item_1 :: type_id :: create ("seq_item");
    95              1                          1     		seq_item.rst_n=1;
    96              1                        385     		repeat(1000) begin
    97                                               			assert(seq_item.randomize());
    98                                               		//	seq_item.post_randomize_user();
    99              1                       1000     			VAR_MOSI=seq_item.VAR_MOSI;
    100             1                       1000     			start_item(seq_item);
    101             1                       1000     			seq_item.SS_n = 0;
    102             1                       1000     			finish_item(seq_item);
    103             1                       1000     			for(int i=10;i>=0;i--) begin
    103             2                       6749     
    104             1                       7364     				start_item(seq_item);
    105                                              				assert(seq_item_2.randomize);
    106             1                       7364     				seq_item.MOSI=VAR_MOSI[i];
    107             1                       7364     				seq_item.rst_n=seq_item_2.rst_n;
    108             1                       7364     				seq_item.SS_n=seq_item_2.SS_n;
    109             1                       7364     				finish_item(seq_item);
    110                                              				if(!seq_item_2.rst_n || seq_item_2.SS_n) begin
    111             1                        615     					break ;
    112                                              				end
    113                                              			end
    114                                              			if(!seq_item_2.rst_n || seq_item_2.SS_n) begin
    115             1                        615     					start_item(seq_item);
    116             1                        615     						seq_item.SS_n = 1;
    117             1                        615     					finish_item(seq_item);
    118             1                        267     					if(!seq_item_2.rst_n) seq_item.clear_reg();
    119             1                        615     					#2;
    120             1                        615     					continue ;
    121                                              			end
    122                                              			else begin
    123             1                        385     				seq_item.succesful_operation();
    124                                              			end
    125                                              			if(VAR_MOSI[10:8]==3'b111) begin
    126             1                         32     			for(int i=0;i<10;i++)//to read from mosi
    126             2                        320     
    127             1                        320     				#4;
    128                                              			end
    129                                              			else 
    130             1                        353     				#8; // to give the data to memory .
    131             1                        385     			start_item(seq_item);
    132             1                        385     				seq_item.SS_n = 1;
    133             1                        385     			finish_item(seq_item);


=================================================================================
=== Instance: /sequence_item_pkg
=== Design Unit: work.sequence_item_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25         0        25     0.00%

================================Branch Details================================

Branch Coverage for instance /sequence_item_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sequence_item_pkg_RAM.sv
------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               1                    ***0***     		`uvm_object_utils(ram_sequence_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               2                    ***0***     		`uvm_object_utils(ram_sequence_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               3                    ***0***     		`uvm_object_utils(ram_sequence_item);
    5               4                    ***0***     		`uvm_object_utils(ram_sequence_item);
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               5                    ***0***     		`uvm_object_utils(ram_sequence_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    5                                    ***0***     Count coming in to IF
    5               6                    ***0***     		`uvm_object_utils(ram_sequence_item);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    53                                   ***0***     Count coming in to IF
    53              1                    ***0***     			if  (din[9:8] == 2'b01 &&rst_n&&rx_valid)begin 
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    57                                   ***0***     Count coming in to IF
    57              1                    ***0***     			if( din[9:8] == 2'b10 && rst_n&&rx_valid)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    59                                   ***0***     Count coming in to IF
    59              1                    ***0***     			if(din[9:8]==2'b00 && rx_valid && rst_n ) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    64                                   ***0***     Count coming in to IF
    64              1                    ***0***     			if(rst_n&&rx_valid)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    66                                   ***0***     Count coming in to IF
    66              1                    ***0***     			if(rst_n && din[9:8]==2'b11)
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    69                                   ***0***     Count coming in to IF
    69              1                    ***0***     			if(last_operation==2'b11)
    71              1                    ***0***     			else if(last_operation==2'b10)
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    73                                   ***0***     Count coming in to IF
    73              1                    ***0***     			if(!rst_n)begin
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      17         0        17     0.00%

================================Condition Details================================

Condition Coverage for instance /sequence_item_pkg --

  File sequence_item_pkg_RAM.sv
----------------Focused Condition View-------------------
Line       5 Item    1  (name != 0)
Condition totals: 0 of 1 input term covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  (name != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (name != 0)_0         -                             
  Row   2:    ***0***  (name != 0)_1         -                             

----------------Focused Condition View-------------------
Line       5 Item    2  (tmp_data__ != null)
Condition totals: 0 of 1 input term covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (tmp_data__ != null)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (tmp_data__ != null)_0  -                             
  Row   2:    ***0***  (tmp_data__ != null)_1  -                             

----------------Focused Condition View-------------------
Line       53 Item    1  ((this.din[9:8] == 1) && this.rst_n && this.rx_valid)
Condition totals: 0 of 3 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (this.din[9:8] == 1)         N  No hits                  Hit '_0' and '_1'
            this.rst_n         N  No hits                  Hit '_0' and '_1'
         this.rx_valid         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (this.din[9:8] == 1)_0  -                             
  Row   2:    ***0***  (this.din[9:8] == 1)_1  (this.rst_n && this.rx_valid) 
  Row   3:    ***0***  this.rst_n_0            (this.din[9:8] == 1)          
  Row   4:    ***0***  this.rst_n_1            ((this.din[9:8] == 1) && this.rx_valid)
  Row   5:    ***0***  this.rx_valid_0         ((this.din[9:8] == 1) && this.rst_n)
  Row   6:    ***0***  this.rx_valid_1         ((this.din[9:8] == 1) && this.rst_n)

----------------Focused Condition View-------------------
Line       57 Item    1  ((this.din[9:8] == 2) && this.rst_n && this.rx_valid)
Condition totals: 0 of 3 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (this.din[9:8] == 2)         N  No hits                  Hit '_0' and '_1'
            this.rst_n         N  No hits                  Hit '_0' and '_1'
         this.rx_valid         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (this.din[9:8] == 2)_0  -                             
  Row   2:    ***0***  (this.din[9:8] == 2)_1  (this.rst_n && this.rx_valid) 
  Row   3:    ***0***  this.rst_n_0            (this.din[9:8] == 2)          
  Row   4:    ***0***  this.rst_n_1            ((this.din[9:8] == 2) && this.rx_valid)
  Row   5:    ***0***  this.rx_valid_0         ((this.din[9:8] == 2) && this.rst_n)
  Row   6:    ***0***  this.rx_valid_1         ((this.din[9:8] == 2) && this.rst_n)

----------------Focused Condition View-------------------
Line       59 Item    1  ((this.din[9:8] == 0) && this.rx_valid && this.rst_n)
Condition totals: 0 of 3 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (this.din[9:8] == 0)         N  No hits                  Hit '_0' and '_1'
         this.rx_valid         N  No hits                  Hit '_0' and '_1'
            this.rst_n         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (this.din[9:8] == 0)_0  -                             
  Row   2:    ***0***  (this.din[9:8] == 0)_1  (this.rx_valid && this.rst_n) 
  Row   3:    ***0***  this.rx_valid_0         (this.din[9:8] == 0)          
  Row   4:    ***0***  this.rx_valid_1         ((this.din[9:8] == 0) && this.rst_n)
  Row   5:    ***0***  this.rst_n_0            ((this.din[9:8] == 0) && this.rx_valid)
  Row   6:    ***0***  this.rst_n_1            ((this.din[9:8] == 0) && this.rx_valid)

----------------Focused Condition View-------------------
Line       64 Item    1  (this.rst_n && this.rx_valid)
Condition totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
     this.rst_n         N  No hits                  Hit '_0' and '_1'
  this.rx_valid         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  this.rst_n_0          -                             
  Row   2:    ***0***  this.rst_n_1          this.rx_valid                 
  Row   3:    ***0***  this.rx_valid_0       this.rst_n                    
  Row   4:    ***0***  this.rx_valid_1       this.rst_n                    

----------------Focused Condition View-------------------
Line       66 Item    1  (this.rst_n && (this.din[9:8] == 3))
Condition totals: 0 of 2 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
            this.rst_n         N  No hits                  Hit '_0' and '_1'
  (this.din[9:8] == 3)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  this.rst_n_0            -                             
  Row   2:    ***0***  this.rst_n_1            (this.din[9:8] == 3)          
  Row   3:    ***0***  (this.din[9:8] == 3)_0  this.rst_n                    
  Row   4:    ***0***  (this.din[9:8] == 3)_1  this.rst_n                    

----------------Focused Condition View-------------------
Line       69 Item    1  (this.last_operation == 3)
Condition totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (this.last_operation == 3)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:    ***0***  (this.last_operation == 3)_0  -                             
  Row   2:    ***0***  (this.last_operation == 3)_1  -                             

----------------Focused Condition View-------------------
Line       71 Item    1  (this.last_operation == 2)
Condition totals: 0 of 1 input term covered = 0.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
  (this.last_operation == 2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:    ***0***  (this.last_operation == 2)_0  -                             
  Row   2:    ***0***  (this.last_operation == 2)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      23         2        21     8.69%

================================Statement Details================================

Statement Coverage for instance /sequence_item_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sequence_item_pkg_RAM.sv
    1                                                package sequence_item_pkg;
    2                                                	import uvm_pkg::*;
    3                                                	`include "uvm_macros.svh"
    4                                                	class ram_sequence_item extends  uvm_sequence_item;
    5               1                    ***0***     		`uvm_object_utils(ram_sequence_item);
    5               2                    ***0***     
    5               3                    ***0***     
    5               4                    ***0***     
    5               5                    ***0***     
    5               6                    ***0***     
    5               7                    ***0***     
    5               8                    ***0***     
    5               9                    ***0***     
    5              10                    ***0***     
    6                                                		/*------------------------------------------------------------------------------
    7                                                		--  new
    8                                                		------------------------------------------------------------------------------*/
    9                                                		function  new(string name ="sequence_item");
    10              1                      42288     			super.new(name);
    11                                               		endfunction : new
    12                                               		/*------------------------------------------------------------------------------
    13                                               		--  conver2string
    14                                               		------------------------------------------------------------------------------*/
    15                                               		function string convert2string();
    16              1                    ***0***     			return $sformatf("%s din=%0h , rst_n=%0b , rx_valid=%0b,dout=%0h , tx_valid=%0b ",super.convert2string, din , rst_n, rx_valid, dout , tx_valid);
    17                                               		endfunction : convert2string
    18                                               		/*------------------------------------------------------------------------------
    19                                               		--  parameters
    20                                               		------------------------------------------------------------------------------*/
    21                                               		parameter MEM_DEPTH=256;
    22                                               		parameter MEM_WIDTH=8;
    23                                               		/*------------------------------------------------------------------------------
    24                                               		--variables  
    25                                               		------------------------------------------------------------------------------*/
    26                                               		rand logic [9:0] din;
    27                                               		rand logic rst_n,rx_valid;
    28                                               		logic tx_valid;
    29                                               		logic [7:0] dout;
    30                                               		logic [MEM_WIDTH-1:0] queue[$];
    31              1                      42288     		logic [1:0] last_operation=2'b11;
    32                                               		bit success,read_data_available,write_data_available;
    33                                               		logic [7:0] test_write,test_read,last_address;
    34                                               		/*------------------------------------------------------------------------------
    35                                               		--constrains   
    36                                               		------------------------------------------------------------------------------*/
    37                                               		constraint reset    { rst_n    dist {1 := 98     , 0 := 2 };} // RAM_1
    38                                               		constraint RX_valid { rx_valid dist {1 := 80     , 0 := 20};} // RAM_2
    39                                               		constraint Din        { din[9:8] dist {[0:1] :/ 60 , [2:3] :/ 30};} // RAM_3
    40                                               		constraint writing_constrains {  if(last_operation==2'b00 ) din[9:8]==2'b01;
    41                                               										 
    42                                               										 if(last_operation==2'b00) rx_valid==1;
    43                                               							 		  } //RAM_3
    44                                               		constraint reading_constrains  { if (din[9:8] == 2) { din[7:0] inside {queue};}
    45                                               							 			 if (read_data_available){din[9:8]!=2'b10};
    46                                               									     if (!read_data_available){din[9:8]!=2'b11}; 
    47                                               									     if(!write_data_available) {din[9:8] !=2'b01}; //moved from writing constrains
    48                                               										} // RAM_3
    49                                               		/*------------------------------------------------------------------------------
    50                                               		--functions   
    51                                               		------------------------------------------------------------------------------*/
    52                                               		function void post_randomize();
    53                                               			if  (din[9:8] == 2'b01 &&rst_n&&rx_valid)begin 
    54              1                    ***0***     				test_write = last_address;
    55              1                    ***0***     				queue.push_back(last_address);
    56                                               			end
    57                                               			if( din[9:8] == 2'b10 && rst_n&&rx_valid)
    58              1                    ***0***     				test_read=din[7:0];
    59                                               			if(din[9:8]==2'b00 && rx_valid && rst_n ) begin
    60              1                    ***0***     				write_data_available=1;
    61              1                    ***0***     				last_address=din[7:0];
    62                                               			end
    63                                               			// if the operation is valid assign it in last operation	
    64                                               			if(rst_n&&rx_valid)
    65              1                    ***0***     				last_operation=din[9:8];
    66                                               			if(rst_n && din[9:8]==2'b11)
    67              1                    ***0***     				last_operation=2'b11;
    68                                               			//setting variable to make sure that we have one read address operation followed by read data 
    69                                               			if(last_operation==2'b11)
    70              1                    ***0***     				read_data_available=0;
    71                                               			else if(last_operation==2'b10)
    72              1                    ***0***     				read_data_available=1;
    73                                               			if(!rst_n)begin
    74              1                    ***0***     				last_address=0;


=================================================================================
=== Instance: /coverage_pkg
=== Design Unit: work.coverage_pkg
=================================================================================

Covergroup Coverage:
    Covergroups                      1        na        na   100.00%
        Coverpoints/Crosses         11        na        na        na
            Covergroup Bins         22        22         0   100.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /coverage_pkg/ram_coverage_collector/cvr_gp     100.00%        100          -    Covered              
    covered/total bins:                                    22         22          -                      
    missing/total bins:                                     0         22          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reset                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ZERO_rst                                      802          1          -    Covered              
        bin ONE_rst                                     41485          1          -    Covered              
    Coverpoint RX_valid                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ZERO_rx                                     34041          1          -    Covered              
        bin ONE_rx                                       8246          1          -    Covered              
    Coverpoint TX_valid                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ZERO_tx                                     39064          1          -    Covered              
        bin ONE_tx                                       3223          1          -    Covered              
    Coverpoint Din                                    100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin ZERO_din                                    34525          1          -    Covered              
        bin ONE_din                                      3408          1          -    Covered              
        bin TWO_din                                      1131          1          -    Covered              
        bin THREE_din                                    3223          1          -    Covered              
    Coverpoint Dout                                   100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin all_values                                  42112          1          -    Covered              
    Coverpoint Address_write                          100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin all_range_of_addr                           34525          1          -    Covered              
    Coverpoint Address_read                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin all_range_of_addr                            1131          1          -    Covered              
    Cross rx_valid_with_din                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <TWO_din,ONE_rx>                         1073          1          -    Covered              
            bin <ONE_din,ONE_rx>                         3408          1          -    Covered              
            bin <ZERO_din,ONE_rx>                        3711          1          -    Covered              
            bin <THREE_din,ZERO_rx>                      3169          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignore_4                            54                     -    Occurred             
            ignore_bin ignore_3                         30814                     -    Occurred             
            ignore_bin ignore_2                            58                     -    Occurred             
            ignore_bin ignore_1                             0                     -    ZERO                 
    Cross reading_with_tx_valid                       100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <ONE_tx,THREE_din>                       3223          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignored_low_tx                   39064                     -    Occurred             
            ignore_bin ignored_two_din                   1131                     -    Occurred             
            ignore_bin ignored_one_din                   3408                     -    Occurred             
            ignore_bin ignored_zero_din                 34525                     -    Occurred             
    Cross rst_rx_din_11                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <ONE_rx,THREE_din,ONE_rst>                 54          1          -    Covered              
            bin <ZERO_rx,THREE_din,ONE_rst>              3169          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignored_three_din                    0                     -    ZERO                 
            ignore_bin ignored_two_din                   1131                     -    Occurred             
            ignore_bin ignored_one_din                   3408                     -    Occurred             
            ignore_bin ignored_zero_din                 34525                     -    Occurred             
    Cross dout_with_tx_valid                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <ONE_tx,all_values>                      3178          1          -    Covered              
            bin <ZERO_tx,all_values>                    38934          1          -    Covered              
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for instance /coverage_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File coverage_pkg_RAM.sv
    1                                                package coverage_pkg;
    2                                                	import uvm_pkg::*;
    3                                                	`include "uvm_macros.svh"
    4                                                	import sequence_item_pkg::*;
    5                                                	class ram_coverage_collector extends  uvm_component;
    6               1                    ***0***     		`uvm_component_utils(ram_coverage_collector);
    6               2                    ***0***     
    6               3                          2     
    7                                                		
    8                                                		/*------------------------------------------------------------------------------
    9                                                		--  declarations
    10                                               		------------------------------------------------------------------------------*/
    11                                               		uvm_analysis_port #(ram_sequence_item) cvg_export;
    12                                               		uvm_tlm_analysis_fifo #(ram_sequence_item) cvg_fifo;
    13                                               		ram_sequence_item seq_item; 
    14                                               		covergroup cvr_gp;
    15                                               			reset:coverpoint    seq_item.rst_n    { bins ZERO_rst = {0}; bins ONE_rst = {1};} // RAM_1
    16                                               			RX_valid:coverpoint seq_item.rx_valid { bins ZERO_rx = {0}; bins ONE_rx = {1};}   // RAM_2
    17                                               			TX_valid:coverpoint seq_item.tx_valid { bins ZERO_tx = {0}; bins ONE_tx = {1};}	 // RAM_4
    18                                               			Din:coverpoint      seq_item.din      { wildcard bins ZERO_din = {10'b00_????_????}; // RAM_3
    19                                               										   wildcard bins ONE_din = {10'b01_????_????};
    20                                               										   wildcard bins TWO_din = {10'b10_????_????};
    21                                               										   wildcard bins THREE_din = {10'b11_????_????};
    22                                               										 }
    23                                               			Dout:coverpoint     seq_item.dout     { wildcard bins all_values = {8'b????_????};} // RAM_5
    24                                               			Address_write:coverpoint seq_item.test_write     { bins all_range_of_addr = {[0:8'b1111_1111]};} // RAM_6
    25                                               			Address_read:coverpoint seq_item.test_read     { bins all_range_of_addr = {[0:8'b1111_1111]};} // RAM_6
    26                                               			////////////////////////////////////////////////////////////////////////////////////////
    27                                               			rx_valid_with_din:cross Din,RX_valid {
    28                                               													ignore_bins ignore_1=binsof(Din.ONE_din)&& binsof(RX_valid.ZERO_rx);
    29                                               													ignore_bins ignore_2=binsof(Din.TWO_din)&& binsof(RX_valid.ZERO_rx);
    30                                               													ignore_bins ignore_3=binsof(Din.ZERO_din)&& binsof(RX_valid.ZERO_rx);
    31                                               													ignore_bins ignore_4=binsof(Din.THREE_din)&& binsof(RX_valid.ONE_rx);
    32                                               												}   // to check the  rx_valid in all operations . // RAM_3  RAM_2
    33                                               			reading_with_tx_valid:cross TX_valid,Din{ // number of succesful reading operations // RAM_4 , RAM_3
    34                                               													 ignore_bins ignored_zero_din=binsof(Din.ZERO_din);
    35                                               													 ignore_bins ignored_one_din=binsof(Din.ONE_din);
    36                                               													 ignore_bins ignored_two_din=binsof(Din.TWO_din);
    37                                               													 ignore_bins ignored_low_tx=binsof(TX_valid.ZERO_tx);
    38                                               													}
    39                                               			rst_rx_din_11:cross RX_valid,Din,reset{ //to make sure that rx_valid is high when needed 	
    40                                               													// and to know how many succesful and unsucceful reading operations and compare number of succeful with the cross above
    41                                               													// RAM_2 , RAM_3 , RAM_1
    42                                               													ignore_bins ignored_zero_din=binsof(Din.ZERO_din);
    43                                               													ignore_bins ignored_one_din=binsof(Din.ONE_din);
    44                                               													ignore_bins ignored_two_din=binsof(Din.TWO_din);
    45                                               													ignore_bins ignored_three_din=binsof(Din.THREE_din) && binsof(reset.ZERO_rst);			
    46                                               												}
    47                                               			dout_with_tx_valid:cross TX_valid,Dout; //to check that tx_valid is always high when dout changes (if there is no reset ) // RAM_4
    48                                               		endgroup
    49                                               		/*------------------------------------------------------------------------------
    50                                               		--  new
    51                                               		------------------------------------------------------------------------------*/
    52                                               		function  new(string name ="coverage_collector",uvm_component parent= null);
    53              1                          1     			super.new(name, parent);
    54              1                          1     			cvr_gp=new;
    55                                               		endfunction : new
    56                                               		/*------------------------------------------------------------------------------
    57                                               		--build phase   
    58                                               		------------------------------------------------------------------------------*/
    59                                               		function void build_phase(uvm_phase phase);
    60              1                          1     			super.build_phase(phase);
    61              1                          1     			cvg_fifo=new("cvg_fifo",this);
    62              1                          1     			cvg_export=new("cvg_export",this);
    63                                               		endfunction : build_phase
    64                                               		/*------------------------------------------------------------------------------
    65                                               		--  connect_phase 
    66                                               		------------------------------------------------------------------------------*/
    67                                               		function void connect_phase(uvm_phase phase );
    68              1                          1     			super.connect_phase(phase);
    69              1                          1     			cvg_export.connect(cvg_fifo.analysis_export);
    70                                               		endfunction : connect_phase
    71                                               		/*------------------------------------------------------------------------------
    72                                               		-- run phase   
    73                                               		------------------------------------------------------------------------------*/
    74                                               		task run_phase(uvm_phase phase );
    75              1                          1     			super.run_phase(phase);
    76              1                          1     			forever begin
    77              1                      42288     			cvg_fifo.get(seq_item);
    78              1                      42287     			cvr_gp.sample();


=================================================================================
=== Instance: /sequencer_pkg
=== Design Unit: work.sequencer_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         0         4     0.00%

================================Statement Details================================

Statement Coverage for instance /sequencer_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File sequencer_RAM.sv
    1                                                package sequencer_pkg;
    2                                                	import uvm_pkg::*;
    3                                                	import sequence_item_pkg::*;
    4                                                	`include "uvm_macros.svh"
    5                                                	class ram_sequencer extends  uvm_sequencer #(ram_sequence_item);
    6               1                    ***0***     		`uvm_component_utils(ram_sequencer);
    6               2                    ***0***     
    6               3                    ***0***     
    7                                                		/*------------------------------------------------------------------------------
    8                                                		--  new
    9                                                		------------------------------------------------------------------------------*/
    10                                               		function  new(string name= "ram_sequencer",uvm_component parent = null) ;
    11              1                    ***0***     			super.new(name,parent);


=================================================================================
=== Instance: /monitor_pkg
=== Design Unit: work.monitor_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         9         8         1    88.88%

================================Branch Details================================

Branch Coverage for instance /monitor_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File monitor_RAM.sv
------------------------------------IF Branch------------------------------------
    39                                     42287     Count coming in to IF
    39              1                      34525     				if(monitor_vif.din[9:8]==2'b00)
                                            7762     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    41                                     42287     Count coming in to IF
    41              1                       1131     				if(monitor_vif.din[9:8]==2'b10)
                                           41156     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    43                                     42287     Count coming in to IF
    43              1                        286     				if (monitor_vif.din[9:8]==2'b11 && !monitor_vif.tx_valid )begin
    49              1                        286     				else if(monitor_vif.din[9:8] !== 2'b11 && monitor_vif.tx_valid) begin
                                           41715     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    56                                     42287     Count coming in to IF
    56              1                    ***0***     				 `uvm_info("monitor run phase",$sformatf("monitoring at time %0t data is %s", $time(), monitor_seq_item.convert2string()),UVM_HIGH);
                                           42287     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       6         6         0   100.00%

================================Condition Details================================

Condition Coverage for instance /monitor_pkg --

  File monitor_RAM.sv
----------------Focused Condition View-------------------
Line       39 Item    1  (this.monitor_vif.din[9:8] == 0)
Condition totals: 1 of 1 input term covered = 100.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (this.monitor_vif.din[9:8] == 0)         Y

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          1  (this.monitor_vif.din[9:8] == 0)_0  -                             
  Row   2:          1  (this.monitor_vif.din[9:8] == 0)_1  -                             

----------------Focused Condition View-------------------
Line       41 Item    1  (this.monitor_vif.din[9:8] == 2)
Condition totals: 1 of 1 input term covered = 100.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (this.monitor_vif.din[9:8] == 2)         Y

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          1  (this.monitor_vif.din[9:8] == 2)_0  -                             
  Row   2:          1  (this.monitor_vif.din[9:8] == 2)_1  -                             

----------------Focused Condition View-------------------
Line       43 Item    1  ((this.monitor_vif.din[9:8] == 3) && ~this.monitor_vif.tx_valid)
Condition totals: 2 of 2 input terms covered = 100.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (this.monitor_vif.din[9:8] == 3)         Y
         this.monitor_vif.tx_valid         Y

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:          1  (this.monitor_vif.din[9:8] == 3)_0  -                             
  Row   2:          1  (this.monitor_vif.din[9:8] == 3)_1  ~this.monitor_vif.tx_valid    
  Row   3:          1  this.monitor_vif.tx_valid_0         (this.monitor_vif.din[9:8] == 3)
  Row   4:          1  this.monitor_vif.tx_valid_1         (this.monitor_vif.din[9:8] == 3)

----------------Focused Condition View-------------------
Line       49 Item    1  ((this.monitor_vif.din[9:8] !== 3) && this.monitor_vif.tx_valid)
Condition totals: 2 of 2 input terms covered = 100.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (this.monitor_vif.din[9:8] !== 3)         Y
          this.monitor_vif.tx_valid         Y

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:          1  (this.monitor_vif.din[9:8] !== 3)_0  -                             
  Row   2:          1  (this.monitor_vif.din[9:8] !== 3)_1  this.monitor_vif.tx_valid     
  Row   3:          1  this.monitor_vif.tx_valid_0          (this.monitor_vif.din[9:8] !== 3)
  Row   4:          1  this.monitor_vif.tx_valid_1          (this.monitor_vif.din[9:8] !== 3)


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      26        23         3    88.46%

================================Statement Details================================

Statement Coverage for instance /monitor_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File monitor_RAM.sv
    1                                                package monitor_pkg;
    2                                                	import uvm_pkg::*;
    3                                                	import sequence_item_pkg::*;
    4                                                	`include "uvm_macros.svh"
    5                                                	class ram_monitor extends  uvm_monitor;
    6               1                    ***0***     		`uvm_component_utils(ram_monitor);
    6               2                    ***0***     
    6               3                          2     
    7                                                		/*------------------------------------------------------------------------------
    8                                                		--  new
    9                                                		------------------------------------------------------------------------------*/
    10                                               		function  new(string name= "monitor",uvm_component parent = null) ;
    11              1                          1     			super.new(name,parent);
    12                                               		endfunction : new
    13                                               		/*------------------------------------------------------------------------------
    14                                               		--declarations  
    15                                               		------------------------------------------------------------------------------*/
    16                                               		ram_sequence_item monitor_seq_item;
    17                                               		virtual ram_interface monitor_vif;
    18                                               		uvm_analysis_port #(ram_sequence_item) mon_ap;
    19                                               		/*------------------------------------------------------------------------------
    20                                               		--  build_phase 
    21                                               		------------------------------------------------------------------------------*/
    22                                               		function void build_phase(uvm_phase phase);
    23              1                          1     			super.build_phase(phase);
    24              1                          1     			mon_ap=new("mon_ap",this);
    25                                               		endfunction : build_phase
    26                                               		/*------------------------------------------------------------------------------
    27                                               		-- run_phase   
    28                                               		------------------------------------------------------------------------------*/
    29                                               		task run_phase(uvm_phase phase );
    30              1                          1     			super.run_phase(phase);
    31              1                          1     			forever begin
    32              1                      42288     				monitor_seq_item=ram_sequence_item::type_id::create("monitor_seq_item");
    33              1                      42288     				@(negedge monitor_vif.clk) 
    34              1                      42287     				monitor_seq_item.rst_n=monitor_vif.rst_n;
    35              1                      42287     				monitor_seq_item.din=monitor_vif.din;
    36              1                      42287     				monitor_seq_item.rx_valid=monitor_vif.rx_valid;
    37              1                      42287     				monitor_seq_item.tx_valid=monitor_vif.tx_valid;
    38              1                      42287     				monitor_seq_item.dout=monitor_vif.dout;
    39                                               				if(monitor_vif.din[9:8]==2'b00)
    40              1                      34525     					monitor_seq_item.test_write=monitor_vif.din[7:0];
    41                                               				if(monitor_vif.din[9:8]==2'b10)
    42              1                       1131     					monitor_seq_item.test_read =monitor_vif.din[7:0];
    43                                               				if (monitor_vif.din[9:8]==2'b11 && !monitor_vif.tx_valid )begin
    44              1                        286     					@(posedge monitor_vif.clk)
    45              1                        286     					#1;
    46              1                        286     					monitor_seq_item.tx_valid=monitor_vif.tx_valid;
    47              1                        286     					monitor_seq_item.dout=monitor_vif.dout;
    48                                               				end 
    49                                               				else if(monitor_vif.din[9:8] !== 2'b11 && monitor_vif.tx_valid) begin
    50              1                        286     					@(posedge monitor_vif.clk)
    51              1                        286     					#1;
    52              1                        286     					monitor_seq_item.tx_valid=monitor_vif.tx_valid;
    53                                               				end
    54                                               
    55              1                      42287     				mon_ap.write(monitor_seq_item);
    56              1                    ***0***     				 `uvm_info("monitor run phase",$sformatf("monitoring at time %0t data is %s", $time(), monitor_seq_item.convert2string()),UVM_HIGH);


=================================================================================
=== Instance: /driver_pkg
=== Design Unit: work.driver_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         0         4     0.00%

================================Branch Details================================

Branch Coverage for instance /driver_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File driver_RAM.sv
------------------------------------IF Branch------------------------------------
    26                                   ***0***     Count coming in to IF
    26              1                    ***0***     					`uvm_info("driver run phase",$sformatf("driving at time %0t and data is %s", $time(), driver_seq_item.convert2string()),UVM_HIGH);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    31                                   ***0***     Count coming in to IF
    31              1                    ***0***     					`uvm_info("driver run phase",$sformatf("data equals %s", driver_seq_item.convert2string()),UVM_HIGH);
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      15         0        15     0.00%

================================Statement Details================================

Statement Coverage for instance /driver_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File driver_RAM.sv
    1                                                package driver_pkg;
    2                                                	import uvm_pkg::*;
    3                                                	import sequence_item_pkg::*;
    4                                                	`include "uvm_macros.svh"
    5                                                	class ram_driver extends  uvm_driver #(ram_sequence_item);
    6               1                    ***0***     		`uvm_component_utils(ram_driver);
    6               2                    ***0***     
    6               3                    ***0***     
    7                                                		/*------------------------------------------------------------------------------
    8                                                		--  new
    9                                                		------------------------------------------------------------------------------*/
    10                                               		function  new(string name= "driver",uvm_component parent = null) ;
    11              1                    ***0***     			super.new(name,parent);
    12                                               		endfunction : new
    13                                               		/*------------------------------------------------------------------------------
    14                                               		--  declarations
    15                                               		------------------------------------------------------------------------------*/
    16                                               		virtual ram_interface driver_vif;
    17                                               		ram_sequence_item driver_seq_item;
    18                                               		/*------------------------------------------------------------------------------
    19                                               		--  run_phase
    20                                               		------------------------------------------------------------------------------*/
    21                                               		task run_phase(uvm_phase phase );
    22              1                    ***0***     			super.run_phase(phase);
    23              1                    ***0***     			forever begin
    24              1                    ***0***     				driver_seq_item=ram_sequence_item::type_id::create("driver_seq_item");
    25              1                    ***0***     				seq_item_port.get_next_item(driver_seq_item);
    26              1                    ***0***     					`uvm_info("driver run phase",$sformatf("driving at time %0t and data is %s", $time(), driver_seq_item.convert2string()),UVM_HIGH);
    27              1                    ***0***     					driver_vif.rst_n=driver_seq_item.rst_n;
    28              1                    ***0***     					driver_vif.din=driver_seq_item.din;
    29              1                    ***0***     					driver_vif.rx_valid=driver_seq_item.rx_valid;
    30              1                    ***0***     					@(negedge  driver_vif.clk);
    31              1                    ***0***     					`uvm_info("driver run phase",$sformatf("data equals %s", driver_seq_item.convert2string()),UVM_HIGH);
    32              1                    ***0***     				seq_item_port.item_done();


=================================================================================
=== Instance: /agent_pkg
=== Design Unit: work.agent_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         3         5    37.50%

================================Branch Details================================

Branch Coverage for instance /agent_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File agent_RAM.sv
------------------------------------IF Branch------------------------------------
    35                                         1     Count coming in to IF
    35              1                    ***0***     			if(!uvm_config_db#(config_obj)::get(this, "", "ALL_CAN_TAKE_RAM",obj ))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    36                                   ***0***     Count coming in to IF
    36              1                    ***0***     			`uvm_error(" build phase","error in agent");
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    38                                         1     Count coming in to IF
    38              1                    ***0***     			if(obj.active == UVM_ACTIVE) begin
    43              1                          1     			else begin 
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    54                                         1     Count coming in to IF
    54              1                    ***0***     			if(obj.active == UVM_ACTIVE) begin
    60              1                          1     			else begin
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18         9         9    50.00%

================================Statement Details================================

Statement Coverage for instance /agent_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File agent_RAM.sv
    1                                                package agent_pkg;
    2                                                	typedef enum bit {UVM_PASSIVE = 0 ,UVM_ACTIVE = 1} uvm_active_passive_enum;
    3                                                	import uvm_pkg::*;
    4                                                	import driver_pkg::*;
    5                                                	import monitor_pkg::*;
    6                                                	import sequencer_pkg::*;
    7                                                	import sequence_item_pkg::*;
    8                                                	import  config_obj::*;
    9                                                	
    10                                               	`include "uvm_macros.svh"
    11                                               	class ram_agent extends  uvm_agent;
    12              1                    ***0***     		`uvm_component_utils(ram_agent);
    12              2                    ***0***     
    12              3                          2     
    13                                               		/*------------------------------------------------------------------------------
    14                                               		--  declarations
    15                                               		------------------------------------------------------------------------------*/
    16                                               		ram_driver driver;
    17                                               		ram_monitor monitor;
    18                                               		ram_sequencer sequencer;
    19                                               		uvm_analysis_port #(ram_sequence_item) agt_port;
    20                                               		config_obj obj;
    21                                               		/*------------------------------------------------------------------------------
    22                                               		--  new
    23                                               		------------------------------------------------------------------------------*/
    24                                               		function  new(string name= "agent",uvm_component parent = null) ;
    25              1                          1     			super.new(name,parent);
    26                                               		endfunction : new
    27                                               		/*------------------------------------------------------------------------------
    28                                               		--  build_phase
    29                                               		------------------------------------------------------------------------------*/
    30                                               		function void build_phase (uvm_phase phase); //getting conig object
    31              1                          1     			super.build_phase(phase);
    32              1                          1     			obj = config_obj :: type_id :: create ("obj" , this);
    33              1                          1     			agt_port=new("agt_port",this);
    34                                               
    35                                               			if(!uvm_config_db#(config_obj)::get(this, "", "ALL_CAN_TAKE_RAM",obj ))
    36              1                    ***0***     			`uvm_error(" build phase","error in agent");
    37                                               
    38                                               			if(obj.active == UVM_ACTIVE) begin
    39              1                    ***0***     				driver=ram_driver::type_id::create("driver",this);
    40              1                    ***0***     				monitor=ram_monitor::type_id::create("monitor",this);
    41              1                    ***0***     				sequencer=ram_sequencer::type_id::create("sequencer",this);
    42                                               			end 
    43                                               			else begin 
    44              1                          1     				monitor=ram_monitor::type_id::create("monitor",this);
    45                                               			end
    46                                               		endfunction : build_phase 
    47                                               		/*------------------------------------------------------------------------------
    48                                               		--  connect_phase
    49                                               		------------------------------------------------------------------------------*/
    50                                               		function void connect_phase(uvm_phase phase); //connecting interfaces is missing 
    51              1                          1     			super.connect_phase(phase);
    52              1                          1     			monitor.mon_ap.connect(agt_port);
    53                                               			
    54                                               			if(obj.active == UVM_ACTIVE) begin
    55              1                    ***0***     				driver.seq_item_port.connect(sequencer.seq_item_export);
    56                                               				
    57              1                    ***0***     				driver.driver_vif=obj.ram_vif;
    58              1                    ***0***     				monitor.monitor_vif=obj.ram_vif;
    59                                               			end 
    60                                               			else begin
    61              1                          1     				monitor.monitor_vif=obj.ram_vif;


=================================================================================
=== Instance: /scoreboard_pkg
=== Design Unit: work.scoreboard_pkg
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        21        14         7    66.66%

================================Branch Details================================

Branch Coverage for instance /scoreboard_pkg

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File scoreboard_pkg_RAM.sv
------------------------------------IF Branch------------------------------------
    54                                     42287     Count coming in to IF
    54              1                    ***0***     		 		if(dout_ref != sb_seq_item.dout || tx_valid_ref != sb_seq_item.tx_valid) begin
    58              1                      42287     		 		else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    56                                   ***0***     Count coming in to IF
    56              1                    ***0***     		 			`uvm_error("scoreboard",$sformatf("error : data is %s while reference out is dout = %0h and tx_valid = %0b @ time = %0t",sb_seq_item.convert2string() , dout_ref, tx_valid_ref , $time));
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    68                                     42287     Count coming in to IF
    68              1                        802     			if (!seq_item_test.rst_n) begin
    74              1                      41485     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    75                                     41485     Count coming in to CASE
    76              1                      33723     					2'b00:begin
    82              1                       3408     					2'b01:begin
    88              1                       1131     					2'b10:begin
    94              1                       3223     					2'b11:begin
                                         ***0***     All False Count
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    77                                     33723     Count coming in to IF
    77              1                       3711     						if(seq_item_test.rx_valid) 
                                           30012     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    83                                      3408     Count coming in to IF
    83              1                       3408     						if(seq_item_test.rx_valid)  
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    89                                      1131     Count coming in to IF
    89              1                       1073     						if(seq_item_test.rx_valid)  
                                              58     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    106                                        1     Count coming in to IF
    106             1                          1     			`uvm_info("report phase",$sformatf("correct iterations = %0d", correct_count),UVM_MEDIUM);
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    107                                        1     Count coming in to IF
    107             1                          1     			`uvm_info("report phase",$sformatf("wrong iterations = %0d", error_count),UVM_MEDIUM)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         0         2     0.00%

================================Condition Details================================

Condition Coverage for instance /scoreboard_pkg --

  File scoreboard_pkg_RAM.sv
----------------Focused Condition View-------------------
Line       54 Item    1  ((this.dout_ref != this.sb_seq_item.dout) || (this.tx_valid_ref != this.sb_seq_item.tx_valid))
Condition totals: 0 of 2 input terms covered = 0.00%

                                        Input Term   Covered  Reason for no coverage   Hint
                                       -----------  --------  -----------------------  --------------
          (this.dout_ref != this.sb_seq_item.dout)         N  '_1' not hit             Hit '_1'
  (this.tx_valid_ref != this.sb_seq_item.tx_valid)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                          Non-masking condition(s)      
 ---------  ---------  --------------------                                -------------------------     
  Row   1:          1  (this.dout_ref != this.sb_seq_item.dout)_0          ~(this.tx_valid_ref != this.sb_seq_item.tx_valid)
  Row   2:    ***0***  (this.dout_ref != this.sb_seq_item.dout)_1          -                             
  Row   3:          1  (this.tx_valid_ref != this.sb_seq_item.tx_valid)_0  ~(this.dout_ref != this.sb_seq_item.dout)
  Row   4:    ***0***  (this.tx_valid_ref != this.sb_seq_item.tx_valid)_1  ~(this.dout_ref != this.sb_seq_item.dout)


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      33        29         4    87.87%

================================Statement Details================================

Statement Coverage for instance /scoreboard_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File scoreboard_pkg_RAM.sv
    1                                                package scoreboard_pkg;
    2                                                	import uvm_pkg::*;
    3                                                	`include "uvm_macros.svh"
    4                                                	import sequence_item_pkg::*;
    5                                                	 class ram_scoreboard extends  uvm_scoreboard;
    6               1                    ***0***     	 	`uvm_component_utils(ram_scoreboard);
    6               2                    ***0***     
    6               3                          2     
    7                                                	 	/*------------------------------------------------------------------------------
    8                                                	 	--  new
    9                                                	 	------------------------------------------------------------------------------*/
    10                                               	 	function  new(string name= "scoreboard",uvm_component parent = null) ;
    11              1                          1     			super.new(name,parent);
    12                                               		endfunction : new
    13                                               	 	/*------------------------------------------------------------------------------
    14                                               	 	--  declarations
    15                                               	 	------------------------------------------------------------------------------*/
    16                                               	 	uvm_analysis_export #(ram_sequence_item) sb_export;
    17                                               	 	uvm_tlm_analysis_fifo #(ram_sequence_item) sb_fifo;
    18                                               	 	ram_sequence_item sb_seq_item;
    19                                               	 	parameter MEM_DEPTH=256;
    20                                               		parameter MEM_WIDTH=8;
    21                                               		logic [MEM_WIDTH-1:0] mem[logic[MEM_DEPTH-1:0]]; 
    22                                               		logic[7:0]dout_ref;
    23                                               		logic tx_valid_ref;
    24                                               		logic [7:0] wr_addr, rd_addr;
    25              1                          1     		int error_count=0;
    26              1                          1     		int correct_count=0;
    27                                                	 	/*------------------------------------------------------------------------------
    28                                               	 	--build_phase  
    29                                               	 	------------------------------------------------------------------------------*/
    30                                               	 	function void build_phase(uvm_phase phase);
    31              1                          1     	 		super.build_phase(phase);
    32              1                          1     	 		sb_export=new("sb_export",this);
    33              1                          1     	 		sb_fifo=new("sb_fifo",this);
    34                                               	 	endfunction : build_phase
    35                                               	 	/*------------------------------------------------------------------------------
    36                                               	 	--connect phase  
    37                                               	 	------------------------------------------------------------------------------*/
    38                                               	 	function void connect_phase(uvm_phase phase );
    39              1                          1     	 		super.connect_phase(phase);
    40              1                          1     	 		sb_export.connect(sb_fifo.analysis_export);
    41                                               	 	endfunction : connect_phase
    42                                               	 	/*------------------------------------------------------------------------------
    43                                               	 	--  run_phase
    44                                               	 	------------------------------------------------------------------------------*/
    45                                               	 	task run_phase(uvm_phase phase);
    46                                               	 		//`uvm_info("run_phase","started",UVM_MEDIUM);
    47              1                          1     	 		super.run_phase(phase);
    48              1                          1     	 		forever begin
    49                                               		 		//`uvm_info("scoreboard","before get",UVM_MEDIUM);
    50              1                      42288     		 		sb_fifo.get(sb_seq_item);
    51                                               		 		//`uvm_info("scoreboard","after get and before ref ",UVM_MEDIUM);
    52              1                      42287     		 		golden_ref(sb_seq_item);
    53                                               		 		//`uvm_info("scoreboard","after ref",UVM_MEDIUM);
    54                                               		 		if(dout_ref != sb_seq_item.dout || tx_valid_ref != sb_seq_item.tx_valid) begin
    55              1                    ***0***     		 			error_count++;
    56              1                    ***0***     		 			`uvm_error("scoreboard",$sformatf("error : data is %s while reference out is dout = %0h and tx_valid = %0b @ time = %0t",sb_seq_item.convert2string() , dout_ref, tx_valid_ref , $time));
    57                                               		 		end
    58                                               		 		else begin
    59              1                      42287     		 			correct_count++;
    60                                               		 		end
    61                                               	 		end
    62                                               	 	endtask : run_phase
    63                                               	 	/*------------------------------------------------------------------------------
    64                                               	 	--golden_ref  
    65                                               	 	------------------------------------------------------------------------------*/
    66                                               	 	task golden_ref(ram_sequence_item seq_item_test);
    67                                               	 		//`uvm_info("scoreboard","entering golden ref",UVM_MEDIUM);
    68                                               			if (!seq_item_test.rst_n) begin
    69              1                        802     				dout_ref=0;
    70              1                        802     				tx_valid_ref=0;
    71              1                        802     				wr_addr=0;
    72              1                        802     				rd_addr=0;
    73                                               			end
    74                                               			else begin
    75                                               				case (seq_item_test.din[MEM_WIDTH+1:8]) 
    76                                               					2'b00:begin
    77                                               						if(seq_item_test.rx_valid) 
    78              1                       3711     							wr_addr=seq_item_test.din[MEM_WIDTH-1:0];
    79              1                      33723     							tx_valid_ref=0;
    80                                               						
    81                                               					end
    82                                               					2'b01:begin
    83                                               						if(seq_item_test.rx_valid)  
    84              1                       3408     							mem[wr_addr]=seq_item_test.din[MEM_WIDTH-1:0];
    85              1                       3408     							tx_valid_ref=0;
    86                                               						
    87                                               					end
    88                                               					2'b10:begin
    89                                               						if(seq_item_test.rx_valid)  
    90              1                       1073     							rd_addr=seq_item_test.din[MEM_WIDTH-1:0];
    91              1                       1131     							tx_valid_ref=0;
    92                                               						
    93                                               					end
    94                                               					2'b11:begin
    95              1                       3223     						dout_ref=mem[rd_addr];
    96              1                       3223     						tx_valid_ref=1;
    97                                               					end
    98                                               					endcase
    99                                               			end	 		
    100                                              	 	endtask : golden_ref
    101                                              	 	/*------------------------------------------------------------------------------
    102                                              	 	--report_phase  
    103                                              	 	------------------------------------------------------------------------------*/
    104                                              	 	function void report_phase(uvm_phase phase );
    105             1                          1     			super.report_phase(phase);
    106             1                          1     			`uvm_info("report phase",$sformatf("correct iterations = %0d", correct_count),UVM_MEDIUM);
    107             1                          1     			`uvm_info("report phase",$sformatf("wrong iterations = %0d", error_count),UVM_MEDIUM)


=================================================================================
=== Instance: /environment_pkg
=== Design Unit: work.environment_pkg
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11         9         2    81.81%

================================Statement Details================================

Statement Coverage for instance /environment_pkg --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File environment_pkg_RAM.sv
    1                                                package environment_pkg;
    2                                                	import uvm_pkg::*;
    3                                                	import scoreboard_pkg::*;
    4                                                	import agent_pkg::*;
    5                                                	import coverage_pkg::*;
    6                                                	
    7                                                	`include "uvm_macros.svh"
    8                                                	class ram_environment extends  uvm_env;
    9               1                    ***0***     		`uvm_component_utils(ram_environment);
    9               2                    ***0***     
    9               3                          2     
    10                                               		/*------------------------------------------------------------------------------
    11                                               		--  new
    12                                               		------------------------------------------------------------------------------*/
    13                                               		function  new(string name ="environment" , uvm_component parent =null);
    14              1                          1     			super.new(name,parent);
    15                                               		endfunction : new
    16                                               		/*------------------------------------------------------------------------------
    17                                               		--  declarations
    18                                               		------------------------------------------------------------------------------*/
    19                                               		ram_agent agent;
    20                                               		ram_scoreboard scoreboard;
    21                                               		ram_coverage_collector coverage_collector;
    22                                               		/*------------------------------------------------------------------------------
    23                                               		-- build_phase  
    24                                               		------------------------------------------------------------------------------*/
    25                                               		function void build_phase(uvm_phase phase);
    26              1                          1     			super.build_phase(phase);
    27              1                          1     			agent=ram_agent::type_id::create("agent",this);
    28              1                          1     			scoreboard=ram_scoreboard::type_id::create("scoreboard",this);
    29              1                          1     			coverage_collector = ram_coverage_collector::type_id::create("coverage_collector",this);
    30                                               		endfunction : build_phase
    31                                               		/*------------------------------------------------------------------------------
    32                                               		--  connect_phase
    33                                               		------------------------------------------------------------------------------*/
    34                                               		function void connect_phase(uvm_phase phase);
    35              1                          1     			super.connect_phase(phase);
    36              1                          1     			agent.agt_port.connect(scoreboard.sb_export);
    37              1                          1     			agent.agt_port.connect(coverage_collector.cvg_export);


=================================================================================
=== Instance: /Test
=== Design Unit: work.Test
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        24         9        15    37.50%

================================Branch Details================================

Branch Coverage for instance /Test

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File test.sv
------------------------------------IF Branch------------------------------------
    51                                         1     Count coming in to IF
    51              1                    ***0***     		if (! uvm_config_db # (virtual wrapper_interface_tested ) :: get(this , "" , "WR_test_if" , config_obj_tested.tested_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    52                                   ***0***     Count coming in to IF
    52              1                    ***0***     		`uvm_error("build_phase" , "Test - Unable to get the virtual interface of the tested wrapper from uvm_config_db")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    54                                         1     Count coming in to IF
    54              1                    ***0***     		if (! uvm_config_db # (virtual wrapper_interface_ref )   :: get(this , "" , "WR_ref_if" , config_obj_ref.reference_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    55                                   ***0***     Count coming in to IF
    55              1                    ***0***     		`uvm_error("build_phase" , "Test - Unable to get the virtual interface of the reference wrapper from uvm_config_db")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    57                                         1     Count coming in to IF
    57              1                    ***0***     		if (! uvm_config_db # (virtual ram_interface )           :: get(this , "" , "RAM_if"    , config_obj_RAM.ram_vif))
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    58                                   ***0***     Count coming in to IF
    58              1                    ***0***     		`uvm_error("build_phase" , "Test - Unable to get the virtual interface of the RAM from uvm_config_db")
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    73                                         1     Count coming in to IF
    73              1                          1     		`uvm_info("run_phase" , "reset Asserted" , UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    75                                         1     Count coming in to IF
    75              1                          1     		`uvm_info("run_phase" , "reset Deasserted" , UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    81                                         1     Count coming in to IF
    81              1                          1     		`uvm_info("run_phase" , "main_sequence started" , UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    83                                         1     Count coming in to IF
    83              1                          1     		`uvm_info("run_phase" , "main_sequence ended" , UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    89                                         1     Count coming in to IF
    89              1                          1     		`uvm_info("run_phase" , "main_sequence_2 started" , UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    91                                         1     Count coming in to IF
    91              1                          1     		`uvm_info("run_phase" , "main_sequence_2 ended" , UVM_LOW)
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      33        28         5    84.84%

================================Statement Details================================

Statement Coverage for instance /Test --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File test.sv
    1                                                package Test;
    2                                                
    3                                                import environment_pkg::*;
    4                                                import Sequence::*;
    5                                                import config_obj::*;
    6                                                import Enviroment::*;
    7                                                import uvm_pkg::*;
    8                                                `include "uvm_macros.svh"
    9                                                
    10                                               class Test extends uvm_test;
    11              1                    ***0***     	`uvm_component_utils(Test)
    11              2                    ***0***     
    11              3                          4     
    12                                               
    13                                               	virtual wrapper_interface_tested test_vif;
    14                                               	virtual wrapper_interface_ref    ref_vif;
    15                                               	virtual ram_interface            ram_vif;
    16                                               
    17                                               	Enviroment env;
    18                                               	ram_environment env_ram;
    19                                               
    20                                               	config_obj config_obj_tested;
    21                                               	config_obj config_obj_ref;
    22                                               	config_obj config_obj_RAM;
    23                                               
    24                                               	sequence_reset rst_seq;
    25                                               	main_sequence main_seq;
    26                                               	main_sequence_2 main_seq_2;
    27                                               
    28                                               
    29                                               	function new (string name = "Test" , uvm_component parent = null);
    30              1                          1     		super.new(name,parent);
    31                                               	endfunction 
    32                                               
    33                                               	function void build_phase (uvm_phase phase);
    34              1                          1     		super.build_phase(phase);
    35                                               		
    36              1                          1     		config_obj_tested = config_obj :: type_id :: create ("config_obj_tested",this);
    37              1                          1     		config_obj_ref    = config_obj :: type_id :: create ("config_obj_ref"   ,this);
    38              1                          1     		config_obj_RAM    = config_obj :: type_id :: create ("config_obj_RAM"   ,this);
    39                                               
    40              1                          1     		config_obj_tested.active = UVM_ACTIVE;
    41              1                          1     		config_obj_RAM.active    = UVM_PASSIVE;
    42                                               
    43              1                          1     		env = Enviroment :: type_id :: create("env",this);
    44              1                          1     		env_ram = ram_environment :: type_id :: create ("env_ram" , this);
    45                                               
    46              1                          1     		rst_seq = sequence_reset :: type_id :: create ("rst_seq");
    47              1                          1     		main_seq = main_sequence :: type_id :: create ("main_seq");
    48              1                          1     		main_seq_2 = main_sequence_2 :: type_id :: create ("main_seq_2");
    49                                               
    50                                               
    51                                               		if (! uvm_config_db # (virtual wrapper_interface_tested ) :: get(this , "" , "WR_test_if" , config_obj_tested.tested_vif))
    52              1                    ***0***     		`uvm_error("build_phase" , "Test - Unable to get the virtual interface of the tested wrapper from uvm_config_db")
    53                                               
    54                                               		if (! uvm_config_db # (virtual wrapper_interface_ref )   :: get(this , "" , "WR_ref_if" , config_obj_ref.reference_vif))
    55              1                    ***0***     		`uvm_error("build_phase" , "Test - Unable to get the virtual interface of the reference wrapper from uvm_config_db")
    56                                               
    57                                               		if (! uvm_config_db # (virtual ram_interface )           :: get(this , "" , "RAM_if"    , config_obj_RAM.ram_vif))
    58              1                    ***0***     		`uvm_error("build_phase" , "Test - Unable to get the virtual interface of the RAM from uvm_config_db")
    59                                               
    60              1                          1     		uvm_config_db # (config_obj) :: set(this , "*" , "ALL_CAN_TAKE_TEST" , config_obj_tested);
    61              1                          1     		uvm_config_db # (config_obj) :: set(this , "*" , "ALL_CAN_TAKE_REF"  , config_obj_ref);
    62              1                          1     		uvm_config_db # (config_obj) :: set(this , "*" , "ALL_CAN_TAKE_RAM"  , config_obj_RAM);
    63                                               
    64                                               		
    65                                               	endfunction 
    66                                               
    67                                               	task run_phase (uvm_phase phase);
    68              1                          1     		super.run_phase(phase);
    69              1                          1     		phase.raise_objection(this);
    70                                               	/*-------------------------------------------
    71                                               		/////// Reset sequence ///////
    72                                               	---------------------------------------------*/
    73              1                          1     		`uvm_info("run_phase" , "reset Asserted" , UVM_LOW)
    74              1                          1     		rst_seq.start(env.ag.sqr);
    75              1                          1     		`uvm_info("run_phase" , "reset Deasserted" , UVM_LOW)
    76                                               
    77                                               	/*-------------------------------------------
    78                                               		/////// Main sequence ///////
    79                                               	---------------------------------------------*/
    80                                               
    81              1                          1     		`uvm_info("run_phase" , "main_sequence started" , UVM_LOW)
    82              1                          1     		main_seq.start(env.ag.sqr);
    83              1                          1     		`uvm_info("run_phase" , "main_sequence ended" , UVM_LOW)
    84                                               
    85                                               	/*-------------------------------------------
    86                                               		/////// Main sequence 2 ///////
    87                                               	---------------------------------------------*/
    88                                               
    89              1                          1     		`uvm_info("run_phase" , "main_sequence_2 started" , UVM_LOW)
    90              1                          1     		main_seq_2.start(env.ag.sqr);
    91              1                          1     		`uvm_info("run_phase" , "main_sequence_2 ended" , UVM_LOW)
    92                                               		
    93                                               
    94              1                          1     		phase.drop_objection(this);


COVERGROUP COVERAGE:
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /coverage/coverage/cvr_gp                       100.00%        100          -    Covered              
    covered/total bins:                                    12         12          -                      
    missing/total bins:                                     0         12          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint VAR_MOSI_label                         100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin write_addr_mosi                               951          1          -    Covered              
        bin write_data_mosi                               871          1          -    Covered              
        bin read_addr_mosi                                273          1          -    Covered              
        bin read_data_mosi                                270          1          -    Covered              
    Coverpoint rx_valid_label                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin zero_rx_valid                                 363          1          -    Covered              
        bin one_rx_valid                                 2123          1          -    Covered              
    Coverpoint tx_valid_label                         100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin zero_tx_valid                                2220          1          -    Covered              
        bin one_tx_valid                                  266          1          -    Covered              
    Cross CROSS_VAR_MOSI_WITH_rx_valid                100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <read_addr_mosi,one_rx_valid>             260          1          -    Covered              
            bin <write_data_mosi,one_rx_valid>            847          1          -    Covered              
            bin <write_addr_mosi,one_rx_valid>            915          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignore_zero_of_rx_valid            343                     -    Occurred             
            ignore_bin ignore_read_data                   270                     -    Occurred             
    Cross CROSS_VAR_MOSI_WITH_tx_valid                100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <read_data_mosi,one_tx_valid>             266          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignore_zero_of_tx_valid           2099                     -    Occurred             
            ignore_bin ignore_read_addr                   273                     -    Occurred             
            ignore_bin ignore_write_data                  871                     -    Occurred             
            ignore_bin ignore_write_addr                  951                     -    Occurred             
 TYPE /coverage/coverage/cvr_gp_2                     100.00%        100          -    Covered              
    covered/total bins:                                    12         12          -                      
    missing/total bins:                                     0         12          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint states_label                           100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint SS_n_label                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint rst_n_label                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
    Coverpoint transitions_label                      100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
 Covergroup instance \/coverage::coverage::cvr_gp_2  
                                                      100.00%        100          -    Covered              
    covered/total bins:                                    12         12          -                      
    missing/total bins:                                     0         12          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint states_label                           100.00%        100          -    Covered              
        covered/total bins:                                 5          5          -                      
        missing/total bins:                                 0          5          -                      
        % Hit:                                        100.00%        100          -                      
        bin idle                                         4231          1          -    Covered              
        bin chk_cmd                                      2941          1          -    Covered              
        bin read_addr                                   24559          1          -    Covered              
        bin read_data                                    4707          1          -    Covered              
        bin write                                        5849          1          -    Covered              
    Coverpoint SS_n_label                             100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin zero_SS_n                                   38928          1          -    Covered              
        bin one_SS_n                                     3358          1          -    Covered              
    Coverpoint rst_n_label                            100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin zero_rst_n                                    802          1          -    Covered              
        bin one_rst_n                                   41485          1          -    Covered              
    Coverpoint transitions_label                      100.00%        100          -    Covered              
        covered/total bins:                                 3          3          -                      
        missing/total bins:                                 0          3          -                      
        % Hit:                                        100.00%        100          -                      
        bin transition_read_addr                          333          1          -    Covered              
        bin transition_read_data                            6          1          -    Covered              
        bin transition_write                             1797          1          -    Covered              
 TYPE /coverage_pkg/ram_coverage_collector/cvr_gp     100.00%        100          -    Covered              
    covered/total bins:                                    22         22          -                      
    missing/total bins:                                     0         22          -                      
    % Hit:                                            100.00%        100          -                      
    Coverpoint reset                                  100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ZERO_rst                                      802          1          -    Covered              
        bin ONE_rst                                     41485          1          -    Covered              
    Coverpoint RX_valid                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ZERO_rx                                     34041          1          -    Covered              
        bin ONE_rx                                       8246          1          -    Covered              
    Coverpoint TX_valid                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        bin ZERO_tx                                     39064          1          -    Covered              
        bin ONE_tx                                       3223          1          -    Covered              
    Coverpoint Din                                    100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        bin ZERO_din                                    34525          1          -    Covered              
        bin ONE_din                                      3408          1          -    Covered              
        bin TWO_din                                      1131          1          -    Covered              
        bin THREE_din                                    3223          1          -    Covered              
    Coverpoint Dout                                   100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin all_values                                  42112          1          -    Covered              
    Coverpoint Address_write                          100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin all_range_of_addr                           34525          1          -    Covered              
    Coverpoint Address_read                           100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        bin all_range_of_addr                            1131          1          -    Covered              
    Cross rx_valid_with_din                           100.00%        100          -    Covered              
        covered/total bins:                                 4          4          -                      
        missing/total bins:                                 0          4          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <TWO_din,ONE_rx>                         1073          1          -    Covered              
            bin <ONE_din,ONE_rx>                         3408          1          -    Covered              
            bin <ZERO_din,ONE_rx>                        3711          1          -    Covered              
            bin <THREE_din,ZERO_rx>                      3169          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignore_4                            54                     -    Occurred             
            ignore_bin ignore_3                         30814                     -    Occurred             
            ignore_bin ignore_2                            58                     -    Occurred             
            ignore_bin ignore_1                             0                     -    ZERO                 
    Cross reading_with_tx_valid                       100.00%        100          -    Covered              
        covered/total bins:                                 1          1          -                      
        missing/total bins:                                 0          1          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <ONE_tx,THREE_din>                       3223          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignored_low_tx                   39064                     -    Occurred             
            ignore_bin ignored_two_din                   1131                     -    Occurred             
            ignore_bin ignored_one_din                   3408                     -    Occurred             
            ignore_bin ignored_zero_din                 34525                     -    Occurred             
    Cross rst_rx_din_11                               100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <ONE_rx,THREE_din,ONE_rst>                 54          1          -    Covered              
            bin <ZERO_rx,THREE_din,ONE_rst>              3169          1          -    Covered              
        Illegal and Ignore Bins:
            ignore_bin ignored_three_din                    0                     -    ZERO                 
            ignore_bin ignored_two_din                   1131                     -    Occurred             
            ignore_bin ignored_one_din                   3408                     -    Occurred             
            ignore_bin ignored_zero_din                 34525                     -    Occurred             
    Cross dout_with_tx_valid                          100.00%        100          -    Covered              
        covered/total bins:                                 2          2          -                      
        missing/total bins:                                 0          2          -                      
        % Hit:                                        100.00%        100          -                      
        Auto, Default and User Defined Bins:
            bin <ONE_tx,all_values>                      3178          1          -    Covered              
            bin <ZERO_tx,all_values>                    38934          1          -    Covered              

TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 3

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/top/ass_inst/checking_rx_valid_with_rx_data_label_cover 
                                         assertions Verilog  SVA  assertions.sv(34)
                                                                              2654 Covered   
/top/ass_inst/checking_tx_valid_with_rx_data_label_cover 
                                         assertions Verilog  SVA  assertions.sv(35)
                                                                              2654 Covered   
/top/ass_inst/checking_ss_n_label_cover  assertions Verilog  SVA  assertions.sv(36)
                                                                              2698 Covered   
/top/ass_inst/tx_valid_still_high_label_cover 
                                         assertions Verilog  SVA  assertions.sv(37)
                                                                               267 Covered   
/top/ass_inst/tx_data_still_high_label_cover 
                                         assertions Verilog  SVA  assertions.sv(38)
                                                                               267 Covered   
/top/ass_inst/cover_property_label       assertions Verilog  SVA  assertions.sv(39)
                                                                               254 Covered   

TOTAL DIRECTIVE COVERAGE: 100.00%  COVERS: 6

ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/ass_inst/checking_rx_valid_with_rx_data_label
                     assertions.sv(27)                  0          1
/top/ass_inst/checking_tx_valid_with_rx_data_label
                     assertions.sv(28)                  0          1
/top/ass_inst/checking_ss_n_label
                     assertions.sv(29)                  0          1
/top/ass_inst/tx_valid_still_high_label
                     assertions.sv(30)                  0          1
/top/ass_inst/tx_data_still_high_label
                     assertions.sv(31)                  0          1
/top/ass_inst/reset_property_label
                     assertions.sv(32)                  0          1
/Sequence/main_sequence/body/#ublk#210485509#47/immed__48
                     sequence.sv(48)                    0          1
/Sequence/main_sequence_2/body/#ublk#210485509#96/immed__97
                     sequence.sv(97)                    0          1
/Sequence/main_sequence_2/body/#ublk#210485509#96/#anonblk#210485509#103#4#/#ublk#210485509#103/immed__105
                     sequence.sv(105)                   0          1

Total Coverage By Instance (filtered view): 87.06%

