# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2_top_level_module.srcs/sources_1/ip/blk_memB_gen_0/blk_memB_gen_0_sim_netlist.vhdl" \
"../../../../lab2_top_level_module.srcs/sources_1/imports/lab2_ROM_generated.srcs/sources_1/new/lab2_ROM_gen.vhd" \
"../../../../lab2_top_level_module.srcs/sources_1/imports/lab2_ROM_generated.srcs/sim_1/new/lab2_testbench_ROM_gen.vhd" \

# Do not sort compile order
nosort
