Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Feb 23 20:42:06 2024
| Host         : d4m14n running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c[1]
                            (input port)
  Destination:            res[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.403ns  (logic 5.579ns (36.222%)  route 9.824ns (63.778%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT5=5 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  c[1] (IN)
                         net (fo=0)                   0.000     0.000    c[1]
    V11                  IBUF (Prop_ibuf_I_O)         0.999     0.999 r  c_IBUF[1]_inst/O
                         net (fo=6, routed)           1.590     2.589    c_IBUF[1]
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     2.713 r  res_OBUF[6]_inst_i_12/O
                         net (fo=5, routed)           0.937     3.650    res1[3]
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.124     3.774 r  res_OBUF[6]_inst_i_6/O
                         net (fo=8, routed)           0.596     4.370    res_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.150     4.520 r  res_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.594     5.114    res_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I2_O)        0.358     5.472 r  res_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.474     5.946    res_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.326     6.272 r  res_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           1.124     7.396    res_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.520 r  res_OBUF[1]_inst_i_3/O
                         net (fo=5, routed)           0.595     8.114    res_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.238 f  res_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.488     8.726    res_OBUF[0]_inst_i_4_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.124     8.850 r  res_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.707     9.557    res_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.124     9.681 r  res_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.845    10.526    res_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y59          LUT5 (Prop_lut5_I2_O)        0.152    10.678 r  res_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.875    12.553    res_OBUF[4]
    U17                  OBUF (Prop_obuf_I_O)         2.850    15.403 r  res_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.403    res[4]
    U17                                                               r  res[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c[1]
                            (input port)
  Destination:            res[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.186ns  (logic 5.346ns (35.202%)  route 9.841ns (64.798%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  c[1] (IN)
                         net (fo=0)                   0.000     0.000    c[1]
    V11                  IBUF (Prop_ibuf_I_O)         0.999     0.999 r  c_IBUF[1]_inst/O
                         net (fo=6, routed)           1.590     2.589    c_IBUF[1]
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     2.713 r  res_OBUF[6]_inst_i_12/O
                         net (fo=5, routed)           0.937     3.650    res1[3]
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.124     3.774 r  res_OBUF[6]_inst_i_6/O
                         net (fo=8, routed)           0.596     4.370    res_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.150     4.520 r  res_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.594     5.114    res_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I2_O)        0.358     5.472 r  res_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.474     5.946    res_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.326     6.272 r  res_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           1.124     7.396    res_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.520 r  res_OBUF[1]_inst_i_3/O
                         net (fo=5, routed)           0.595     8.114    res_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.238 r  res_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.488     8.726    res_OBUF[0]_inst_i_4_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.124     8.850 f  res_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.707     9.557    res_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.124     9.681 f  res_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.673    10.354    res_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I3_O)        0.124    10.478 r  res_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.064    12.542    res_OBUF[6]
    V15                  OBUF (Prop_obuf_I_O)         2.645    15.186 r  res_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.186    res[6]
    V15                                                               r  res[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c[1]
                            (input port)
  Destination:            res[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.150ns  (logic 5.342ns (35.258%)  route 9.809ns (64.742%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT5=4 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  c[1] (IN)
                         net (fo=0)                   0.000     0.000    c[1]
    V11                  IBUF (Prop_ibuf_I_O)         0.999     0.999 r  c_IBUF[1]_inst/O
                         net (fo=6, routed)           1.590     2.589    c_IBUF[1]
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     2.713 r  res_OBUF[6]_inst_i_12/O
                         net (fo=5, routed)           0.937     3.650    res1[3]
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.124     3.774 r  res_OBUF[6]_inst_i_6/O
                         net (fo=8, routed)           0.596     4.370    res_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.150     4.520 r  res_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.594     5.114    res_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I2_O)        0.358     5.472 r  res_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.474     5.946    res_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.326     6.272 r  res_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           1.124     7.396    res_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.520 r  res_OBUF[1]_inst_i_3/O
                         net (fo=5, routed)           0.595     8.114    res_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.238 f  res_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.488     8.726    res_OBUF[0]_inst_i_4_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.124     8.850 r  res_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.707     9.557    res_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.124     9.681 r  res_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.838    10.519    res_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I2_O)        0.124    10.643 r  res_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.867    12.510    res_OBUF[5]
    V16                  OBUF (Prop_obuf_I_O)         2.641    15.150 r  res_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.150    res[5]
    V16                                                               r  res[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c[1]
                            (input port)
  Destination:            res[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.143ns  (logic 5.343ns (35.283%)  route 9.800ns (64.717%))
  Logic Levels:           12  (IBUF=1 LUT3=1 LUT4=1 LUT5=4 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  c[1] (IN)
                         net (fo=0)                   0.000     0.000    c[1]
    V11                  IBUF (Prop_ibuf_I_O)         0.999     0.999 r  c_IBUF[1]_inst/O
                         net (fo=6, routed)           1.590     2.589    c_IBUF[1]
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     2.713 r  res_OBUF[6]_inst_i_12/O
                         net (fo=5, routed)           0.937     3.650    res1[3]
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.124     3.774 r  res_OBUF[6]_inst_i_6/O
                         net (fo=8, routed)           0.596     4.370    res_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.150     4.520 r  res_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.594     5.114    res_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I2_O)        0.358     5.472 r  res_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.474     5.946    res_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.326     6.272 r  res_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           1.124     7.396    res_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.520 r  res_OBUF[1]_inst_i_3/O
                         net (fo=5, routed)           0.595     8.114    res_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.238 f  res_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.488     8.726    res_OBUF[0]_inst_i_4_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.124     8.850 r  res_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.707     9.557    res_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.124     9.681 r  res_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.845    10.526    res_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y59          LUT4 (Prop_lut4_I1_O)        0.124    10.650 r  res_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.851    12.501    res_OBUF[3]
    U18                  OBUF (Prop_obuf_I_O)         2.642    15.143 r  res_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.143    res[3]
    U18                                                               r  res[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c[1]
                            (input port)
  Destination:            res[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.973ns  (logic 5.349ns (35.727%)  route 9.624ns (64.273%))
  Logic Levels:           12  (IBUF=1 LUT3=2 LUT5=4 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  c[1] (IN)
                         net (fo=0)                   0.000     0.000    c[1]
    V11                  IBUF (Prop_ibuf_I_O)         0.999     0.999 r  c_IBUF[1]_inst/O
                         net (fo=6, routed)           1.590     2.589    c_IBUF[1]
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     2.713 r  res_OBUF[6]_inst_i_12/O
                         net (fo=5, routed)           0.937     3.650    res1[3]
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.124     3.774 r  res_OBUF[6]_inst_i_6/O
                         net (fo=8, routed)           0.596     4.370    res_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.150     4.520 r  res_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.594     5.114    res_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I2_O)        0.358     5.472 r  res_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.474     5.946    res_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.326     6.272 r  res_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           1.124     7.396    res_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.520 r  res_OBUF[1]_inst_i_3/O
                         net (fo=5, routed)           0.595     8.114    res_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.238 f  res_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.488     8.726    res_OBUF[0]_inst_i_4_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.124     8.850 r  res_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.707     9.557    res_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.124     9.681 r  res_OBUF[6]_inst_i_4/O
                         net (fo=5, routed)           0.666    10.347    res_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y59          LUT3 (Prop_lut3_I0_O)        0.124    10.471 r  res_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.854    12.325    res_OBUF[2]
    U16                  OBUF (Prop_obuf_I_O)         2.648    14.973 r  res_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.973    res[2]
    U16                                                               r  res[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c[1]
                            (input port)
  Destination:            res[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.291ns  (logic 5.455ns (38.172%)  route 8.836ns (61.828%))
  Logic Levels:           11  (IBUF=1 LUT3=1 LUT5=4 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  c[1] (IN)
                         net (fo=0)                   0.000     0.000    c[1]
    V11                  IBUF (Prop_ibuf_I_O)         0.999     0.999 r  c_IBUF[1]_inst/O
                         net (fo=6, routed)           1.590     2.589    c_IBUF[1]
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     2.713 r  res_OBUF[6]_inst_i_12/O
                         net (fo=5, routed)           0.937     3.650    res1[3]
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.124     3.774 r  res_OBUF[6]_inst_i_6/O
                         net (fo=8, routed)           0.596     4.370    res_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.150     4.520 r  res_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.594     5.114    res_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I2_O)        0.358     5.472 r  res_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.474     5.946    res_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.326     6.272 r  res_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           1.124     7.396    res_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.520 r  res_OBUF[1]_inst_i_3/O
                         net (fo=5, routed)           0.595     8.114    res_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.238 f  res_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.488     8.726    res_OBUF[0]_inst_i_4_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I1_O)        0.124     8.850 r  res_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.707     9.557    res_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y57          LUT3 (Prop_lut3_I0_O)        0.149     9.706 r  res_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.732    11.438    res_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         2.853    14.291 r  res_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.291    res[1]
    V17                                                               r  res[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c[1]
                            (input port)
  Destination:            res[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.369ns  (logic 5.107ns (38.199%)  route 8.262ns (61.801%))
  Logic Levels:           10  (IBUF=1 LUT5=4 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  c[1] (IN)
                         net (fo=0)                   0.000     0.000    c[1]
    V11                  IBUF (Prop_ibuf_I_O)         0.999     0.999 r  c_IBUF[1]_inst/O
                         net (fo=6, routed)           1.590     2.589    c_IBUF[1]
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124     2.713 r  res_OBUF[6]_inst_i_12/O
                         net (fo=5, routed)           0.937     3.650    res1[3]
    SLICE_X1Y58          LUT6 (Prop_lut6_I0_O)        0.124     3.774 r  res_OBUF[6]_inst_i_6/O
                         net (fo=8, routed)           0.596     4.370    res_OBUF[6]_inst_i_6_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.150     4.520 r  res_OBUF[6]_inst_i_10/O
                         net (fo=2, routed)           0.594     5.114    res_OBUF[6]_inst_i_10_n_0
    SLICE_X0Y58          LUT5 (Prop_lut5_I2_O)        0.358     5.472 r  res_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.474     5.946    res_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.326     6.272 r  res_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           1.124     7.396    res_OBUF[1]_inst_i_5_n_0
    SLICE_X0Y57          LUT5 (Prop_lut5_I2_O)        0.124     7.520 r  res_OBUF[1]_inst_i_3/O
                         net (fo=5, routed)           0.595     8.114    res_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y56          LUT6 (Prop_lut6_I5_O)        0.124     8.238 r  res_OBUF[0]_inst_i_4/O
                         net (fo=2, routed)           0.491     8.729    res_OBUF[0]_inst_i_4_n_0
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124     8.853 r  res_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.862    10.715    res_OBUF[0]
    T11                  OBUF (Prop_obuf_I_O)         2.654    13.369 r  res_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.369    res[0]
    T11                                                               r  res[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            res[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.430ns (62.228%)  route 0.868ns (37.772%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  a_IBUF[0]_inst/O
                         net (fo=2, routed)           0.468     0.682    a_IBUF[0]
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.045     0.727 r  res_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.400     1.127    res_OBUF[0]
    T11                  OBUF (Prop_obuf_I_O)         1.170     2.297 r  res_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.297    res[0]
    T11                                                               r  res[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            res[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.435ns (60.576%)  route 0.934ns (39.424%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    T9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  a_IBUF[2]_inst/O
                         net (fo=5, routed)           0.509     0.742    a_IBUF[2]
    SLICE_X0Y59          LUT6 (Prop_lut6_I1_O)        0.045     0.787 r  res_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.425     1.212    res_OBUF[5]
    V16                  OBUF (Prop_obuf_I_O)         1.157     2.369 r  res_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.369    res[5]
    V16                                                               r  res[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            res[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.437ns (59.159%)  route 0.992ns (40.841%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    T9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  a_IBUF[2]_inst/O
                         net (fo=5, routed)           0.581     0.814    a_IBUF[2]
    SLICE_X0Y59          LUT4 (Prop_lut4_I0_O)        0.045     0.859 r  res_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.411     1.270    res_OBUF[3]
    U18                  OBUF (Prop_obuf_I_O)         1.159     2.428 r  res_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.428    res[3]
    U18                                                               r  res[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            res[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.507ns (60.967%)  route 0.965ns (39.033%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T10                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    T10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  a_IBUF[1]_inst/O
                         net (fo=2, routed)           0.593     0.829    a_IBUF[1]
    SLICE_X0Y57          LUT3 (Prop_lut3_I2_O)        0.043     0.872 r  res_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.372     1.244    res_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         1.228     2.472 r  res_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.472    res[1]
    V17                                                               r  res[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            res[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.439ns (58.179%)  route 1.035ns (41.821%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 f  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    T9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 f  a_IBUF[2]_inst/O
                         net (fo=5, routed)           0.539     0.772    a_IBUF[2]
    SLICE_X0Y59          LUT6 (Prop_lut6_I2_O)        0.045     0.817 r  res_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.496     1.313    res_OBUF[6]
    V15                  OBUF (Prop_obuf_I_O)         1.161     2.474 r  res_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.474    res[6]
    V15                                                               r  res[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            res[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.443ns (58.033%)  route 1.043ns (41.967%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    T9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  a_IBUF[2]_inst/O
                         net (fo=5, routed)           0.635     0.868    a_IBUF[2]
    SLICE_X0Y59          LUT3 (Prop_lut3_I2_O)        0.045     0.913 r  res_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.321    res_OBUF[2]
    U16                  OBUF (Prop_obuf_I_O)         1.165     2.486 r  res_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.486    res[2]
    U16                                                               r  res[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[2]
                            (input port)
  Destination:            res[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 1.502ns (59.877%)  route 1.006ns (40.123%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  a[2] (IN)
                         net (fo=0)                   0.000     0.000    a[2]
    T9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  a_IBUF[2]_inst/O
                         net (fo=5, routed)           0.581     0.814    a_IBUF[2]
    SLICE_X0Y59          LUT5 (Prop_lut5_I3_O)        0.042     0.856 r  res_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.426     1.281    res_OBUF[4]
    U17                  OBUF (Prop_obuf_I_O)         1.227     2.508 r  res_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.508    res[4]
    U17                                                               r  res[4] (OUT)
  -------------------------------------------------------------------    -------------------





