
*** Running vivado
    with args -log PPCPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PPCPU.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon May  5 22:27:13 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source PPCPU.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 620.457 ; gain = 191.484
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/utils_1/imports/synth_1/SCCPU.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/utils_1/imports/synth_1/SCCPU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top PPCPU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25200
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1098.348 ; gain = 465.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PPCPU' [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/PPCPU.v:23]
INFO: [Synth 8-6157] synthesizing module 'NBitRegisters' [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/NBitRegisters.v:23]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Mux2x1' [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/Mux2x1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Mux2x1' (0#1) [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/Mux2x1.v:23]
INFO: [Synth 8-6157] synthesizing module 'DFlipFlop' [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/DFlipFlop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DFlipFlop' (0#1) [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/DFlipFlop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NBitRegisters' (0#1) [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/NBitRegisters.v:23]
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'DecompressionUnit' [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/DecompressionUnit.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/DecompressionUnit.v:102]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/DecompressionUnit.v:44]
WARNING: [Synth 8-567] referenced signal 'i' should be on the sensitivity list [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/DecompressionUnit.v:30]
INFO: [Synth 8-6155] done synthesizing module 'DecompressionUnit' (0#1) [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/DecompressionUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'NBitRegisters__parameterized0' [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/NBitRegisters.v:23]
	Parameter n bound to: 96 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NBitRegisters__parameterized0' (0#1) [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/NBitRegisters.v:23]
INFO: [Synth 8-6157] synthesizing module 'ImmGen' [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ImmGen' (0#1) [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/ImmGen.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/RegisterFile.v:23]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'NDecoder' [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/NDecoder.v:23]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NDecoder' (0#1) [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/NDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/ControlUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'HazardDetectionUnit' [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/HazardDetectionUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'HazardDetectionUnit' (0#1) [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/HazardDetectionUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'NBitRegisters__parameterized1' [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/NBitRegisters.v:23]
	Parameter n bound to: 192 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NBitRegisters__parameterized1' (0#1) [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/NBitRegisters.v:23]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (0#1) [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALUControlUnit' [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/ALUControlUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALUControlUnit' (0#1) [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/ALUControlUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'NBitRegisters__parameterized2' [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/NBitRegisters.v:23]
	Parameter n bound to: 179 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NBitRegisters__parameterized2' (0#1) [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/NBitRegisters.v:23]
INFO: [Synth 8-6157] synthesizing module 'BranchJumpControlUnit' [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/BranchJumpControlUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BranchJumpControlUnit' (0#1) [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/BranchJumpControlUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'NBitRegisters__parameterized3' [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/NBitRegisters.v:23]
	Parameter n bound to: 136 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NBitRegisters__parameterized3' (0#1) [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/NBitRegisters.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PPCPU' (0#1) [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/PPCPU.v:23]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-3848] Net led in module/entity PPCPU does not have driver. [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/PPCPU.v:29]
WARNING: [Synth 8-3848] Net seg in module/entity PPCPU does not have driver. [C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/sources_1/new/PPCPU.v:30]
WARNING: [Synth 8-7129] Port Instruction[1] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[0] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module ImmGen is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module DecompressionUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[15] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[14] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[13] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[5] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[4] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[3] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[2] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[1] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[0] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[12] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[11] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[10] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[9] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[8] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[7] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[6] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[5] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[4] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[3] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[2] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[1] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port seg[0] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ledSel[1] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ledSel[0] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ssdSel[3] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ssdSel[2] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ssdSel[1] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ssdSel[0] in module PPCPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ssdclk in module PPCPU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1859.617 ; gain = 1226.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1859.617 ; gain = 1226.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1859.617 ; gain = 1226.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint C:/Users/Dell-/Desktop/AUC/AUC semester 6/Computer Architecture/RISCV32ICM CPU/RiscV32ICM-CPU/RISV32ICM/RISV32ICM.srcs/utils_1/imports/synth_1/SCCPU.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1859.617 ; gain = 1226.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1859.617 ; gain = 1226.434
---------------------------------------------------------------------------------
