m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/DELL/Desktop/FPGA/Test/simulation/modelsim
vALU
Z1 !s110 1609084440
!i10b 1
!s100 n0HfaCYL4Y5F9nIaS>GQP0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IW`HbI=6HDhN6GAjL;j_L;3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1609082026
8C:/Users/DELL/Desktop/FPGA/Test/alu.v
FC:/Users/DELL/Desktop/FPGA/Test/alu.v
!i122 1
L0 1 16
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1609084440.000000
!s107 C:/Users/DELL/Desktop/FPGA/Test/alu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/DELL/Desktop/FPGA/Test|C:/Users/DELL/Desktop/FPGA/Test/alu.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+C:/Users/DELL/Desktop/FPGA/Test
Z8 tCvgOpt 0
n@a@l@u
varithmetic_part
R1
!i10b 1
!s100 nUS_ZLjD0JacO?Bf<>Ign3
R2
IUGeUO^=RY:MP<MY5Ff[eI3
R3
R0
w1609074271
8C:/Users/DELL/Desktop/FPGA/Test/arithmetic_part.v
FC:/Users/DELL/Desktop/FPGA/Test/arithmetic_part.v
!i122 2
L0 1 19
R4
r1
!s85 0
31
R5
!s107 C:/Users/DELL/Desktop/FPGA/Test/arithmetic_part.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/DELL/Desktop/FPGA/Test|C:/Users/DELL/Desktop/FPGA/Test/arithmetic_part.v|
!i113 1
R6
R7
R8
vB_input_logic
R1
!i10b 1
!s100 EJB:@78`3GSRM@JnM_cL_0
R2
ITlQKP;gM<D_=mcE>`:[jZ0
R3
R0
w1609071602
8C:/Users/DELL/Desktop/FPGA/Test/b_input_logic.v
FC:/Users/DELL/Desktop/FPGA/Test/b_input_logic.v
!i122 3
L0 1 4
R4
r1
!s85 0
31
R5
!s107 C:/Users/DELL/Desktop/FPGA/Test/b_input_logic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/DELL/Desktop/FPGA/Test|C:/Users/DELL/Desktop/FPGA/Test/b_input_logic.v|
!i113 1
R6
R7
R8
n@b_input_logic
vfull_adder
R1
!i10b 1
!s100 8`SmdacjlZm=]742?H5X62
R2
I^kA2_OijX]B65]1ff30_o3
R3
R0
w1609070575
8C:/Users/DELL/Desktop/FPGA/Test/full_adder.v
FC:/Users/DELL/Desktop/FPGA/Test/full_adder.v
!i122 4
L0 1 8
R4
r1
!s85 0
31
R5
!s107 C:/Users/DELL/Desktop/FPGA/Test/full_adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/DELL/Desktop/FPGA/Test|C:/Users/DELL/Desktop/FPGA/Test/full_adder.v|
!i113 1
R6
R7
R8
vlogic_part
R1
!i10b 1
!s100 fjI9mATlbdhLRjY4@f[]S0
R2
I`eLIgoF1mEXjF=7VBU[:22
R3
R0
w1609074990
8C:/Users/DELL/Desktop/FPGA/Test/logic_part.v
FC:/Users/DELL/Desktop/FPGA/Test/logic_part.v
!i122 5
L0 1 10
R4
r1
!s85 0
31
R5
!s107 C:/Users/DELL/Desktop/FPGA/Test/logic_part.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/DELL/Desktop/FPGA/Test|C:/Users/DELL/Desktop/FPGA/Test/logic_part.v|
!i113 1
R6
R7
R8
vTest
R1
!i10b 1
!s100 98OB:?@7K6TXn>`E=TF7<3
R2
Iomcb7]n1<Wa>_3clzP<N<2
R3
R0
w1609084363
8C:/Users/DELL/Desktop/FPGA/Test/Test.v
FC:/Users/DELL/Desktop/FPGA/Test/Test.v
!i122 0
L0 1 24
R4
r1
!s85 0
31
!s108 1609084439.000000
!s107 C:/Users/DELL/Desktop/FPGA/Test/Test.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/DELL/Desktop/FPGA/Test|C:/Users/DELL/Desktop/FPGA/Test/Test.v|
!i113 1
R6
R7
R8
n@test
