# Vopts
A lib impled in chisel/scala for generating (system)Verilog of some operators and modules for personal usage. (still under dev)

## Run Test
Run test using verilator(Verilator 5.034 2025-02-24 rev UNKNOWN.REV) and gtkwave(GTKWave Analyzer v3.4.0 (w)1999-2022 BSI) through ./test.sh and fzf. 
```
./test.sh
```

## Reference
Some code references 

[chisel-template](https://github.com/chipsalliance/chisel-template.git) <br>
[FFT](https://github.com/IA-C-Lab-Fudan/Chisel-FFT-generator.git)
