0.7
2020.2
Nov  8 2024
22:36:55
/home/user/Desktop/Vivado/Combinational circuits/half_sub_instantiation/half_sub_instantiation.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
/home/user/Desktop/Vivado/Combinational circuits/half_sub_instantiation/half_sub_instantiation.srcs/sim_1/new/full_sub_instantation.v,1759470343,verilog,,,,full_sub_instantation,,,,,,,,
/home/user/Desktop/Vivado/Combinational circuits/half_sub_instantiation/half_sub_instantiation.srcs/sources_1/new/full_sub.v,1759469759,verilog,,/home/user/Desktop/Vivado/Combinational circuits/half_sub_instantiation/half_sub_instantiation.srcs/sim_1/new/full_sub_instantation.v,,full_sub;half_sub,,,,,,,,
