.hdl_checker/*
ExperimentsWithFPGA/4/uart_library/work/*
ExperimentsWithFPGA/4/uart_library/vsim.wlf

# For ModelSim and learningVerilog purposes
learningVerilog/*/transcript
learningVerilog/*/work/*
learningVerilog/*/vsim.wlf

# For ModelSim and learningVHDL purposes
learningVHDL/*/transcript
learningVHDL/*/vsim.wlf
learningVHDL/*/work/*
