<!doctype html><html><head><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1"><title>Towards Compilation of an Imperative Language for FPGAs</title><link rel=stylesheet href=https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css><link rel=stylesheet href=https://whileydave.com/css/page.css><link rel=stylesheet href=https://whileydave.com/css/menu.css><link rel=stylesheet href=https://whileydave.com/css/style.css></head><body><script>function toggleMenu(){if(window.innerWidth<=768){var content=document.getElementById("menu-content");var menu=document.getElementById("menu");if(content.style.display==='block'){content.style.display='none';menu.style.filter='';}else{content.style.display='block';menu.style.filter="brightness(0.8)";}}}</script><header class=topbar onclick=toggleMenu()><div class=topbar-title>Dr. David J. Pearce</div><div class=topbar-subtitle>Associate Professor of Computer Science</div><div class=topbar-menu><div id=menu><div id=menu-icon></div><div id=menu-content><a href=https://whileydave.com/projects/>Projects</a>
<a href=https://whileydave.com/publications/>Publications</a>
<a href=https://whileydave.com/talks/>Talks</a>
<a href=https://whileydave.com/>Home</a></div></div></div></header><div class=container><div class=content><h1>Towards Compilation of an Imperative Language for FPGAs</h1><p><b>Author(s).</b> Baptiste Pauget, Alex Potanin and David J. Pearce.</p><p><b>Venue.</b>
In <i>Workshop on Virtual Machines and Language Implementations (VMIL),</i>
pages 47--56,
2018.
©ACM Press</p><p><strong>Abstract:</strong> Field-Programmable Gate Arrays (FPGA’s) have been around since the early 1980s and have now achieved relatively widespread use. For example, FPGAs are routinely used for high-performance computing, financial applications, seismic modelling, DNA sequence alignment, software defined networking and, occasionally, are even found in smartphones. And yet, despite their success, there still remains something of a gap between programming languages and circuit designs for an FPGA. We consider the compilation of an imperative programming language, Whiley, to VHDL for use on an FPGA. A key challenge lies in splitting an arbitrary function into a series of pipeline stages, as necessary to expose as much task parallelism as possible. To do this, we introduce a language construct which gives the programmer control over how the pipeline is constructed.</p><div class=publication-links><a href=https://whileydave.com//publications/PPP18_VMIL_preprint.pdf>PDF</a>
|
<a href=PPP18_VMIL_slides.pdf>Slides</a>
|
<a href=https://doi.org/10.1145/3281287.3281291>DOI</a>
|
<a href=https://2018.splashcon.org/track/vmil-2018>Conference Website</a></div><h2>Related Project(s)</h2><div class=list><div class=list-even><a href=https://whileydave.com/projects/whiley/><div class=project><div class=project-title>Whiley</div><div class=project-description>A hybrid imperative and functional programming language which provides static checking of pre- and post-conditions.</div></div></a></div></div></div></div><script type=application/javascript>var doNotTrack=false;if(!doNotTrack){(function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){(i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)})(window,document,'script','https://www.google-analytics.com/analytics.js','ga');ga('create','UA-5582165-1','auto');ga('send','pageview');}</script></body></html>