{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1579858529269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579858529269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 10:35:29 2020 " "Processing started: Fri Jan 24 10:35:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579858529269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1579858529269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1579858529269 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1579858529691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pong.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pong " "Found entity 1: Pong" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579858529801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579858529801 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/KeyDetector.bdf " "Can't analyze file -- file output_files/KeyDetector.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1579858529801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keydetector.bdf 1 1 " "Found 1 design units, including 1 entities, in source file keydetector.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KeyDetector " "Found entity 1: KeyDetector" {  } { { "KeyDetector.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/KeyDetector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579858529816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579858529816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file player1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Player1 " "Found entity 1: Player1" {  } { { "Player1.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Player1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579858529832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579858529832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4x.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mp4x.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MP4X " "Found entity 1: MP4X" {  } { { "MP4X.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MP4X.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579858529832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579858529832 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pong " "Elaborating entity \"Pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1579858529972 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "G0\[3..0\] G0 " "Bus \"G0\[3..0\]\" found using same base name as \"G0\", which might lead to a name conflict." {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 240 1104 1160 256 "G0\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1579858530004 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "G1\[3..0\] G1 " "Bus \"G1\[3..0\]\" found using same base name as \"G1\", which might lead to a name conflict." {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 256 1104 1160 272 "G1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1579858530004 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "R0\[3..0\] R0 " "Bus \"R0\[3..0\]\" found using same base name as \"R0\", which might lead to a name conflict." {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 456 1104 1152 472 "R0\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1579858530004 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "R1\[3..0\] R1 " "Bus \"R1\[3..0\]\" found using same base name as \"R1\", which might lead to a name conflict." {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 472 1096 1152 488 "R1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1579858530004 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "R0\[3..0\] R0 " "Bus \"R0\[3..0\]\" found using same base name as \"R0\", which might lead to a name conflict." {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 48 1104 1168 64 "R0\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1579858530004 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "R1\[3..0\] R1 " "Bus \"R1\[3..0\]\" found using same base name as \"R1\", which might lead to a name conflict." {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 64 1104 1168 80 "R1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1579858530004 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B " "Converted elements in bus name \"B\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[3..0\] B3..0 " "Converted element name(s) from \"B\[3..0\]\" to \"B3..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 280 1576 1656 292 "B\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[3..0\] B3..0 " "Converted element name(s) from \"B\[3..0\]\" to \"B3..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 456 1312 1360 472 "B\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530004 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 280 1576 1656 292 "B\[3..0\]" "" } { 456 1312 1360 472 "B\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579858530004 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B0 " "Converted elements in bus name \"B0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B0\[3..0\] B03..0 " "Converted element name(s) from \"B0\[3..0\]\" to \"B03..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 184 912 994 200 "B0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530004 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 184 912 994 200 "B0\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579858530004 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B1 " "Converted elements in bus name \"B1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B1\[3..0\] B13..0 " "Converted element name(s) from \"B1\[3..0\]\" to \"B13..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 336 912 968 352 "B1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530004 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 336 912 968 352 "B1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579858530004 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "G " "Converted elements in bus name \"G\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G\[3..0\] G3..0 " "Converted element name(s) from \"G\[3..0\]\" to \"G3..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 224 1576 1656 236 "G\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G\[3..0\] G3..0 " "Converted element name(s) from \"G\[3..0\]\" to \"G3..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 240 1320 1360 256 "G\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530004 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 224 1576 1656 236 "G\[3..0\]" "" } { 240 1320 1360 256 "G\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579858530004 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "G0 " "Converted elements in bus name \"G0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G0\[3..0\] G03..0 " "Converted element name(s) from \"G0\[3..0\]\" to \"G03..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 168 912 985 184 "G0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G0\[3..0\] G03..0 " "Converted element name(s) from \"G0\[3..0\]\" to \"G03..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 240 1104 1160 256 "G0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530004 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 168 912 985 184 "G0\[3..0\]" "" } { 240 1104 1160 256 "G0\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579858530004 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "G1 " "Converted elements in bus name \"G1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G1\[3..0\] G13..0 " "Converted element name(s) from \"G1\[3..0\]\" to \"G13..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 320 912 968 336 "G1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "G1\[3..0\] G13..0 " "Converted element name(s) from \"G1\[3..0\]\" to \"G13..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 256 1104 1160 272 "G1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530004 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 320 912 968 336 "G1\[3..0\]" "" } { 256 1104 1160 272 "G1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579858530004 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R " "Converted elements in bus name \"R\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[3..0\] R3..0 " "Converted element name(s) from \"R\[3..0\]\" to \"R3..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 168 1576 1656 180 "R\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R\[3..0\] R3..0 " "Converted element name(s) from \"R\[3..0\]\" to \"R3..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 48 1328 1376 64 "R\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530004 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 168 1576 1656 180 "R\[3..0\]" "" } { 48 1328 1376 64 "R\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579858530004 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R0 " "Converted elements in bus name \"R0\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[3..0\] R03..0 " "Converted element name(s) from \"R0\[3..0\]\" to \"R03..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 152 912 984 168 "R0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[3..0\] R03..0 " "Converted element name(s) from \"R0\[3..0\]\" to \"R03..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 456 1104 1152 472 "R0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R0\[3..0\] R03..0 " "Converted element name(s) from \"R0\[3..0\]\" to \"R03..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 48 1104 1168 64 "R0\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530004 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 152 912 984 168 "R0\[3..0\]" "" } { 456 1104 1152 472 "R0\[3..0\]" "" } { 48 1104 1168 64 "R0\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579858530004 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "R1 " "Converted elements in bus name \"R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[3..0\] R13..0 " "Converted element name(s) from \"R1\[3..0\]\" to \"R13..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 304 912 976 320 "R1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[3..0\] R13..0 " "Converted element name(s) from \"R1\[3..0\]\" to \"R13..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 472 1096 1152 488 "R1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530004 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "R1\[3..0\] R13..0 " "Converted element name(s) from \"R1\[3..0\]\" to \"R13..0\"" {  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 64 1104 1168 80 "R1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530004 ""}  } { { "Pong.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 304 912 976 320 "R1\[3..0\]" "" } { 472 1096 1152 488 "R1\[3..0\]" "" } { 64 1104 1168 80 "R1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1579858530004 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vgacontroller.bdf 1 1 " "Using design file vgacontroller.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "vgacontroller.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579858530004 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579858530004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAController VGAController:inst " "Elaborating entity \"VGAController\" for hierarchy \"VGAController:inst\"" {  } { { "Pong.bdf" "inst" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 136 168 296 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530004 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmpx.vhd 2 1 " "Using design file cmpx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CMPX-rtl " "Found design unit 1: CMPX-rtl" {  } { { "cmpx.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/cmpx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579858530748 ""} { "Info" "ISGN_ENTITY_NAME" "1 CMPX " "Found entity 1: CMPX" {  } { { "cmpx.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/cmpx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579858530748 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579858530748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX VGAController:inst\|CMPX:inst7 " "Elaborating entity \"CMPX\" for hierarchy \"VGAController:inst\|CMPX:inst7\"" {  } { { "vgacontroller.bdf" "inst7" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 648 936 1096 720 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530748 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regx.vhd 2 1 " "Using design file regx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGX-rtl " "Found design unit 1: REGX-rtl" {  } { { "regx.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/regx.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579858530764 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGX " "Found entity 1: REGX" {  } { { "regx.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/regx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579858530764 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579858530764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX VGAController:inst\|REGX:inst " "Elaborating entity \"REGX\" for hierarchy \"VGAController:inst\|REGX:inst\"" {  } { { "vgacontroller.bdf" "inst" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 232 400 632 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530764 ""}
{ "Warning" "WSGN_SEARCH_FILE" "constx.vhd 2 1 " "Using design file constx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONSTX-rtl " "Found design unit 1: CONSTX-rtl" {  } { { "constx.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/constx.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579858530780 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONSTX " "Found entity 1: CONSTX" {  } { { "constx.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/constx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579858530780 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579858530780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst4 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst4\"" {  } { { "vgacontroller.bdf" "inst4" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 328 544 600 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst9 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst9\"" {  } { { "vgacontroller.bdf" "inst9" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 592 1016 1072 648 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst8 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst8\"" {  } { { "vgacontroller.bdf" "inst8" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 592 552 608 648 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX VGAController:inst\|CMPX:inst12 " "Elaborating entity \"CMPX\" for hierarchy \"VGAController:inst\|CMPX:inst12\"" {  } { { "vgacontroller.bdf" "inst12" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 888 936 1096 960 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX VGAController:inst\|REGX:inst1 " "Elaborating entity \"REGX\" for hierarchy \"VGAController:inst\|REGX:inst1\"" {  } { { "vgacontroller.bdf" "inst1" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 232 872 1104 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst5 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst5\"" {  } { { "vgacontroller.bdf" "inst5" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 328 1016 1072 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst14 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst14\"" {  } { { "vgacontroller.bdf" "inst14" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 832 1016 1072 888 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst13 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst13\"" {  } { { "vgacontroller.bdf" "inst13" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 832 552 608 888 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst18 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst18\"" {  } { { "vgacontroller.bdf" "inst18" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 1080 1016 1072 1136 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst\|CONSTX:inst17 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst\|CONSTX:inst17\"" {  } { { "vgacontroller.bdf" "inst17" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/vgacontroller.bdf" { { 1080 552 608 1136 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP4X MP4X:inst19 " "Elaborating entity \"MP4X\" for hierarchy \"MP4X:inst19\"" {  } { { "Pong.bdf" "inst19" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 440 1152 1312 600 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530889 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mp2x.vhd 2 1 " "Using design file mp2x.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MP2X-rtl " "Found design unit 1: MP2X-rtl" {  } { { "mp2x.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/mp2x.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579858530905 ""} { "Info" "ISGN_ENTITY_NAME" "1 MP2X " "Found entity 1: MP2X" {  } { { "mp2x.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/mp2x.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579858530905 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579858530905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP2X MP4X:inst19\|MP2X:inst1 " "Elaborating entity \"MP2X\" for hierarchy \"MP4X:inst19\|MP2X:inst1\"" {  } { { "MP4X.bdf" "inst1" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/MP4X.bdf" { { 232 576 680 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Player1 Player1:inst10 " "Elaborating entity \"Player1\" for hierarchy \"Player1:inst10\"" {  } { { "Pong.bdf" "inst10" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 288 784 912 416 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Player1:inst10\|REGX:inst1 " "Elaborating entity \"REGX\" for hierarchy \"Player1:inst10\|REGX:inst1\"" {  } { { "Player1.bdf" "inst1" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Player1.bdf" { { 992 1592 1824 1072 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Player1:inst10\|REGX:inst " "Elaborating entity \"REGX\" for hierarchy \"Player1:inst10\|REGX:inst\"" {  } { { "Player1.bdf" "inst" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Player1.bdf" { { 992 1144 1376 1072 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Player1:inst10\|REGX:inst2 " "Elaborating entity \"REGX\" for hierarchy \"Player1:inst10\|REGX:inst2\"" {  } { { "Player1.bdf" "inst2" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Player1.bdf" { { 1312 1576 1808 1392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Player1:inst10\|CONSTX:inst23 " "Elaborating entity \"CONSTX\" for hierarchy \"Player1:inst10\|CONSTX:inst23\"" {  } { { "Player1.bdf" "inst23" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Player1.bdf" { { 1344 1000 1056 1400 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Player1:inst10\|REGX:inst7 " "Elaborating entity \"REGX\" for hierarchy \"Player1:inst10\|REGX:inst7\"" {  } { { "Player1.bdf" "inst7" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Player1.bdf" { { 1304 1128 1360 1384 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Player1:inst10\|CONSTX:inst25 " "Elaborating entity \"CONSTX\" for hierarchy \"Player1:inst10\|CONSTX:inst25\"" {  } { { "Player1.bdf" "inst25" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Player1.bdf" { { 1352 1448 1504 1408 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530967 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_divider.vhd 2 1 " "Using design file clk_divider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DIVIDER-rtl " "Found design unit 1: CLK_DIVIDER-rtl" {  } { { "clk_divider.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/clk_divider.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579858530983 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIVIDER " "Found entity 1: CLK_DIVIDER" {  } { { "clk_divider.vhd" "" { Text "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/clk_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579858530983 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579858530983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIVIDER Player1:inst10\|CLK_DIVIDER:inst12 " "Elaborating entity \"CLK_DIVIDER\" for hierarchy \"Player1:inst10\|CLK_DIVIDER:inst12\"" {  } { { "Player1.bdf" "inst12" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Player1.bdf" { { 744 1384 1536 832 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Player1:inst10\|CONSTX:inst20 " "Elaborating entity \"CONSTX\" for hierarchy \"Player1:inst10\|CONSTX:inst20\"" {  } { { "Player1.bdf" "inst20" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Player1.bdf" { { 656 1880 1936 712 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858530998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyDetector KeyDetector:inst8 " "Elaborating entity \"KeyDetector\" for hierarchy \"KeyDetector:inst8\"" {  } { { "Pong.bdf" "inst8" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 336 152 288 464 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858531014 ""}
{ "Warning" "WSGN_SEARCH_FILE" "keyboardinterface.bdf 1 1 " "Using design file keyboardinterface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 KeyboardInterface " "Found entity 1: KeyboardInterface" {  } { { "keyboardinterface.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/keyboardinterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579858531030 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579858531030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyboardInterface KeyboardInterface:inst5 " "Elaborating entity \"KeyboardInterface\" for hierarchy \"KeyboardInterface:inst5\"" {  } { { "Pong.bdf" "inst5" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 336 -136 64 432 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858531030 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst25 " "Primitive \"DFF\" of instance \"inst25\" not used" {  } { { "keyboardinterface.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/keyboardinterface.bdf" { { 248 1848 1912 328 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1579858531030 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFFE inst28 " "Primitive \"DFFE\" of instance \"inst28\" not used" {  } { { "keyboardinterface.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/keyboardinterface.bdf" { { 136 592 656 216 "inst28" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1579858531030 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFFE inst38 " "Primitive \"DFFE\" of instance \"inst38\" not used" {  } { { "keyboardinterface.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/keyboardinterface.bdf" { { 136 1848 1912 216 "inst38" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1579858531030 ""}
{ "Warning" "WSGN_SEARCH_FILE" "risingedge.bdf 1 1 " "Using design file risingedge.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RisingEdge " "Found entity 1: RisingEdge" {  } { { "risingedge.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/risingedge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579858531045 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579858531045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RisingEdge KeyboardInterface:inst5\|RisingEdge:inst29 " "Elaborating entity \"RisingEdge\" for hierarchy \"KeyboardInterface:inst5\|RisingEdge:inst29\"" {  } { { "keyboardinterface.bdf" "inst29" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/keyboardinterface.bdf" { { 344 1984 2080 440 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858531045 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.bdf 1 1 " "Using design file debouncer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "debouncer.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579858531076 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579858531076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer KeyboardInterface:inst5\|Debouncer:inst40 " "Elaborating entity \"Debouncer\" for hierarchy \"KeyboardInterface:inst5\|Debouncer:inst40\"" {  } { { "keyboardinterface.bdf" "inst40" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/keyboardinterface.bdf" { { 200 368 464 296 "inst40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858531076 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg1_inc_cl.bdf 1 1 " "Using design file reg1_inc_cl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG1_INC_CL " "Found entity 1: REG1_INC_CL" {  } { { "reg1_inc_cl.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/reg1_inc_cl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579858531092 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579858531092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG1_INC_CL KeyboardInterface:inst5\|Debouncer:inst40\|REG1_INC_CL:inst2 " "Elaborating entity \"REG1_INC_CL\" for hierarchy \"KeyboardInterface:inst5\|Debouncer:inst40\|REG1_INC_CL:inst2\"" {  } { { "debouncer.bdf" "inst2" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/debouncer.bdf" { { 616 328 424 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858531092 ""}
{ "Warning" "WSGN_SEARCH_FILE" "background.bdf 1 1 " "Using design file background.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Background " "Found entity 1: Background" {  } { { "background.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/background.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579858531108 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1579858531108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Background Background:inst1 " "Elaborating entity \"Background\" for hierarchy \"Background:inst1\"" {  } { { "Pong.bdf" "inst1" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/Pong.bdf" { { 136 784 912 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858531108 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Y " "Pin \"Y\" not connected" {  } { { "background.bdf" "" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/background.bdf" { { 192 168 336 208 "Y\[9..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1579858531123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Background:inst1\|CONSTX:inst2 " "Elaborating entity \"CONSTX\" for hierarchy \"Background:inst1\|CONSTX:inst2\"" {  } { { "background.bdf" "inst2" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/background.bdf" { { 304 616 672 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858531123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Background:inst1\|CONSTX:inst1 " "Elaborating entity \"CONSTX\" for hierarchy \"Background:inst1\|CONSTX:inst1\"" {  } { { "background.bdf" "inst1" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/background.bdf" { { 296 248 304 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858531123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Background:inst1\|CONSTX:inst14 " "Elaborating entity \"CONSTX\" for hierarchy \"Background:inst1\|CONSTX:inst14\"" {  } { { "background.bdf" "inst14" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/background.bdf" { { 416 1080 1136 472 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858531139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Background:inst1\|CONSTX:inst8 " "Elaborating entity \"CONSTX\" for hierarchy \"Background:inst1\|CONSTX:inst8\"" {  } { { "background.bdf" "inst8" { Schematic "C:/Users/hp/Documents/GitHub/pong_fpga_ort2/background.bdf" { { 472 1080 1136 528 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579858531139 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1579858532029 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1579858532514 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579858532514 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "236 " "Implemented 236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1579858532717 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1579858532717 ""} { "Info" "ICUT_CUT_TM_LCELLS" "219 " "Implemented 219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1579858532717 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1579858532717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579858532764 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 10:35:32 2020 " "Processing ended: Fri Jan 24 10:35:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579858532764 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579858532764 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579858532764 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579858532764 ""}
