/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [14:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(celloutsig_1_10z | celloutsig_1_10z);
  assign celloutsig_0_7z = ~(in_data[37] | celloutsig_0_4z);
  assign celloutsig_0_8z = ~(celloutsig_0_5z[1] | celloutsig_0_4z);
  assign celloutsig_0_9z = ~(celloutsig_0_4z | celloutsig_0_0z[2]);
  assign celloutsig_0_13z = ~(celloutsig_0_8z | celloutsig_0_1z);
  assign celloutsig_0_22z = ~(celloutsig_0_14z | celloutsig_0_14z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[12] | celloutsig_0_1z);
  assign celloutsig_1_0z = ~(in_data[160] | in_data[122]);
  assign celloutsig_1_4z = ~(celloutsig_1_3z | celloutsig_1_2z);
  assign celloutsig_1_18z = celloutsig_1_10z | celloutsig_1_14z;
  assign celloutsig_0_12z = celloutsig_0_9z | in_data[58];
  assign celloutsig_1_1z = celloutsig_1_0z | in_data[187];
  assign celloutsig_1_11z = celloutsig_1_7z ^ in_data[96];
  assign celloutsig_0_21z = { celloutsig_0_17z[9:4], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_7z } & in_data[25:15];
  assign celloutsig_1_14z = { in_data[134:124], celloutsig_1_5z, celloutsig_1_11z } == { in_data[154:152], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_10z = { in_data[43:31], celloutsig_0_6z } == { celloutsig_0_0z[12:0], celloutsig_0_8z };
  assign celloutsig_0_11z = { in_data[30:15], celloutsig_0_6z, celloutsig_0_9z } == { in_data[52:39], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_18z = { celloutsig_0_0z[10:5], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_13z } == in_data[87:74];
  assign celloutsig_0_19z = { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_3z } == { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_2z };
  assign celloutsig_0_23z = { celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_7z } == { celloutsig_0_5z[11:8], celloutsig_0_20z };
  assign celloutsig_1_7z = { in_data[148:136], celloutsig_1_3z } >= { in_data[126:116], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_9z = { in_data[181:164], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_4z } > { in_data[147:135], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, 1'h0 };
  assign celloutsig_1_15z = { 1'h0, celloutsig_1_11z, celloutsig_1_14z } > { celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[143:137], celloutsig_1_0z } > { in_data[125:119], celloutsig_1_0z };
  assign celloutsig_0_15z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_4z } || { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_20z = celloutsig_0_17z[13:5] || in_data[25:17];
  assign celloutsig_0_0z = in_data[13] ? in_data[47:33] : { in_data[14], 1'h0, in_data[12:0] };
  assign celloutsig_1_8z = { in_data[185], celloutsig_1_1z, celloutsig_1_1z } != { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_1_12z = { in_data[186:168], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z } != { in_data[127:110], celloutsig_1_2z, celloutsig_1_4z, 1'h0, celloutsig_1_1z };
  assign celloutsig_1_17z = { in_data[150:145], celloutsig_1_12z } != in_data[126:120];
  assign celloutsig_0_14z = in_data[84:80] != { in_data[20:19], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_16z = { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_7z } != celloutsig_0_0z[11:2];
  assign celloutsig_0_27z = celloutsig_0_21z[6:4] != celloutsig_0_17z[13:11];
  assign celloutsig_0_1z = & celloutsig_0_0z[4:1];
  assign celloutsig_0_26z = & { celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_10z };
  assign celloutsig_0_3z = in_data[41] & celloutsig_0_0z[9];
  assign celloutsig_1_2z = celloutsig_1_1z & in_data[180];
  assign celloutsig_1_10z = ^ { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, 1'h0 };
  assign celloutsig_0_4z = ^ { in_data[83:76], celloutsig_0_2z };
  assign celloutsig_0_6z = ^ { in_data[13:11], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_5z = ^ { in_data[113:112], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, 1'h0, celloutsig_1_1z, celloutsig_1_5z, 1'h0, celloutsig_1_3z, celloutsig_1_2z } << { celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_17z, 1'h0, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_18z, celloutsig_1_3z, celloutsig_1_9z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_5z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_5z = in_data[73:62];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_17z = 15'h0000;
    else if (!clkin_data[32]) celloutsig_0_17z = { celloutsig_0_5z[11:2], celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_15z };
  assign { out_data[128], out_data[105:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
