module freqdiv1(input clkin, output clkout);

integer cont;
initial cont=0;

always @(posedge clkin)
	begin
		if(cont==50000000)
			begin
				cont<=0;
				clkout<=~clkout;
			end
		else
			begin
				cont<= cont+1;
			end
	end
endmodule

