Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Jun 16 17:11:38 2025
| Host         : badile39.ee.ethz.ch running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file croc_xilinx_timing_summary_routed.rpt -pb croc_xilinx_timing_summary_routed.pb -rpx croc_xilinx_timing_summary_routed.rpx -warn_on_violation
| Design       : croc_xilinx
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                   1           
TIMING-17  Critical Warning  Non-clocked sequential cell                             59          
LUTAR-1    Warning           LUT drives async reset alert                            1           
TIMING-9   Warning           Unknown CDC Logic                                       1           
TIMING-18  Warning           Missing input or output delay                           1           
TIMING-20  Warning           Non-clocked latch                                       44          
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint    6           
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name  1           
XDCH-2     Warning           Same min and max delay values on IO port                7           
LATCH-1    Advisory          Existing latches in the design                          1           
XDCB-6     Advisory          Timing constraint pointing to hierarchical pins         2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4400)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (162)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (2)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4400)
---------------------------
 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[addr][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_data_q_reg[we]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.a_full_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][16]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][17]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][18]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][19]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][20]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][21]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][22]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][23]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][24]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][25]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][26]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][27]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][28]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][29]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][30]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][31]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[we]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/FSM_sequential_state_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/FSM_sequential_state_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/count_q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_obi_demux/select_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_obi_demux/select_q_reg[1]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_block_swap_config/config_reg_q_reg[block_swap_on]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_block_swap_config/config_reg_q_reg[block_swap_on]_rep/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_block_swap_config/req_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_err/i_id_fifo/status_cnt_q_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_rom/req_q_reg/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_baudrate_gen/clk_state_q_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_q_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/error_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (162)
--------------------------------------------------
 There are 162 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (2)
------------------------------------
 There are 2 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.766        0.000                      0                15217        0.055        0.000                      0                15211        2.000        0.000                       0                  5540  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_jtag              {0.000 50.000}       100.000         10.000          
sys_clk               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 40.000}       80.000          12.500          
  clkfbout_clk_wiz_0  {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_jtag                   15.766        0.000                      0                  458        0.122        0.000                      0                  458       49.500        0.000                       0                   304  
sys_clk                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       46.133        0.000                      0                 9608        0.055        0.000                      0                 9604       39.500        0.000                       0                  5232  
  clkfbout_clk_wiz_0                                                                                                                                                   13.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock    clk_out1_clk_wiz_0       64.420        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       52.090        0.000                      0                 5149        1.278        0.000                      0                 5149  
**default**         clk_out1_clk_wiz_0                           63.330        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clk_jtag            clk_jtag            
(none)              clk_out1_clk_wiz_0  clk_jtag            
(none)                                  clk_out1_clk_wiz_0  
(none)              clk_jtag            clk_out1_clk_wiz_0  
(none)              clk_out1_clk_wiz_0  clk_out1_clk_wiz_0  
(none)              sys_clk             clk_out1_clk_wiz_0  
(none)              clk_out1_clk_wiz_0  sys_clk             


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_jtag
  To Clock:  clk_jtag

Setup :            0  Failing Endpoints,  Worst Slack       15.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.766ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            jtag_tdo_o
                            (output port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (clk_jtag rise@100.000ns - clk_jtag fall@50.000ns)
  Data Path Delay:        7.218ns  (logic 4.146ns (57.445%)  route 3.072ns (42.555%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           20.000ns
  Clock Path Skew:        -6.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 100.000 - 100.000 ) 
    Source Clock Delay      (SCD):    6.515ns = ( 56.515 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag fall edge)
                                                     50.000    50.000 f  
    V7                                                0.000    50.000 f  jtag_tck_i (IN)
                         net (fo=0)                   0.000    50.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566    51.566 f  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.498    54.064    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/jtag_tck_i_IBUF
    SLICE_X50Y47         LUT1 (Prop_lut1_I0_O)        0.124    54.188 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX_i_1/O
                         net (fo=1, routed)           0.578    54.766    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/tck_ni
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    54.867 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX/O
                         net (fo=1, routed)           1.648    56.515    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/tck_n
    SLICE_X32Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y23         FDRE (Prop_fdre_C_Q)         0.518    57.033 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           3.072    60.104    jtag_tdo_o_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.628    63.733 r  jtag_tdo_o_OBUF_inst/O
                         net (fo=0)                   0.000    63.733    jtag_tdo_o
    U7                                                                r  jtag_tdo_o (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
                         clock pessimism              0.000   100.000    
                         clock uncertainty           -0.501    99.499    
                         output delay               -20.000    79.499    
  -------------------------------------------------------------------
                         required time                         79.499    
                         arrival time                         -63.733    
  -------------------------------------------------------------------
                         slack                                 15.766    

Slack (MET) :             46.071ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_jtag fall@50.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        3.362ns  (logic 1.021ns (30.369%)  route 2.341ns (69.631%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.796ns = ( 55.796 - 50.000 ) 
    Source Clock Delay      (SCD):    6.010ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.726     6.010    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.478     6.488 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q_reg[2]/Q
                         net (fo=5, routed)           0.883     7.371    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_q[2]
    SLICE_X31Y23         LUT5 (Prop_lut5_I2_O)        0.295     7.666 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_3/O
                         net (fo=6, routed)           1.043     8.709    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/address_q[6]_i_3_n_1
    SLICE_X32Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.833 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_2/O
                         net (fo=1, routed)           0.415     9.248    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_2_n_1
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.372 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_1/O
                         net (fo=1, routed)           0.000     9.372    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_i_1_n_1
    SLICE_X32Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag fall edge)
                                                     50.000    50.000 f  
    V7                                                0.000    50.000 f  jtag_tck_i (IN)
                         net (fo=0)                   0.000    50.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495    51.495 f  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.121    53.616    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/jtag_tck_i_IBUF
    SLICE_X50Y47         LUT1 (Prop_lut1_I0_O)        0.100    53.716 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX_i_1/O
                         net (fo=1, routed)           0.512    54.228    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/tck_ni
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    54.319 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX/O
                         net (fo=1, routed)           1.477    55.796    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/tck_n
    SLICE_X32Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                         clock pessimism              0.071    55.867    
                         clock uncertainty           -0.501    55.366    
    SLICE_X32Y23         FDRE (Setup_fdre_C_D)        0.077    55.443    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/td_o_reg
  -------------------------------------------------------------------
                         required time                         55.443    
                         arrival time                          -9.372    
  -------------------------------------------------------------------
                         slack                                 46.071    

Slack (MET) :             79.391ns  (required time - arrival time)
  Source:                 jtag_tdi_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[zero1][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.583ns (29.007%)  route 1.427ns (70.993%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 102.022 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W8                                                0.000    20.000 r  jtag_tdi_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tdi_i
    W8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 r  jtag_tdi_i_IBUF_inst/O
                         net (fo=5, routed)           1.293    21.816    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tdi_i_IBUF
    SLICE_X34Y23         LUT2 (Prop_lut2_I0_O)        0.060    21.876 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dtmcs_q[zero1][31]_i_1/O
                         net (fo=1, routed)           0.133    22.010    i_croc_soc/i_croc/i_dmi_jtag/dtmcs_d[zero1][31]
    SLICE_X34Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[zero1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111   101.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.552   102.022    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[zero1][31]/C
                         clock pessimism              0.000   102.022    
                         clock uncertainty           -0.501   101.520    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)       -0.120   101.400    i_croc_soc/i_croc/i_dmi_jtag/dtmcs_q_reg[zero1][31]
  -------------------------------------------------------------------
                         required time                        101.400    
                         arrival time                         -22.010    
  -------------------------------------------------------------------
                         slack                                 79.391    

Slack (MET) :             79.457ns  (required time - arrival time)
  Source:                 jtag_tdi_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 0.580ns (27.357%)  route 1.540ns (72.643%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 102.023 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    W8                                                0.000    20.000 r  jtag_tdi_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tdi_i
    W8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 r  jtag_tdi_i_IBUF_inst/O
                         net (fo=5, routed)           1.540    22.063    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tdi_i_IBUF
    SLICE_X34Y20         LUT4 (Prop_lut4_I3_O)        0.057    22.120 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q[31]_i_2/O
                         net (fo=1, routed)           0.000    22.120    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_d[31]
    SLICE_X34Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111   101.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553   102.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[31]/C
                         clock pessimism              0.000   102.023    
                         clock uncertainty           -0.501   101.521    
    SLICE_X34Y20         FDRE (Setup_fdre_C_D)        0.055   101.576    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[31]
  -------------------------------------------------------------------
                         required time                        101.576    
                         arrival time                         -22.120    
  -------------------------------------------------------------------
                         slack                                 79.457    

Slack (MET) :             79.515ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.579ns (28.694%)  route 1.438ns (71.306%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 102.020 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 f  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 f  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.438    21.961    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X33Y23         LUT3 (Prop_lut3_I1_O)        0.056    22.017 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[13]_i_1/O
                         net (fo=1, routed)           0.000    22.017    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[13]_i_1_n_1
    SLICE_X33Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111   101.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.550   102.020    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]/C
                         clock pessimism              0.000   102.020    
                         clock uncertainty           -0.501   101.518    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.014   101.532    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[13]
  -------------------------------------------------------------------
                         required time                        101.532    
                         arrival time                         -22.017    
  -------------------------------------------------------------------
                         slack                                 79.515    

Slack (MET) :             79.519ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.015ns  (logic 0.579ns (28.727%)  route 1.436ns (71.273%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 102.022 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 f  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 f  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.436    21.959    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X33Y22         LUT5 (Prop_lut5_I1_O)        0.056    22.015 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000    22.015    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[0]_i_1_n_1
    SLICE_X33Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111   101.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.552   102.022    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]/C
                         clock pessimism              0.000   102.022    
                         clock uncertainty           -0.501   101.520    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.013   101.533    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                        101.533    
                         arrival time                         -22.015    
  -------------------------------------------------------------------
                         slack                                 79.519    

Slack (MET) :             79.537ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.017ns  (logic 0.579ns (28.694%)  route 1.438ns (71.306%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 102.020 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 r  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 r  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.438    21.961    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X33Y23         LUT3 (Prop_lut3_I1_O)        0.056    22.017 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_1/O
                         net (fo=1, routed)           0.000    22.017    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[15]_i_1_n_1
    SLICE_X33Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111   101.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.550   102.020    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]/C
                         clock pessimism              0.000   102.020    
                         clock uncertainty           -0.501   101.518    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.036   101.554    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[15]
  -------------------------------------------------------------------
                         required time                        101.554    
                         arrival time                         -22.017    
  -------------------------------------------------------------------
                         slack                                 79.537    

Slack (MET) :             79.543ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        2.014ns  (logic 0.578ns (28.692%)  route 1.436ns (71.308%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.022ns = ( 102.022 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 r  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 r  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.436    21.959    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.055    22.014 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000    22.014    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[1]_i_1_n_1
    SLICE_X33Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111   101.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.552   102.022    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X33Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]/C
                         clock pessimism              0.000   102.022    
                         clock uncertainty           -0.501   101.520    
    SLICE_X33Y22         FDRE (Setup_fdre_C_D)        0.036   101.556    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                        101.556    
                         arrival time                         -22.014    
  -------------------------------------------------------------------
                         slack                                 79.543    

Slack (MET) :             79.558ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.579ns (29.312%)  route 1.396ns (70.688%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 102.020 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 f  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 f  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.396    21.918    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X33Y23         LUT4 (Prop_lut4_I1_O)        0.056    21.974 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1/O
                         net (fo=1, routed)           0.000    21.974    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[11]_i_1_n_1
    SLICE_X33Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111   101.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.550   102.020    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]/C
                         clock pessimism              0.000   102.020    
                         clock uncertainty           -0.501   101.518    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.014   101.532    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[11]
  -------------------------------------------------------------------
                         required time                        101.532    
                         arrival time                         -21.974    
  -------------------------------------------------------------------
                         slack                                 79.558    

Slack (MET) :             79.583ns  (required time - arrival time)
  Source:                 jtag_tms_i
                            (input port clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            100.000ns  (clk_jtag rise@100.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.576ns (29.204%)  route 1.396ns (70.796%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            20.000ns
  Clock Path Skew:        2.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.020ns = ( 102.020 - 100.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
                         input delay                 20.000    20.000    
    V8                                                0.000    20.000 r  jtag_tms_i (IN)
                         net (fo=0)                   0.000    20.000    jtag_tms_i
    V8                   IBUF (Prop_ibuf_I_O)         0.523    20.523 r  jtag_tms_i_IBUF_inst/O
                         net (fo=16, routed)          1.396    21.918    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tms_i_IBUF
    SLICE_X33Y23         LUT3 (Prop_lut3_I2_O)        0.053    21.971 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[12]_i_1/O
                         net (fo=1, routed)           0.000    21.971    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q[12]_i_1_n_1
    SLICE_X33Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                    100.000   100.000 r  
    V7                                                0.000   100.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000   100.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333   100.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111   101.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   101.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.550   102.020    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X33Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]/C
                         clock pessimism              0.000   102.020    
                         clock uncertainty           -0.501   101.518    
    SLICE_X33Y23         FDRE (Setup_fdre_C_D)        0.036   101.554    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[12]
  -------------------------------------------------------------------
                         required time                        101.554    
                         arrival time                         -21.971    
  -------------------------------------------------------------------
                         slack                                 79.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    2.026ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.556     2.026    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X43Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     2.167 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056     2.223    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q[0]
    SLICE_X43Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.275     1.797    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.826 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.821     2.647    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X43Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.621     2.026    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.075     2.101    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.101    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.551     2.021    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/clk_i
    SLICE_X43Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     2.162 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056     2.218    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q[0]
    SLICE_X43Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.275     1.797    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.826 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.816     2.642    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/clk_i
    SLICE_X43Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]/C
                         clock pessimism             -0.621     2.021    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.075     2.096    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.549     2.019    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     2.160 r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[36]/Q
                         net (fo=2, routed)           0.087     2.247    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dmi[address][2]
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.292 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/address_q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.292    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_87
    SLICE_X34Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.275     1.797    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.826 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.812     2.638    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[2]/C
                         clock pessimism             -0.606     2.032    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.120     2.152    i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.548     2.018    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     2.159 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][30]/Q
                         net (fo=2, routed)           0.102     2.261    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][30]
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.045     2.306 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[30]_i_1/O
                         net (fo=1, routed)           0.000     2.306    i_croc_soc/i_croc/i_dmi_jtag/data_d[30]
    SLICE_X42Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.275     1.797    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.826 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.812     2.638    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[30]/C
                         clock pessimism             -0.607     2.031    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.121     2.152    i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.186%)  route 0.113ns (37.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.550     2.020    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X44Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.141     2.161 r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[3]/Q
                         net (fo=2, routed)           0.113     2.274    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_q[3]
    SLICE_X46Y21         LUT3 (Prop_lut3_I2_O)        0.045     2.319 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data]_inferred_i_29/O
                         net (fo=1, routed)           0.000     2.319    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_d[data][3]
    SLICE_X46Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.275     1.797    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.826 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.815     2.641    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X46Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                         clock pessimism             -0.607     2.034    
    SLICE_X46Y21         FDRE (Hold_fdre_C_D)         0.121     2.155    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.552     2.022    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     2.186 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][26]/Q
                         net (fo=2, routed)           0.060     2.246    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][26]
    SLICE_X35Y28         LUT5 (Prop_lut5_I3_O)        0.045     2.291 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[26]_i_1/O
                         net (fo=1, routed)           0.000     2.291    i_croc_soc/i_croc/i_dmi_jtag/data_d[26]
    SLICE_X35Y28         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.275     1.797    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.826 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.816     2.642    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[26]/C
                         clock pessimism             -0.607     2.035    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.092     2.127    i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.348%)  route 0.061ns (22.652%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.642ns
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.552     2.022    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X34Y28         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164     2.186 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][25]/Q
                         net (fo=2, routed)           0.061     2.247    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q[data][25]
    SLICE_X35Y28         LUT6 (Prop_lut6_I3_O)        0.045     2.292 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_q[25]_i_1/O
                         net (fo=1, routed)           0.000     2.292    i_croc_soc/i_croc/i_dmi_jtag/data_d[25]
    SLICE_X35Y28         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.275     1.797    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.826 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.816     2.642    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X35Y28         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[25]/C
                         clock pessimism             -0.607     2.035    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.092     2.127    i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.753%)  route 0.063ns (23.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.548     2.018    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.164     2.182 r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[20]/Q
                         net (fo=2, routed)           0.063     2.245    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/data_q[20]
    SLICE_X37Y26         LUT4 (Prop_lut4_I1_O)        0.045     2.290 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[22]_i_1/O
                         net (fo=1, routed)           0.000     2.290    i_croc_soc/i_croc/i_dmi_jtag/dr_d[22]
    SLICE_X37Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.275     1.797    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.826 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.812     2.638    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[22]/C
                         clock pessimism             -0.607     2.031    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.091     2.122    i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.290    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.263%)  route 0.123ns (39.737%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.578     2.048    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X31Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     2.189 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/FSM_onehot_tap_state_q_reg[3]/Q
                         net (fo=50, routed)          0.123     2.311    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_dmi_clear
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.045     2.356 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.356    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_d[0]
    SLICE_X30Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.275     1.797    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.826 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.843     2.669    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q_reg[0]/C
                         clock pessimism             -0.608     2.061    
    SLICE_X30Y22         FDRE (Hold_fdre_C_D)         0.121     2.182    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_ir_shift_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_jtag
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_jtag rise@0.000ns - clk_jtag rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.213ns (72.178%)  route 0.082ns (27.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.164     2.187 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[30]/Q
                         net (fo=1, routed)           0.082     2.269    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/p_0_out[29]
    SLICE_X35Y20         LUT4 (Prop_lut4_I3_O)        0.049     2.318 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q[29]_i_1/O
                         net (fo=1, routed)           0.000     2.318    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_d[29]
    SLICE_X35Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.275     1.797    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.826 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.817     2.643    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/jtag_tck_i_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[29]/C
                         clock pessimism             -0.607     2.036    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.107     2.143    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/idcode_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_jtag
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { jtag_tck_i }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3  jtag_tck_i_IBUF_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         100.000     97.845     BUFGCTRL_X0Y7  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX/I0
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         100.000     97.845     BUFGCTRL_X0Y7  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/i_dft_tck_mux/i_BUFGMUX/I1
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X39Y22   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X37Y22   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X38Y22   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X37Y24   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X37Y24   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X34Y24   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X33Y24   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X39Y22   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X39Y22   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X37Y22   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X37Y22   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X38Y22   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X38Y22   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X37Y24   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X37Y24   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X37Y24   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X37Y24   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X39Y22   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X39Y22   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X37Y22   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X37Y22   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X38Y22   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X38Y22   i_croc_soc/i_croc/i_dmi_jtag/FSM_sequential_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X37Y24   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X37Y24   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X37Y24   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         50.000      49.500     SLICE_X37Y24   i_croc_soc/i_croc/i_dmi_jtag/address_q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       46.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.133ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.448ns  (logic 7.861ns (23.502%)  route 25.587ns (76.498%))
  Logic Levels:           32  (CARRY4=12 LUT2=4 LUT3=3 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 78.390 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.645    -1.047    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X35Y65         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.591 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=265, routed)         6.353     5.762    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[6]
    SLICE_X94Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.886 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_169/O
                         net (fo=1, routed)           0.000     5.886    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_169_n_1
    SLICE_X94Y44         MUXF7 (Prop_muxf7_I1_O)      0.214     6.100 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_131/O
                         net (fo=1, routed)           0.955     7.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_131_n_1
    SLICE_X92Y44         LUT6 (Prop_lut6_I1_O)        0.297     7.352 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_55/O
                         net (fo=5, routed)           2.143     9.495    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_rdata_b[3]
    SLICE_X61Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.619 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=13, routed)          0.569    10.188    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/alu_operand_b_ex[3]
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.124    10.312 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_6/O
                         net (fo=1, routed)           0.000    10.312    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[3]
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000    10.713    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.827 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.827    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.941 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.941    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.055 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.169    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.283    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.518 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=21, routed)          3.458    14.976    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/addr_last_q_reg[27][0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.299    15.275 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_40/O
                         net (fo=1, routed)           0.000    15.275    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_40_n_1
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.849 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q_reg[0][19]_i_11/CO[2]
                         net (fo=3, routed)           0.444    16.293    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/i_user/i_req_blocker_ctrl/match_found11_out
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.304    16.597 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_3/O
                         net (fo=43, routed)          0.975    17.572    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.326    17.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/gen_arbiter.gen_int_rr.gen_lock.req_q[3]_i_2__2/O
                         net (fo=124, routed)         1.425    19.323    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.152    19.475 f  i_croc_soc/i_croc/i_core_data_req_blocker/xpm_memory_base_inst_i_186/O
                         net (fo=12, routed)          0.973    20.448    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/req_blocker_to_obi_core_data_obi_req[a][addr][0]
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.326    20.774 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/select_q[2]_i_36/O
                         net (fo=1, routed)           0.000    20.774    i_croc_soc_n_381
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.306 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.306    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_20_n_1
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.420 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.420    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_11_n_1
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.534 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.534    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/xpm_memory_base_inst_i_187[0]
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.762 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_3/CO[2]
                         net (fo=4, routed)           1.152    22.913    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we][0]
    SLICE_X50Y51         LUT3 (Prop_lut3_I2_O)        0.335    23.248 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_2__1/O
                         net (fo=51, routed)          0.720    23.968    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/config_reg_q_reg[block_swap_on]
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.328    24.296 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[0]_i_2__2/O
                         net (fo=21, routed)          0.779    25.075    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/xpm_memory_base_inst_i_189_0
    SLICE_X56Y51         LUT2 (Prop_lut2_I1_O)        0.150    25.225 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_2__1/O
                         net (fo=22, routed)          0.715    25.940    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X52Y49         LUT5 (Prop_lut5_I2_O)        0.326    26.266 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__3/O
                         net (fo=12, routed)          0.766    27.032    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I1_O)        0.150    27.182 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/mem_q[0][1]_i_2__1/O
                         net (fo=71, routed)          0.569    27.751    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[1]_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.326    28.077 f  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=1, routed)           0.807    28.884    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs_reg[2]_0
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.124    29.008 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.992    30.000    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y55         LUT2 (Prop_lut2_I0_O)        0.152    30.152 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs[2]_i_8/O
                         net (fo=3, routed)           0.297    30.449    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.332    30.781 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    31.214    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y55         LUT5 (Prop_lut5_I4_O)        0.124    31.338 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.063    32.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X61Y64         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.535    78.390    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X61Y64         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[24]/C
                         clock pessimism              0.467    78.857    
                         clock uncertainty           -0.118    78.739    
    SLICE_X61Y64         FDCE (Setup_fdce_C_CE)      -0.205    78.534    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[24]
  -------------------------------------------------------------------
                         required time                         78.534    
                         arrival time                         -32.401    
  -------------------------------------------------------------------
                         slack                                 46.133    

Slack (MET) :             46.133ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.448ns  (logic 7.861ns (23.502%)  route 25.587ns (76.498%))
  Logic Levels:           32  (CARRY4=12 LUT2=4 LUT3=3 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 78.390 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.645    -1.047    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X35Y65         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.591 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=265, routed)         6.353     5.762    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[6]
    SLICE_X94Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.886 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_169/O
                         net (fo=1, routed)           0.000     5.886    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_169_n_1
    SLICE_X94Y44         MUXF7 (Prop_muxf7_I1_O)      0.214     6.100 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_131/O
                         net (fo=1, routed)           0.955     7.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_131_n_1
    SLICE_X92Y44         LUT6 (Prop_lut6_I1_O)        0.297     7.352 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_55/O
                         net (fo=5, routed)           2.143     9.495    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_rdata_b[3]
    SLICE_X61Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.619 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=13, routed)          0.569    10.188    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/alu_operand_b_ex[3]
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.124    10.312 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_6/O
                         net (fo=1, routed)           0.000    10.312    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[3]
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000    10.713    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.827 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.827    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.941 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.941    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.055 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.169    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.283    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.518 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=21, routed)          3.458    14.976    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/addr_last_q_reg[27][0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.299    15.275 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_40/O
                         net (fo=1, routed)           0.000    15.275    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_40_n_1
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.849 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q_reg[0][19]_i_11/CO[2]
                         net (fo=3, routed)           0.444    16.293    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/i_user/i_req_blocker_ctrl/match_found11_out
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.304    16.597 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_3/O
                         net (fo=43, routed)          0.975    17.572    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.326    17.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/gen_arbiter.gen_int_rr.gen_lock.req_q[3]_i_2__2/O
                         net (fo=124, routed)         1.425    19.323    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.152    19.475 f  i_croc_soc/i_croc/i_core_data_req_blocker/xpm_memory_base_inst_i_186/O
                         net (fo=12, routed)          0.973    20.448    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/req_blocker_to_obi_core_data_obi_req[a][addr][0]
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.326    20.774 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/select_q[2]_i_36/O
                         net (fo=1, routed)           0.000    20.774    i_croc_soc_n_381
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.306 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.306    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_20_n_1
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.420 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.420    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_11_n_1
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.534 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.534    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/xpm_memory_base_inst_i_187[0]
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.762 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_3/CO[2]
                         net (fo=4, routed)           1.152    22.913    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we][0]
    SLICE_X50Y51         LUT3 (Prop_lut3_I2_O)        0.335    23.248 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_2__1/O
                         net (fo=51, routed)          0.720    23.968    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/config_reg_q_reg[block_swap_on]
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.328    24.296 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[0]_i_2__2/O
                         net (fo=21, routed)          0.779    25.075    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/xpm_memory_base_inst_i_189_0
    SLICE_X56Y51         LUT2 (Prop_lut2_I1_O)        0.150    25.225 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_2__1/O
                         net (fo=22, routed)          0.715    25.940    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X52Y49         LUT5 (Prop_lut5_I2_O)        0.326    26.266 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__3/O
                         net (fo=12, routed)          0.766    27.032    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I1_O)        0.150    27.182 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/mem_q[0][1]_i_2__1/O
                         net (fo=71, routed)          0.569    27.751    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[1]_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.326    28.077 f  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=1, routed)           0.807    28.884    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs_reg[2]_0
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.124    29.008 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.992    30.000    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y55         LUT2 (Prop_lut2_I0_O)        0.152    30.152 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs[2]_i_8/O
                         net (fo=3, routed)           0.297    30.449    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.332    30.781 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    31.214    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y55         LUT5 (Prop_lut5_I4_O)        0.124    31.338 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.063    32.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X61Y64         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.535    78.390    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X61Y64         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[25]/C
                         clock pessimism              0.467    78.857    
                         clock uncertainty           -0.118    78.739    
    SLICE_X61Y64         FDCE (Setup_fdce_C_CE)      -0.205    78.534    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[25]
  -------------------------------------------------------------------
                         required time                         78.534    
                         arrival time                         -32.401    
  -------------------------------------------------------------------
                         slack                                 46.133    

Slack (MET) :             46.133ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.448ns  (logic 7.861ns (23.502%)  route 25.587ns (76.498%))
  Logic Levels:           32  (CARRY4=12 LUT2=4 LUT3=3 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 78.390 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.645    -1.047    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X35Y65         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.591 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=265, routed)         6.353     5.762    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[6]
    SLICE_X94Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.886 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_169/O
                         net (fo=1, routed)           0.000     5.886    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_169_n_1
    SLICE_X94Y44         MUXF7 (Prop_muxf7_I1_O)      0.214     6.100 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_131/O
                         net (fo=1, routed)           0.955     7.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_131_n_1
    SLICE_X92Y44         LUT6 (Prop_lut6_I1_O)        0.297     7.352 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_55/O
                         net (fo=5, routed)           2.143     9.495    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_rdata_b[3]
    SLICE_X61Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.619 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=13, routed)          0.569    10.188    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/alu_operand_b_ex[3]
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.124    10.312 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_6/O
                         net (fo=1, routed)           0.000    10.312    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[3]
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000    10.713    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.827 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.827    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.941 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.941    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.055 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.169    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.283    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.518 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=21, routed)          3.458    14.976    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/addr_last_q_reg[27][0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.299    15.275 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_40/O
                         net (fo=1, routed)           0.000    15.275    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_40_n_1
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.849 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q_reg[0][19]_i_11/CO[2]
                         net (fo=3, routed)           0.444    16.293    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/i_user/i_req_blocker_ctrl/match_found11_out
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.304    16.597 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_3/O
                         net (fo=43, routed)          0.975    17.572    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.326    17.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/gen_arbiter.gen_int_rr.gen_lock.req_q[3]_i_2__2/O
                         net (fo=124, routed)         1.425    19.323    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.152    19.475 f  i_croc_soc/i_croc/i_core_data_req_blocker/xpm_memory_base_inst_i_186/O
                         net (fo=12, routed)          0.973    20.448    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/req_blocker_to_obi_core_data_obi_req[a][addr][0]
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.326    20.774 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/select_q[2]_i_36/O
                         net (fo=1, routed)           0.000    20.774    i_croc_soc_n_381
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.306 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.306    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_20_n_1
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.420 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.420    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_11_n_1
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.534 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.534    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/xpm_memory_base_inst_i_187[0]
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.762 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_3/CO[2]
                         net (fo=4, routed)           1.152    22.913    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we][0]
    SLICE_X50Y51         LUT3 (Prop_lut3_I2_O)        0.335    23.248 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_2__1/O
                         net (fo=51, routed)          0.720    23.968    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/config_reg_q_reg[block_swap_on]
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.328    24.296 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[0]_i_2__2/O
                         net (fo=21, routed)          0.779    25.075    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/xpm_memory_base_inst_i_189_0
    SLICE_X56Y51         LUT2 (Prop_lut2_I1_O)        0.150    25.225 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_2__1/O
                         net (fo=22, routed)          0.715    25.940    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X52Y49         LUT5 (Prop_lut5_I2_O)        0.326    26.266 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__3/O
                         net (fo=12, routed)          0.766    27.032    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I1_O)        0.150    27.182 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/mem_q[0][1]_i_2__1/O
                         net (fo=71, routed)          0.569    27.751    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[1]_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.326    28.077 f  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=1, routed)           0.807    28.884    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs_reg[2]_0
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.124    29.008 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.992    30.000    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y55         LUT2 (Prop_lut2_I0_O)        0.152    30.152 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs[2]_i_8/O
                         net (fo=3, routed)           0.297    30.449    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.332    30.781 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    31.214    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y55         LUT5 (Prop_lut5_I4_O)        0.124    31.338 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.063    32.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X61Y64         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.535    78.390    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X61Y64         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[26]/C
                         clock pessimism              0.467    78.857    
                         clock uncertainty           -0.118    78.739    
    SLICE_X61Y64         FDCE (Setup_fdce_C_CE)      -0.205    78.534    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[26]
  -------------------------------------------------------------------
                         required time                         78.534    
                         arrival time                         -32.401    
  -------------------------------------------------------------------
                         slack                                 46.133    

Slack (MET) :             46.133ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.448ns  (logic 7.861ns (23.502%)  route 25.587ns (76.498%))
  Logic Levels:           32  (CARRY4=12 LUT2=4 LUT3=3 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.610ns = ( 78.390 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.645    -1.047    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X35Y65         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.591 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=265, routed)         6.353     5.762    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[6]
    SLICE_X94Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.886 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_169/O
                         net (fo=1, routed)           0.000     5.886    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_169_n_1
    SLICE_X94Y44         MUXF7 (Prop_muxf7_I1_O)      0.214     6.100 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_131/O
                         net (fo=1, routed)           0.955     7.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_131_n_1
    SLICE_X92Y44         LUT6 (Prop_lut6_I1_O)        0.297     7.352 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_55/O
                         net (fo=5, routed)           2.143     9.495    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_rdata_b[3]
    SLICE_X61Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.619 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=13, routed)          0.569    10.188    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/alu_operand_b_ex[3]
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.124    10.312 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_6/O
                         net (fo=1, routed)           0.000    10.312    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[3]
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000    10.713    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.827 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.827    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.941 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.941    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.055 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.169    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.283    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.518 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=21, routed)          3.458    14.976    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/addr_last_q_reg[27][0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.299    15.275 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_40/O
                         net (fo=1, routed)           0.000    15.275    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_40_n_1
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.849 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q_reg[0][19]_i_11/CO[2]
                         net (fo=3, routed)           0.444    16.293    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/i_user/i_req_blocker_ctrl/match_found11_out
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.304    16.597 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_3/O
                         net (fo=43, routed)          0.975    17.572    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.326    17.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/gen_arbiter.gen_int_rr.gen_lock.req_q[3]_i_2__2/O
                         net (fo=124, routed)         1.425    19.323    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.152    19.475 f  i_croc_soc/i_croc/i_core_data_req_blocker/xpm_memory_base_inst_i_186/O
                         net (fo=12, routed)          0.973    20.448    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/req_blocker_to_obi_core_data_obi_req[a][addr][0]
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.326    20.774 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/select_q[2]_i_36/O
                         net (fo=1, routed)           0.000    20.774    i_croc_soc_n_381
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.306 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.306    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_20_n_1
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.420 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.420    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_11_n_1
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.534 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.534    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/xpm_memory_base_inst_i_187[0]
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.762 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_3/CO[2]
                         net (fo=4, routed)           1.152    22.913    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we][0]
    SLICE_X50Y51         LUT3 (Prop_lut3_I2_O)        0.335    23.248 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_2__1/O
                         net (fo=51, routed)          0.720    23.968    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/config_reg_q_reg[block_swap_on]
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.328    24.296 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[0]_i_2__2/O
                         net (fo=21, routed)          0.779    25.075    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/xpm_memory_base_inst_i_189_0
    SLICE_X56Y51         LUT2 (Prop_lut2_I1_O)        0.150    25.225 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_2__1/O
                         net (fo=22, routed)          0.715    25.940    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X52Y49         LUT5 (Prop_lut5_I2_O)        0.326    26.266 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__3/O
                         net (fo=12, routed)          0.766    27.032    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I1_O)        0.150    27.182 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/mem_q[0][1]_i_2__1/O
                         net (fo=71, routed)          0.569    27.751    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[1]_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.326    28.077 f  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=1, routed)           0.807    28.884    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs_reg[2]_0
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.124    29.008 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.992    30.000    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y55         LUT2 (Prop_lut2_I0_O)        0.152    30.152 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs[2]_i_8/O
                         net (fo=3, routed)           0.297    30.449    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.332    30.781 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    31.214    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y55         LUT5 (Prop_lut5_I4_O)        0.124    31.338 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          1.063    32.401    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X61Y64         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.535    78.390    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X61Y64         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[27]/C
                         clock pessimism              0.467    78.857    
                         clock uncertainty           -0.118    78.739    
    SLICE_X61Y64         FDCE (Setup_fdce_C_CE)      -0.205    78.534    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[27]
  -------------------------------------------------------------------
                         required time                         78.534    
                         arrival time                         -32.401    
  -------------------------------------------------------------------
                         slack                                 46.133    

Slack (MET) :             46.225ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.357ns  (logic 7.861ns (23.566%)  route 25.496ns (76.434%))
  Logic Levels:           32  (CARRY4=12 LUT2=4 LUT3=3 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 78.391 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.645    -1.047    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X35Y65         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.591 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=265, routed)         6.353     5.762    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[6]
    SLICE_X94Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.886 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_169/O
                         net (fo=1, routed)           0.000     5.886    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_169_n_1
    SLICE_X94Y44         MUXF7 (Prop_muxf7_I1_O)      0.214     6.100 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_131/O
                         net (fo=1, routed)           0.955     7.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_131_n_1
    SLICE_X92Y44         LUT6 (Prop_lut6_I1_O)        0.297     7.352 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_55/O
                         net (fo=5, routed)           2.143     9.495    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_rdata_b[3]
    SLICE_X61Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.619 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=13, routed)          0.569    10.188    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/alu_operand_b_ex[3]
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.124    10.312 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_6/O
                         net (fo=1, routed)           0.000    10.312    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[3]
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000    10.713    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.827 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.827    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.941 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.941    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.055 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.169    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.283    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.518 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=21, routed)          3.458    14.976    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/addr_last_q_reg[27][0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.299    15.275 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_40/O
                         net (fo=1, routed)           0.000    15.275    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_40_n_1
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.849 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q_reg[0][19]_i_11/CO[2]
                         net (fo=3, routed)           0.444    16.293    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/i_user/i_req_blocker_ctrl/match_found11_out
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.304    16.597 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_3/O
                         net (fo=43, routed)          0.975    17.572    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.326    17.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/gen_arbiter.gen_int_rr.gen_lock.req_q[3]_i_2__2/O
                         net (fo=124, routed)         1.425    19.323    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.152    19.475 f  i_croc_soc/i_croc/i_core_data_req_blocker/xpm_memory_base_inst_i_186/O
                         net (fo=12, routed)          0.973    20.448    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/req_blocker_to_obi_core_data_obi_req[a][addr][0]
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.326    20.774 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/select_q[2]_i_36/O
                         net (fo=1, routed)           0.000    20.774    i_croc_soc_n_381
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.306 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.306    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_20_n_1
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.420 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.420    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_11_n_1
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.534 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.534    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/xpm_memory_base_inst_i_187[0]
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.762 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_3/CO[2]
                         net (fo=4, routed)           1.152    22.913    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we][0]
    SLICE_X50Y51         LUT3 (Prop_lut3_I2_O)        0.335    23.248 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_2__1/O
                         net (fo=51, routed)          0.720    23.968    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/config_reg_q_reg[block_swap_on]
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.328    24.296 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[0]_i_2__2/O
                         net (fo=21, routed)          0.779    25.075    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/xpm_memory_base_inst_i_189_0
    SLICE_X56Y51         LUT2 (Prop_lut2_I1_O)        0.150    25.225 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_2__1/O
                         net (fo=22, routed)          0.715    25.940    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X52Y49         LUT5 (Prop_lut5_I2_O)        0.326    26.266 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__3/O
                         net (fo=12, routed)          0.766    27.032    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I1_O)        0.150    27.182 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/mem_q[0][1]_i_2__1/O
                         net (fo=71, routed)          0.569    27.751    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[1]_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.326    28.077 f  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=1, routed)           0.807    28.884    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs_reg[2]_0
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.124    29.008 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.992    30.000    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y55         LUT2 (Prop_lut2_I0_O)        0.152    30.152 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs[2]_i_8/O
                         net (fo=3, routed)           0.297    30.449    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.332    30.781 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    31.214    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y55         LUT5 (Prop_lut5_I4_O)        0.124    31.338 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          0.971    32.310    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X61Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.536    78.391    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X61Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[16]/C
                         clock pessimism              0.467    78.858    
                         clock uncertainty           -0.118    78.740    
    SLICE_X61Y62         FDCE (Setup_fdce_C_CE)      -0.205    78.535    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[16]
  -------------------------------------------------------------------
                         required time                         78.535    
                         arrival time                         -32.310    
  -------------------------------------------------------------------
                         slack                                 46.225    

Slack (MET) :             46.225ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.357ns  (logic 7.861ns (23.566%)  route 25.496ns (76.434%))
  Logic Levels:           32  (CARRY4=12 LUT2=4 LUT3=3 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 78.391 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.645    -1.047    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X35Y65         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.591 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=265, routed)         6.353     5.762    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[6]
    SLICE_X94Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.886 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_169/O
                         net (fo=1, routed)           0.000     5.886    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_169_n_1
    SLICE_X94Y44         MUXF7 (Prop_muxf7_I1_O)      0.214     6.100 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_131/O
                         net (fo=1, routed)           0.955     7.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_131_n_1
    SLICE_X92Y44         LUT6 (Prop_lut6_I1_O)        0.297     7.352 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_55/O
                         net (fo=5, routed)           2.143     9.495    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_rdata_b[3]
    SLICE_X61Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.619 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=13, routed)          0.569    10.188    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/alu_operand_b_ex[3]
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.124    10.312 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_6/O
                         net (fo=1, routed)           0.000    10.312    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[3]
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000    10.713    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.827 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.827    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.941 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.941    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.055 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.169    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.283    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.518 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=21, routed)          3.458    14.976    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/addr_last_q_reg[27][0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.299    15.275 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_40/O
                         net (fo=1, routed)           0.000    15.275    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_40_n_1
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.849 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q_reg[0][19]_i_11/CO[2]
                         net (fo=3, routed)           0.444    16.293    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/i_user/i_req_blocker_ctrl/match_found11_out
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.304    16.597 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_3/O
                         net (fo=43, routed)          0.975    17.572    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.326    17.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/gen_arbiter.gen_int_rr.gen_lock.req_q[3]_i_2__2/O
                         net (fo=124, routed)         1.425    19.323    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.152    19.475 f  i_croc_soc/i_croc/i_core_data_req_blocker/xpm_memory_base_inst_i_186/O
                         net (fo=12, routed)          0.973    20.448    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/req_blocker_to_obi_core_data_obi_req[a][addr][0]
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.326    20.774 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/select_q[2]_i_36/O
                         net (fo=1, routed)           0.000    20.774    i_croc_soc_n_381
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.306 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.306    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_20_n_1
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.420 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.420    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_11_n_1
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.534 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.534    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/xpm_memory_base_inst_i_187[0]
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.762 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_3/CO[2]
                         net (fo=4, routed)           1.152    22.913    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we][0]
    SLICE_X50Y51         LUT3 (Prop_lut3_I2_O)        0.335    23.248 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_2__1/O
                         net (fo=51, routed)          0.720    23.968    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/config_reg_q_reg[block_swap_on]
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.328    24.296 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[0]_i_2__2/O
                         net (fo=21, routed)          0.779    25.075    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/xpm_memory_base_inst_i_189_0
    SLICE_X56Y51         LUT2 (Prop_lut2_I1_O)        0.150    25.225 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_2__1/O
                         net (fo=22, routed)          0.715    25.940    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X52Y49         LUT5 (Prop_lut5_I2_O)        0.326    26.266 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__3/O
                         net (fo=12, routed)          0.766    27.032    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I1_O)        0.150    27.182 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/mem_q[0][1]_i_2__1/O
                         net (fo=71, routed)          0.569    27.751    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[1]_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.326    28.077 f  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=1, routed)           0.807    28.884    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs_reg[2]_0
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.124    29.008 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.992    30.000    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y55         LUT2 (Prop_lut2_I0_O)        0.152    30.152 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs[2]_i_8/O
                         net (fo=3, routed)           0.297    30.449    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.332    30.781 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    31.214    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y55         LUT5 (Prop_lut5_I4_O)        0.124    31.338 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          0.971    32.310    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X61Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.536    78.391    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X61Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[17]/C
                         clock pessimism              0.467    78.858    
                         clock uncertainty           -0.118    78.740    
    SLICE_X61Y62         FDCE (Setup_fdce_C_CE)      -0.205    78.535    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[17]
  -------------------------------------------------------------------
                         required time                         78.535    
                         arrival time                         -32.310    
  -------------------------------------------------------------------
                         slack                                 46.225    

Slack (MET) :             46.225ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.357ns  (logic 7.861ns (23.566%)  route 25.496ns (76.434%))
  Logic Levels:           32  (CARRY4=12 LUT2=4 LUT3=3 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 78.391 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.645    -1.047    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X35Y65         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.591 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=265, routed)         6.353     5.762    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[6]
    SLICE_X94Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.886 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_169/O
                         net (fo=1, routed)           0.000     5.886    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_169_n_1
    SLICE_X94Y44         MUXF7 (Prop_muxf7_I1_O)      0.214     6.100 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_131/O
                         net (fo=1, routed)           0.955     7.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_131_n_1
    SLICE_X92Y44         LUT6 (Prop_lut6_I1_O)        0.297     7.352 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_55/O
                         net (fo=5, routed)           2.143     9.495    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_rdata_b[3]
    SLICE_X61Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.619 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=13, routed)          0.569    10.188    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/alu_operand_b_ex[3]
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.124    10.312 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_6/O
                         net (fo=1, routed)           0.000    10.312    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[3]
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000    10.713    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.827 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.827    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.941 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.941    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.055 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.169    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.283    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.518 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=21, routed)          3.458    14.976    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/addr_last_q_reg[27][0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.299    15.275 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_40/O
                         net (fo=1, routed)           0.000    15.275    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_40_n_1
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.849 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q_reg[0][19]_i_11/CO[2]
                         net (fo=3, routed)           0.444    16.293    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/i_user/i_req_blocker_ctrl/match_found11_out
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.304    16.597 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_3/O
                         net (fo=43, routed)          0.975    17.572    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.326    17.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/gen_arbiter.gen_int_rr.gen_lock.req_q[3]_i_2__2/O
                         net (fo=124, routed)         1.425    19.323    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.152    19.475 f  i_croc_soc/i_croc/i_core_data_req_blocker/xpm_memory_base_inst_i_186/O
                         net (fo=12, routed)          0.973    20.448    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/req_blocker_to_obi_core_data_obi_req[a][addr][0]
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.326    20.774 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/select_q[2]_i_36/O
                         net (fo=1, routed)           0.000    20.774    i_croc_soc_n_381
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.306 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.306    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_20_n_1
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.420 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.420    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_11_n_1
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.534 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.534    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/xpm_memory_base_inst_i_187[0]
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.762 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_3/CO[2]
                         net (fo=4, routed)           1.152    22.913    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we][0]
    SLICE_X50Y51         LUT3 (Prop_lut3_I2_O)        0.335    23.248 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_2__1/O
                         net (fo=51, routed)          0.720    23.968    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/config_reg_q_reg[block_swap_on]
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.328    24.296 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[0]_i_2__2/O
                         net (fo=21, routed)          0.779    25.075    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/xpm_memory_base_inst_i_189_0
    SLICE_X56Y51         LUT2 (Prop_lut2_I1_O)        0.150    25.225 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_2__1/O
                         net (fo=22, routed)          0.715    25.940    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X52Y49         LUT5 (Prop_lut5_I2_O)        0.326    26.266 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__3/O
                         net (fo=12, routed)          0.766    27.032    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I1_O)        0.150    27.182 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/mem_q[0][1]_i_2__1/O
                         net (fo=71, routed)          0.569    27.751    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[1]_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.326    28.077 f  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=1, routed)           0.807    28.884    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs_reg[2]_0
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.124    29.008 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.992    30.000    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y55         LUT2 (Prop_lut2_I0_O)        0.152    30.152 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs[2]_i_8/O
                         net (fo=3, routed)           0.297    30.449    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.332    30.781 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    31.214    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y55         LUT5 (Prop_lut5_I4_O)        0.124    31.338 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          0.971    32.310    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X61Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.536    78.391    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X61Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[18]/C
                         clock pessimism              0.467    78.858    
                         clock uncertainty           -0.118    78.740    
    SLICE_X61Y62         FDCE (Setup_fdce_C_CE)      -0.205    78.535    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[18]
  -------------------------------------------------------------------
                         required time                         78.535    
                         arrival time                         -32.310    
  -------------------------------------------------------------------
                         slack                                 46.225    

Slack (MET) :             46.225ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.357ns  (logic 7.861ns (23.566%)  route 25.496ns (76.434%))
  Logic Levels:           32  (CARRY4=12 LUT2=4 LUT3=3 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.609ns = ( 78.391 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.645    -1.047    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X35Y65         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.591 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=265, routed)         6.353     5.762    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[6]
    SLICE_X94Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.886 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_169/O
                         net (fo=1, routed)           0.000     5.886    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_169_n_1
    SLICE_X94Y44         MUXF7 (Prop_muxf7_I1_O)      0.214     6.100 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_131/O
                         net (fo=1, routed)           0.955     7.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_131_n_1
    SLICE_X92Y44         LUT6 (Prop_lut6_I1_O)        0.297     7.352 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_55/O
                         net (fo=5, routed)           2.143     9.495    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_rdata_b[3]
    SLICE_X61Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.619 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=13, routed)          0.569    10.188    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/alu_operand_b_ex[3]
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.124    10.312 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_6/O
                         net (fo=1, routed)           0.000    10.312    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[3]
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000    10.713    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.827 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.827    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.941 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.941    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.055 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.169    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.283    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.518 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=21, routed)          3.458    14.976    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/addr_last_q_reg[27][0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.299    15.275 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_40/O
                         net (fo=1, routed)           0.000    15.275    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_40_n_1
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.849 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q_reg[0][19]_i_11/CO[2]
                         net (fo=3, routed)           0.444    16.293    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/i_user/i_req_blocker_ctrl/match_found11_out
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.304    16.597 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_3/O
                         net (fo=43, routed)          0.975    17.572    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.326    17.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/gen_arbiter.gen_int_rr.gen_lock.req_q[3]_i_2__2/O
                         net (fo=124, routed)         1.425    19.323    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.152    19.475 f  i_croc_soc/i_croc/i_core_data_req_blocker/xpm_memory_base_inst_i_186/O
                         net (fo=12, routed)          0.973    20.448    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/req_blocker_to_obi_core_data_obi_req[a][addr][0]
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.326    20.774 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/select_q[2]_i_36/O
                         net (fo=1, routed)           0.000    20.774    i_croc_soc_n_381
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.306 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.306    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_20_n_1
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.420 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.420    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_11_n_1
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.534 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.534    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/xpm_memory_base_inst_i_187[0]
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.762 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_3/CO[2]
                         net (fo=4, routed)           1.152    22.913    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we][0]
    SLICE_X50Y51         LUT3 (Prop_lut3_I2_O)        0.335    23.248 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_2__1/O
                         net (fo=51, routed)          0.720    23.968    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/config_reg_q_reg[block_swap_on]
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.328    24.296 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[0]_i_2__2/O
                         net (fo=21, routed)          0.779    25.075    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/xpm_memory_base_inst_i_189_0
    SLICE_X56Y51         LUT2 (Prop_lut2_I1_O)        0.150    25.225 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_2__1/O
                         net (fo=22, routed)          0.715    25.940    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X52Y49         LUT5 (Prop_lut5_I2_O)        0.326    26.266 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__3/O
                         net (fo=12, routed)          0.766    27.032    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I1_O)        0.150    27.182 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/mem_q[0][1]_i_2__1/O
                         net (fo=71, routed)          0.569    27.751    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[1]_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.326    28.077 f  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=1, routed)           0.807    28.884    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs_reg[2]_0
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.124    29.008 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.992    30.000    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y55         LUT2 (Prop_lut2_I0_O)        0.152    30.152 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs[2]_i_8/O
                         net (fo=3, routed)           0.297    30.449    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.332    30.781 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    31.214    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y55         LUT5 (Prop_lut5_I4_O)        0.124    31.338 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          0.971    32.310    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X61Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.536    78.391    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X61Y62         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[19]/C
                         clock pessimism              0.467    78.858    
                         clock uncertainty           -0.118    78.740    
    SLICE_X61Y62         FDCE (Setup_fdce_C_CE)      -0.205    78.535    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[19]
  -------------------------------------------------------------------
                         required time                         78.535    
                         arrival time                         -32.310    
  -------------------------------------------------------------------
                         slack                                 46.225    

Slack (MET) :             46.242ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.338ns  (logic 7.861ns (23.580%)  route 25.477ns (76.420%))
  Logic Levels:           32  (CARRY4=12 LUT2=4 LUT3=3 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 78.389 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.645    -1.047    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X35Y65         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.591 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=265, routed)         6.353     5.762    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[6]
    SLICE_X94Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.886 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_169/O
                         net (fo=1, routed)           0.000     5.886    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_169_n_1
    SLICE_X94Y44         MUXF7 (Prop_muxf7_I1_O)      0.214     6.100 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_131/O
                         net (fo=1, routed)           0.955     7.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_131_n_1
    SLICE_X92Y44         LUT6 (Prop_lut6_I1_O)        0.297     7.352 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_55/O
                         net (fo=5, routed)           2.143     9.495    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_rdata_b[3]
    SLICE_X61Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.619 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=13, routed)          0.569    10.188    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/alu_operand_b_ex[3]
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.124    10.312 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_6/O
                         net (fo=1, routed)           0.000    10.312    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[3]
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000    10.713    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.827 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.827    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.941 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.941    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.055 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.169    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.283    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.518 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=21, routed)          3.458    14.976    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/addr_last_q_reg[27][0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.299    15.275 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_40/O
                         net (fo=1, routed)           0.000    15.275    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_40_n_1
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.849 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q_reg[0][19]_i_11/CO[2]
                         net (fo=3, routed)           0.444    16.293    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/i_user/i_req_blocker_ctrl/match_found11_out
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.304    16.597 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_3/O
                         net (fo=43, routed)          0.975    17.572    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.326    17.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/gen_arbiter.gen_int_rr.gen_lock.req_q[3]_i_2__2/O
                         net (fo=124, routed)         1.425    19.323    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.152    19.475 f  i_croc_soc/i_croc/i_core_data_req_blocker/xpm_memory_base_inst_i_186/O
                         net (fo=12, routed)          0.973    20.448    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/req_blocker_to_obi_core_data_obi_req[a][addr][0]
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.326    20.774 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/select_q[2]_i_36/O
                         net (fo=1, routed)           0.000    20.774    i_croc_soc_n_381
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.306 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.306    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_20_n_1
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.420 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.420    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_11_n_1
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.534 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.534    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/xpm_memory_base_inst_i_187[0]
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.762 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_3/CO[2]
                         net (fo=4, routed)           1.152    22.913    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we][0]
    SLICE_X50Y51         LUT3 (Prop_lut3_I2_O)        0.335    23.248 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_2__1/O
                         net (fo=51, routed)          0.720    23.968    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/config_reg_q_reg[block_swap_on]
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.328    24.296 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[0]_i_2__2/O
                         net (fo=21, routed)          0.779    25.075    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/xpm_memory_base_inst_i_189_0
    SLICE_X56Y51         LUT2 (Prop_lut2_I1_O)        0.150    25.225 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_2__1/O
                         net (fo=22, routed)          0.715    25.940    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X52Y49         LUT5 (Prop_lut5_I2_O)        0.326    26.266 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__3/O
                         net (fo=12, routed)          0.766    27.032    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I1_O)        0.150    27.182 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/mem_q[0][1]_i_2__1/O
                         net (fo=71, routed)          0.569    27.751    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[1]_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.326    28.077 f  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=1, routed)           0.807    28.884    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs_reg[2]_0
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.124    29.008 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.992    30.000    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y55         LUT2 (Prop_lut2_I0_O)        0.152    30.152 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs[2]_i_8/O
                         net (fo=3, routed)           0.297    30.449    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.332    30.781 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    31.214    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y55         LUT5 (Prop_lut5_I4_O)        0.124    31.338 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          0.952    32.290    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X61Y65         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.534    78.389    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X61Y65         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]/C
                         clock pessimism              0.467    78.856    
                         clock uncertainty           -0.118    78.738    
    SLICE_X61Y65         FDCE (Setup_fdce_C_CE)      -0.205    78.533    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[28]
  -------------------------------------------------------------------
                         required time                         78.533    
                         arrival time                         -32.290    
  -------------------------------------------------------------------
                         slack                                 46.242    

Slack (MET) :             46.242ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        33.338ns  (logic 7.861ns (23.580%)  route 25.477ns (76.420%))
  Logic Levels:           32  (CARRY4=12 LUT2=4 LUT3=3 LUT4=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.611ns = ( 78.389 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.047ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.645    -1.047    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/clk_out1
    SLICE_X35Y65         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDCE (Prop_fdce_C_Q)         0.456    -0.591 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/instr_rdata_id_o_reg[21]/Q
                         net (fo=265, routed)         6.353     5.762    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry__6_i_12[6]
    SLICE_X94Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.886 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_169/O
                         net (fo=1, routed)           0.000     5.886    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_169_n_1
    SLICE_X94Y44         MUXF7 (Prop_muxf7_I1_O)      0.214     6.100 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_131/O
                         net (fo=1, routed)           0.955     7.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_131_n_1
    SLICE_X92Y44         LUT6 (Prop_lut6_I1_O)        0.297     7.352 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/register_file_i/adder_result_ext_o_carry_i_55/O
                         net (fo=5, routed)           2.143     9.495    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/rf_rdata_b[3]
    SLICE_X61Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.619 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_24/O
                         net (fo=13, routed)          0.569    10.188    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/alu_operand_b_ex[3]
    SLICE_X61Y58         LUT3 (Prop_lut3_I1_O)        0.124    10.312 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/adder_result_ext_o_carry_i_6/O
                         net (fo=1, routed)           0.000    10.312    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/S[3]
    SLICE_X61Y58         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry/CO[3]
                         net (fo=1, routed)           0.000    10.713    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry_n_1
    SLICE_X61Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.827 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.827    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__0_n_1
    SLICE_X61Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.941 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.941    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__1_n_1
    SLICE_X61Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.055 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.055    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__2_n_1
    SLICE_X61Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.169 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.169    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__3_n_1
    SLICE_X61Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.283 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.283    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__4_n_1
    SLICE_X61Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    11.518 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/adder_result_ext_o_carry__5/O[0]
                         net (fo=21, routed)          3.458    14.976    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/addr_last_q_reg[27][0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.299    15.275 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_40/O
                         net (fo=1, routed)           0.000    15.275    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_40_n_1
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.849 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q_reg[0][19]_i_11/CO[2]
                         net (fo=3, routed)           0.444    16.293    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/i_user/i_req_blocker_ctrl/match_found11_out
    SLICE_X40Y54         LUT5 (Prop_lut5_I2_O)        0.304    16.597 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/genblk2[0].sram_addr_q[0][19]_i_3/O
                         net (fo=43, routed)          0.975    17.572    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/FSM_sequential_ls_fsm_cs_reg[2]
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.326    17.898 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/gen_arbiter.gen_int_rr.gen_lock.req_q[3]_i_2__2/O
                         net (fo=124, routed)         1.425    19.323    i_croc_soc/i_croc/i_core_data_req_blocker/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg
    SLICE_X51Y55         LUT2 (Prop_lut2_I1_O)        0.152    19.475 f  i_croc_soc/i_croc/i_core_data_req_blocker/xpm_memory_base_inst_i_186/O
                         net (fo=12, routed)          0.973    20.448    i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/req_blocker_to_obi_core_data_obi_req[a][addr][0]
    SLICE_X45Y52         LUT2 (Prop_lut2_I1_O)        0.326    20.774 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/ex_block_i/alu_i/select_q[2]_i_36/O
                         net (fo=1, routed)           0.000    20.774    i_croc_soc_n_381
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.306 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    21.306    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_20_n_1
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.420 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    21.420    i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_11_n_1
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.534 r  i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    21.534    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/xpm_memory_base_inst_i_187[0]
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.762 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_addr_decode/i_addr_decode_dync/select_q_reg[2]_i_3/CO[2]
                         net (fo=4, routed)           1.152    22.913    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_spill_reg.a_data_q_reg[we][0]
    SLICE_X50Y51         LUT3 (Prop_lut3_I2_O)        0.335    23.248 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[2]_i_2__1/O
                         net (fo=51, routed)          0.720    23.968    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/config_reg_q_reg[block_swap_on]
    SLICE_X55Y53         LUT6 (Prop_lut6_I0_O)        0.328    24.296 f  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/select_q[0]_i_2__2/O
                         net (fo=21, routed)          0.779    25.075    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/xpm_memory_base_inst_i_189_0
    SLICE_X56Y51         LUT2 (Prop_lut2_I1_O)        0.150    25.225 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_2__1/O
                         net (fo=22, routed)          0.715    25.940    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_1
    SLICE_X52Y49         LUT5 (Prop_lut5_I2_O)        0.326    26.266 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q[2]_i_1__3/O
                         net (fo=12, routed)          0.766    27.032    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[2]_0
    SLICE_X52Y50         LUT4 (Prop_lut4_I1_O)        0.150    27.182 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/mem_q[0][1]_i_2__1/O
                         net (fo=71, routed)          0.569    27.751    i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.rr_q_reg[1]_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I5_O)        0.326    28.077 f  i_croc_soc/i_croc/i_main_xbar/gen_mux[4].i_mux/i_rr_arb/FSM_sequential_ls_fsm_cs[2]_i_6/O
                         net (fo=1, routed)           0.807    28.884    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs_reg[2]_0
    SLICE_X56Y50         LUT4 (Prop_lut4_I2_O)        0.124    29.008 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs[2]_i_2/O
                         net (fo=8, routed)           0.992    30.000    i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/req_blocker_to_obi_core_data_obi_rsp[gnt]
    SLICE_X55Y55         LUT2 (Prop_lut2_I0_O)        0.152    30.152 r  i_croc_soc/i_croc/i_main_xbar/gen_demux[2].i_demux/i_counter/FSM_sequential_ls_fsm_cs[2]_i_8/O
                         net (fo=3, routed)           0.297    30.449    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[0]_0
    SLICE_X55Y55         LUT6 (Prop_lut6_I1_O)        0.332    30.781 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2/O
                         net (fo=1, routed)           0.433    31.214    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_2_n_1
    SLICE_X55Y55         LUT5 (Prop_lut5_I4_O)        0.124    31.338 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q[31]_i_1/O
                         net (fo=32, routed)          0.952    32.290    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_update
    SLICE_X61Y65         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.534    78.389    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/clk_out1
    SLICE_X61Y65         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]/C
                         clock pessimism              0.467    78.856    
                         clock uncertainty           -0.118    78.738    
    SLICE_X61Y65         FDCE (Setup_fdce_C_CE)      -0.205    78.533    i_croc_soc/i_croc/i_core_wrap/i_ibex/load_store_unit_i/addr_last_q_reg[29]
  -------------------------------------------------------------------
                         required time                         78.533    
                         arrival time                         -32.290    
  -------------------------------------------------------------------
                         slack                                 46.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_croc_soc/i_user/old_addr_q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.374%)  route 0.258ns (64.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.558    -0.650    i_croc_soc/i_user/clk_out1
    SLICE_X35Y55         FDCE                                         r  i_croc_soc/i_user/old_addr_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.509 r  i_croc_soc/i_user/old_addr_q_reg[20]/Q
                         net (fo=1, routed)           0.258    -0.251    i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[20]_2[20]
    SLICE_X35Y48         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.831    -0.884    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X35Y48         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[20]/C
                         clock pessimism              0.508    -0.376    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.070    -0.306    i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.257%)  route 0.164ns (53.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.586    -0.622    i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/i_rr_arb/clk_out1
    SLICE_X60Y48         FDPE                                         r  i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.481 r  i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_inv/Q
                         net (fo=12, routed)          0.164    -0.317    i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.lock_q_reg_inv_n_1
    SLICE_X61Y50         FDCE                                         r  i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.849    -0.866    i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/i_rr_arb/clk_out1
    SLICE_X61Y50         FDCE                                         r  i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]/C
                         clock pessimism              0.508    -0.358    
    SLICE_X61Y50         FDCE (Hold_fdce_C_CE)       -0.039    -0.397    i_croc_soc/i_croc/i_main_xbar/gen_mux[0].i_mux/i_rr_arb/gen_arbiter.gen_int_rr.gen_lock.req_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 i_croc_soc/i_user/old_addr_q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.215%)  route 0.254ns (60.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.885ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.556    -0.652    i_croc_soc/i_user/clk_out1
    SLICE_X38Y53         FDCE                                         r  i_croc_soc/i_user/old_addr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.488 r  i_croc_soc/i_user/old_addr_q_reg[9]/Q
                         net (fo=1, routed)           0.254    -0.233    i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[20]_2[9]
    SLICE_X38Y49         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.830    -0.885    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X38Y49         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[9]/C
                         clock pessimism              0.508    -0.377    
    SLICE_X38Y49         FDCE (Hold_fdce_C_D)         0.060    -0.317    i_croc_soc/i_user/i_block_swap_ctrl/old_addr_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_soc_ctrl/u_corestatus/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_soc_ctrl_translate/r_rdata_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.580    -0.628    i_croc_soc/i_croc/i_soc_ctrl/u_corestatus/clk_out1
    SLICE_X63Y33         FDCE                                         r  i_croc_soc/i_croc/i_soc_ctrl/u_corestatus/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  i_croc_soc/i_croc/i_soc_ctrl/u_corestatus/q_reg[8]/Q
                         net (fo=1, routed)           0.054    -0.432    i_croc_soc/i_croc/i_periph_obi_cut/i_reg_a/spill_register_flushable_i/r_rdata_q_reg[31]_0[7]
    SLICE_X62Y33         LUT5 (Prop_lut5_I3_O)        0.045    -0.387 r  i_croc_soc/i_croc/i_periph_obi_cut/i_reg_a/spill_register_flushable_i/r_rdata_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.387    i_croc_soc/i_croc/i_soc_ctrl_translate/D[8]
    SLICE_X62Y33         FDCE                                         r  i_croc_soc/i_croc/i_soc_ctrl_translate/r_rdata_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.846    -0.869    i_croc_soc/i_croc/i_soc_ctrl_translate/clk_out1
    SLICE_X62Y33         FDCE                                         r  i_croc_soc/i_croc/i_soc_ctrl_translate/r_rdata_q_reg[8]/C
                         clock pessimism              0.255    -0.615    
    SLICE_X62Y33         FDCE (Hold_fdce_C_D)         0.121    -0.494    i_croc_soc/i_croc/i_soc_ctrl_translate/r_rdata_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.684%)  route 0.271ns (59.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.552    -0.656    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X47Y27         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.515 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/Q
                         net (fo=8, routed)           0.271    -0.243    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q[data][24]
    SLICE_X51Y28         LUT4 (Prop_lut4_I2_O)        0.045    -0.198 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/sbaddr_q[56]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[63]_1[45]
    SLICE_X51Y28         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.813    -0.902    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X51Y28         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[56]/C
                         clock pessimism              0.503    -0.399    
    SLICE_X51Y28         FDCE (Hold_fdce_C_D)         0.092    -0.307    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/sbaddr_q_reg[56]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_croc_soc/i_user/new_addr_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.559    -0.649    i_croc_soc/i_user/clk_out1
    SLICE_X35Y50         FDCE                                         r  i_croc_soc/i_user/new_addr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  i_croc_soc/i_user/new_addr_q_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.452    i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[19]_1[7]
    SLICE_X35Y50         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.826    -0.889    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X35Y50         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[7]/C
                         clock pessimism              0.241    -0.649    
    SLICE_X35Y50         FDCE (Hold_fdce_C_D)         0.075    -0.574    i_croc_soc/i_user/i_block_swap_ctrl/new_addr_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.574    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.558    -0.650    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X37Y15         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.509 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.453    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q[0]
    SLICE_X37Y15         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.823    -0.892    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X37Y15         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]/C
                         clock pessimism              0.243    -0.650    
    SLICE_X37Y15         FDCE (Hold_fdce_C_D)         0.075    -0.575    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.558    -0.650    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X39Y15         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.509 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.453    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q[0]
    SLICE_X39Y15         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.823    -0.892    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X39Y15         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[1]/C
                         clock pessimism              0.243    -0.650    
    SLICE_X39Y15         FDCE (Hold_fdce_C_D)         0.075    -0.575    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.578    -0.630    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/clk_i
    SLICE_X75Y28         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.433    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q[0]
    SLICE_X75Y28         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.843    -0.872    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/clk_i
    SLICE_X75Y28         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.243    -0.630    
    SLICE_X75Y28         FDCE (Hold_fdce_C_D)         0.075    -0.555    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.579    -0.629    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/clk_i
    SLICE_X75Y29         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y29         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.432    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q[0]
    SLICE_X75Y29         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.844    -0.871    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/clk_i
    SLICE_X75Y29         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.243    -0.629    
    SLICE_X75Y29         FDCE (Hold_fdce_C_D)         0.075    -0.554    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { i_clkwiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB36_X3Y7      i_croc_soc/i_croc/gen_sram_bank[0].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB36_X3Y6      i_croc_soc/i_croc/gen_sram_bank[1].i_sram/i_tc_sram/gen_1_ports.i_xpm_memory_spram/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         80.000      77.845     BUFGCTRL_X0Y16   i_clkwiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X89Y38     counter_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X89Y36     counter_q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X89Y36     counter_q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X89Y36     counter_q_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X89Y37     counter_q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         80.000      79.000     SLICE_X89Y37     counter_q_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X89Y38     counter_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X89Y38     counter_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X89Y36     counter_q_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X89Y36     counter_q_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X89Y36     counter_q_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X89Y36     counter_q_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X89Y36     counter_q_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X89Y36     counter_q_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X89Y37     counter_q_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X89Y37     counter_q_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X89Y38     counter_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X89Y38     counter_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X89Y36     counter_q_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X89Y36     counter_q_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X89Y36     counter_q_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X89Y36     counter_q_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X89Y36     counter_q_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X89Y36     counter_q_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X89Y37     counter_q_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         40.000      39.500     SLICE_X89Y37     counter_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         16.000      13.845     BUFGCTRL_X0Y17   i_clkwiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y2  i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       64.420ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.420ns  (required time - arrival time)
  Source:                 uart_rx_i
                            (input port)
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.000ns  (MaxDelay Path 70.000ns)
  Data Path Delay:        3.785ns  (logic 1.578ns (41.697%)  route 2.207ns (58.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       MaxDelay Path 70.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    V15                  IBUF (Prop_ibuf_I_O)         1.578     1.578 r  uart_rx_i_IBUF_inst/O
                         net (fo=1, routed)           2.207     3.785    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/SIN
    SLICE_X96Y61         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   70.000    70.000    
    K17                                               0.000    70.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    70.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    71.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    64.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    66.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    66.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.605    68.460    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/clk_out1
    SLICE_X96Y61         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/C
                         clock pessimism              0.000    68.460    
                         clock uncertainty           -0.224    68.235    
    SLICE_X96Y61         FDCE (Setup_fdce_C_D)       -0.031    68.204    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]
  -------------------------------------------------------------------
                         required time                         68.204    
                         arrival time                          -3.785    
  -------------------------------------------------------------------
                         slack                                 64.420    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       52.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             52.090ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[51][5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.280ns  (logic 0.681ns (2.496%)  route 26.599ns (97.504%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 78.403 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.669    -1.023    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X43Y48         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.567 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           1.020     0.453    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.554 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.799     2.353    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.477 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5165, routed)       23.781    26.257    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iRDAddr_reg[0]_0
    SLICE_X83Y22         FDCE                                         f  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[51][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.548    78.404    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/clk_out1
    SLICE_X83Y22         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[51][5]/C
                         clock pessimism              0.467    78.870    
                         clock uncertainty           -0.118    78.753    
    SLICE_X83Y22         FDCE (Recov_fdce_C_CLR)     -0.405    78.348    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[51][5]
  -------------------------------------------------------------------
                         required time                         78.348    
                         arrival time                         -26.257    
  -------------------------------------------------------------------
                         slack                                 52.090    

Slack (MET) :             52.090ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[51][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.280ns  (logic 0.681ns (2.496%)  route 26.599ns (97.504%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 78.403 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.669    -1.023    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X43Y48         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.567 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           1.020     0.453    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.554 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.799     2.353    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.477 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5165, routed)       23.781    26.257    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iRDAddr_reg[0]_0
    SLICE_X83Y22         FDCE                                         f  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[51][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.548    78.404    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/clk_out1
    SLICE_X83Y22         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[51][6]/C
                         clock pessimism              0.467    78.870    
                         clock uncertainty           -0.118    78.753    
    SLICE_X83Y22         FDCE (Recov_fdce_C_CLR)     -0.405    78.348    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[51][6]
  -------------------------------------------------------------------
                         required time                         78.348    
                         arrival time                         -26.257    
  -------------------------------------------------------------------
                         slack                                 52.090    

Slack (MET) :             52.123ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[56][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.248ns  (logic 0.681ns (2.499%)  route 26.567ns (97.501%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 78.403 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.669    -1.023    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X43Y48         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.567 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           1.020     0.453    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.554 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.799     2.353    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.477 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5165, routed)       23.748    26.225    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iRDAddr_reg[0]_0
    SLICE_X84Y22         FDCE                                         f  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[56][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.548    78.404    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/clk_out1
    SLICE_X84Y22         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[56][6]/C
                         clock pessimism              0.467    78.870    
                         clock uncertainty           -0.118    78.753    
    SLICE_X84Y22         FDCE (Recov_fdce_C_CLR)     -0.405    78.348    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[56][6]
  -------------------------------------------------------------------
                         required time                         78.348    
                         arrival time                         -26.225    
  -------------------------------------------------------------------
                         slack                                 52.123    

Slack (MET) :             52.127ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[62][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.243ns  (logic 0.681ns (2.500%)  route 26.562ns (97.500%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 78.403 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.669    -1.023    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X43Y48         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.567 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           1.020     0.453    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.554 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.799     2.353    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.477 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5165, routed)       23.743    26.220    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iRDAddr_reg[0]_0
    SLICE_X85Y22         FDCE                                         f  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[62][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.548    78.404    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/clk_out1
    SLICE_X85Y22         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[62][6]/C
                         clock pessimism              0.467    78.870    
                         clock uncertainty           -0.118    78.753    
    SLICE_X85Y22         FDCE (Recov_fdce_C_CLR)     -0.405    78.348    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[62][6]
  -------------------------------------------------------------------
                         required time                         78.348    
                         arrival time                         -26.220    
  -------------------------------------------------------------------
                         slack                                 52.127    

Slack (MET) :             52.176ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[50][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.280ns  (logic 0.681ns (2.496%)  route 26.599ns (97.504%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns = ( 78.403 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.669    -1.023    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X43Y48         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.567 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           1.020     0.453    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.554 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.799     2.353    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.477 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5165, routed)       23.781    26.257    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iRDAddr_reg[0]_0
    SLICE_X82Y22         FDCE                                         f  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[50][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.548    78.404    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/clk_out1
    SLICE_X82Y22         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[50][6]/C
                         clock pessimism              0.467    78.870    
                         clock uncertainty           -0.118    78.753    
    SLICE_X82Y22         FDCE (Recov_fdce_C_CLR)     -0.319    78.434    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[50][6]
  -------------------------------------------------------------------
                         required time                         78.434    
                         arrival time                         -26.257    
  -------------------------------------------------------------------
                         slack                                 52.176    

Slack (MET) :             52.233ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[48][4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.140ns  (logic 0.681ns (2.509%)  route 26.459ns (97.491%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 78.405 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.669    -1.023    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X43Y48         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.567 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           1.020     0.453    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.554 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.799     2.353    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.477 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5165, routed)       23.640    26.117    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iRDAddr_reg[0]_0
    SLICE_X83Y21         FDCE                                         f  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[48][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.550    78.406    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/clk_out1
    SLICE_X83Y21         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[48][4]/C
                         clock pessimism              0.467    78.872    
                         clock uncertainty           -0.118    78.755    
    SLICE_X83Y21         FDCE (Recov_fdce_C_CLR)     -0.405    78.350    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[48][4]
  -------------------------------------------------------------------
                         required time                         78.350    
                         arrival time                         -26.117    
  -------------------------------------------------------------------
                         slack                                 52.233    

Slack (MET) :             52.233ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[48][5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.140ns  (logic 0.681ns (2.509%)  route 26.459ns (97.491%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 78.405 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.669    -1.023    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X43Y48         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.567 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           1.020     0.453    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.554 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.799     2.353    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.477 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5165, routed)       23.640    26.117    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iRDAddr_reg[0]_0
    SLICE_X83Y21         FDCE                                         f  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[48][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.550    78.406    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/clk_out1
    SLICE_X83Y21         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[48][5]/C
                         clock pessimism              0.467    78.872    
                         clock uncertainty           -0.118    78.755    
    SLICE_X83Y21         FDCE (Recov_fdce_C_CLR)     -0.405    78.350    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[48][5]
  -------------------------------------------------------------------
                         required time                         78.350    
                         arrival time                         -26.117    
  -------------------------------------------------------------------
                         slack                                 52.233    

Slack (MET) :             52.233ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[48][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.140ns  (logic 0.681ns (2.509%)  route 26.459ns (97.491%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 78.405 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.669    -1.023    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X43Y48         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.567 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           1.020     0.453    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.554 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.799     2.353    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.477 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5165, routed)       23.640    26.117    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iRDAddr_reg[0]_0
    SLICE_X83Y21         FDCE                                         f  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[48][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.550    78.406    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/clk_out1
    SLICE_X83Y21         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[48][6]/C
                         clock pessimism              0.467    78.872    
                         clock uncertainty           -0.118    78.755    
    SLICE_X83Y21         FDCE (Recov_fdce_C_CLR)     -0.405    78.350    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[48][6]
  -------------------------------------------------------------------
                         required time                         78.350    
                         arrival time                         -26.117    
  -------------------------------------------------------------------
                         slack                                 52.233    

Slack (MET) :             52.271ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[63][5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.102ns  (logic 0.681ns (2.513%)  route 26.421ns (97.487%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 78.405 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.669    -1.023    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X43Y48         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.567 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           1.020     0.453    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.554 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.799     2.353    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.477 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5165, routed)       23.602    26.079    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iRDAddr_reg[0]_0
    SLICE_X84Y21         FDCE                                         f  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[63][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.550    78.406    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/clk_out1
    SLICE_X84Y21         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[63][5]/C
                         clock pessimism              0.467    78.872    
                         clock uncertainty           -0.118    78.755    
    SLICE_X84Y21         FDCE (Recov_fdce_C_CLR)     -0.405    78.350    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[63][5]
  -------------------------------------------------------------------
                         required time                         78.350    
                         arrival time                         -26.079    
  -------------------------------------------------------------------
                         slack                                 52.271    

Slack (MET) :             52.275ns  (required time - arrival time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[57][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (clk_out1_clk_wiz_0 rise@80.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        27.098ns  (logic 0.681ns (2.513%)  route 26.417ns (97.487%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 78.405 - 80.000 ) 
    Source Clock Delay      (SCD):    -1.023ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.669    -1.023    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X43Y48         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.456    -0.567 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           1.020     0.453    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.554 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          1.799     2.353    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.124     2.477 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5165, routed)       23.598    26.074    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iRDAddr_reg[0]_0
    SLICE_X85Y21         FDCE                                         f  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[57][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    K17                                               0.000    80.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    80.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    81.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    82.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    74.752 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    76.764    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    76.855 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.550    78.406    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/clk_out1
    SLICE_X85Y21         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[57][0]/C
                         clock pessimism              0.467    78.872    
                         clock uncertainty           -0.118    78.755    
    SLICE_X85Y21         FDCE (Recov_fdce_C_CLR)     -0.405    78.350    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_TXFF/iFIFOMem_reg[57][0]
  -------------------------------------------------------------------
                         required time                         78.350    
                         arrival time                         -26.074    
  -------------------------------------------------------------------
                         slack                                 52.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/mcycle_counter_i/counter_q_reg[57]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.212ns (14.805%)  route 1.220ns (85.195%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.563    -0.645    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X43Y48         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.504 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.379    -0.124    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.098 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.604     0.506    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.045     0.551 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5165, routed)        0.236     0.787    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/mcycle_counter_i/counter_q_reg[0]_0
    SLICE_X45Y76         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/mcycle_counter_i/counter_q_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.809    -0.906    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/mcycle_counter_i/clk_out1
    SLICE_X45Y76         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/mcycle_counter_i/counter_q_reg[57]/C
                         clock pessimism              0.508    -0.398    
    SLICE_X45Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/mcycle_counter_i/counter_q_reg[57]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/mcycle_counter_i/counter_q_reg[59]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 0.212ns (14.805%)  route 1.220ns (85.195%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.563    -0.645    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X43Y48         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.504 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.379    -0.124    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.098 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.604     0.506    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_ni
    SLICE_X36Y76         LUT1 (Prop_lut1_I0_O)        0.045     0.551 f  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/xpm_memory_base_inst_i_1/O
                         net (fo=5165, routed)        0.236     0.787    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/mcycle_counter_i/counter_q_reg[0]_0
    SLICE_X45Y76         FDCE                                         f  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/mcycle_counter_i/counter_q_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.809    -0.906    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/mcycle_counter_i/clk_out1
    SLICE_X45Y76         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/mcycle_counter_i/counter_q_reg[59]/C
                         clock pessimism              0.508    -0.398    
    SLICE_X45Y76         FDCE (Remov_fdce_C_CLR)     -0.092    -0.490    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/mcycle_counter_i/counter_q_reg[59]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.212ns (13.890%)  route 1.314ns (86.110%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.563    -0.645    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X43Y48         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.504 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.379    -0.124    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.098 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.761     0.663    i_croc_soc/i_ext_intr_sync/rst_ni
    SLICE_X90Y76         LUT1 (Prop_lut1_I0_O)        0.045     0.708 f  i_croc_soc/i_ext_intr_sync/reg_q[1]_i_1/O
                         net (fo=2, routed)           0.174     0.882    i_croc_soc/i_ext_intr_sync/reg_q[1]_i_1_n_1
    SLICE_X90Y76         FDCE                                         f  i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.861    -0.854    i_croc_soc/i_ext_intr_sync/clk_i
    SLICE_X90Y76         FDCE                                         r  i_croc_soc/i_ext_intr_sync/reg_q_reg[0]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X90Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.413    i_croc_soc/i_ext_intr_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_ext_intr_sync/reg_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.212ns (13.890%)  route 1.314ns (86.110%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.563    -0.645    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X43Y48         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.504 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.379    -0.124    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.098 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.761     0.663    i_croc_soc/i_ext_intr_sync/rst_ni
    SLICE_X90Y76         LUT1 (Prop_lut1_I0_O)        0.045     0.708 f  i_croc_soc/i_ext_intr_sync/reg_q[1]_i_1/O
                         net (fo=2, routed)           0.174     0.882    i_croc_soc/i_ext_intr_sync/reg_q[1]_i_1_n_1
    SLICE_X90Y76         FDCE                                         f  i_croc_soc/i_ext_intr_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.861    -0.854    i_croc_soc/i_ext_intr_sync/clk_i
    SLICE_X90Y76         FDCE                                         r  i_croc_soc/i_ext_intr_sync/reg_q_reg[1]/C
                         clock pessimism              0.508    -0.346    
    SLICE_X90Y76         FDCE (Remov_fdce_C_CLR)     -0.067    -0.413    i_croc_soc/i_ext_intr_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            counter_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.212ns (14.128%)  route 1.289ns (85.871%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.563    -0.645    i_rstgen/i_rstgen_bypass/CLK
    SLICE_X37Y49         FDCE                                         r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.504 r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.359    -0.145    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/Q[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.119 r  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4, routed)           0.734     0.616    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.661 f  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/counter_q[15]_i_2/O
                         net (fo=17, routed)          0.195     0.856    i_rstgen_n_3
    SLICE_X89Y38         FDCE                                         f  counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.856    -0.859    soc_clk
    SLICE_X89Y38         FDCE                                         r  counter_q_reg[0]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X89Y38         FDCE (Remov_fdce_C_CLR)     -0.092    -0.448    counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.212ns (14.142%)  route 1.287ns (85.858%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.563    -0.645    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X43Y48         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.504 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.379    -0.124    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.098 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.735     0.637    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/rst_ni
    SLICE_X75Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.682 f  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q[1]_i_1/O
                         net (fo=2, routed)           0.173     0.854    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q[1]_i_1_n_1
    SLICE_X75Y29         FDCE                                         f  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.844    -0.871    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/clk_i
    SLICE_X75Y29         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/C
                         clock pessimism              0.503    -0.368    
    SLICE_X75Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.460    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.499ns  (logic 0.212ns (14.142%)  route 1.287ns (85.858%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.563    -0.645    i_croc_soc/i_rstgen/i_rstgen_bypass/clk_out1
    SLICE_X43Y48         FDCE                                         r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.504 r  i_croc_soc/i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.379    -0.124    i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/synch_regs_q[0]
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.098 r  i_croc_soc/i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=15, routed)          0.735     0.637    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/rst_ni
    SLICE_X75Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.682 f  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q[1]_i_1/O
                         net (fo=2, routed)           0.173     0.854    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q[1]_i_1_n_1
    SLICE_X75Y29         FDCE                                         f  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.844    -0.871    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/clk_i
    SLICE_X75Y29         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[1]/C
                         clock pessimism              0.503    -0.368    
    SLICE_X75Y29         FDCE (Remov_fdce_C_CLR)     -0.092    -0.460    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            counter_q_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.212ns (14.045%)  route 1.297ns (85.955%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.563    -0.645    i_rstgen/i_rstgen_bypass/CLK
    SLICE_X37Y49         FDCE                                         r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.504 r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.359    -0.145    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/Q[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.119 r  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4, routed)           0.734     0.616    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.661 f  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/counter_q[15]_i_2/O
                         net (fo=17, routed)          0.204     0.865    i_rstgen_n_3
    SLICE_X89Y36         FDCE                                         f  counter_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.853    -0.862    soc_clk
    SLICE_X89Y36         FDCE                                         r  counter_q_reg[10]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X89Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.451    counter_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            counter_q_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.212ns (14.045%)  route 1.297ns (85.955%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.563    -0.645    i_rstgen/i_rstgen_bypass/CLK
    SLICE_X37Y49         FDCE                                         r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.504 r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.359    -0.145    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/Q[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.119 r  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4, routed)           0.734     0.616    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.661 f  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/counter_q[15]_i_2/O
                         net (fo=17, routed)          0.204     0.865    i_rstgen_n_3
    SLICE_X89Y36         FDCE                                         f  counter_q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.853    -0.862    soc_clk
    SLICE_X89Y36         FDCE                                         r  counter_q_reg[11]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X89Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.451    counter_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            counter_q_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.509ns  (logic 0.212ns (14.045%)  route 1.297ns (85.955%))
  Logic Levels:           2  (BUFGCTRL=1 LUT1=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.563    -0.645    i_rstgen/i_rstgen_bypass/CLK
    SLICE_X37Y49         FDCE                                         r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.504 r  i_rstgen/i_rstgen_bypass/synch_regs_q_reg[3]/Q
                         net (fo=1, routed)           0.359    -0.145    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/Q[0]
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -0.119 r  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/i_BUFGMUX/O
                         net (fo=4, routed)           0.734     0.616    i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/rst_n
    SLICE_X88Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.661 f  i_rstgen/i_rstgen_bypass/i_tc_clk_mux2_rst_no/counter_q[15]_i_2/O
                         net (fo=17, routed)          0.204     0.865    i_rstgen_n_3
    SLICE_X89Y36         FDCE                                         f  counter_q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.853    -0.862    soc_clk
    SLICE_X89Y36         FDCE                                         r  counter_q_reg[12]/C
                         clock pessimism              0.503    -0.359    
    SLICE_X89Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.451    counter_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  1.316    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       63.330ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             63.330ns  (required time - arrival time)
  Source:                 i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            uart_tx_o
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            70.000ns  (MaxDelay Path 70.000ns)
  Data Path Delay:        7.562ns  (logic 4.152ns (54.902%)  route 3.410ns (45.098%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.892ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 70.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.800    -0.892    i_croc_soc/i_croc/i_uart/i_apb_uart/clk_out1
    SLICE_X94Y39         FDPE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y39         FDPE (Prop_fdpe_C_Q)         0.518    -0.374 r  i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/Q
                         net (fo=1, routed)           3.410     3.036    uart_tx_o_OBUF
    W15                  OBUF (Prop_obuf_I_O)         3.634     6.670 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.670    uart_tx_o
    W15                                                               r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   70.000    70.000    
                         clock pessimism              0.000    70.000    
                         output delay                -0.000    70.000    
  -------------------------------------------------------------------
                         required time                         70.000    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                 63.330    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             0 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.647ns  (logic 1.498ns (56.579%)  route 1.149ns (43.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.611    -0.597    i_croc_soc/i_croc/i_uart/i_apb_uart/clk_out1
    SLICE_X94Y39         FDPE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.433 r  i_croc_soc/i_croc/i_uart/i_apb_uart/SOUT_reg/Q
                         net (fo=1, routed)           1.149     0.717    uart_tx_o_OBUF
    W15                  OBUF (Prop_obuf_I_O)         1.334     2.050 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.050    uart_tx_o
    W15                                                               r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_jtag
  To Clock:  clk_jtag

Max Delay             0 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.246ns (39.150%)  route 0.382ns (60.850%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.148     2.171 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.254     2.425    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X43Y18         LUT3 (Prop_lut3_I2_O)        0.098     2.523 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_1/O
                         net (fo=1, routed)           0.128     2.651    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_d
    SLICE_X42Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.275     1.797    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.826 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.818     2.644    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.291ns (25.654%)  route 0.843ns (74.346%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.148     2.171 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.309     2.480    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X45Y18         LUT4 (Prop_lut4_I2_O)        0.098     2.578 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.346     2.924    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045     2.969 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.188     3.157    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_250
    SLICE_X37Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.275     1.797    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.826 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.812     2.638    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[14]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.291ns (25.306%)  route 0.859ns (74.694%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.148     2.171 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.309     2.480    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X45Y18         LUT4 (Prop_lut4_I2_O)        0.098     2.578 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.346     2.924    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045     2.969 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.204     3.173    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_250
    SLICE_X43Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.275     1.797    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.826 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.815     2.641    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[1]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.150ns  (logic 0.291ns (25.306%)  route 0.859ns (74.694%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.148     2.171 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.309     2.480    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X45Y18         LUT4 (Prop_lut4_I2_O)        0.098     2.578 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.346     2.924    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045     2.969 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.204     3.173    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_250
    SLICE_X43Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.275     1.797    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.826 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.815     2.641    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[7]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.291ns (23.208%)  route 0.963ns (76.792%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.148     2.171 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.309     2.480    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X45Y18         LUT4 (Prop_lut4_I2_O)        0.098     2.578 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.346     2.924    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045     2.969 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.308     3.277    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_250
    SLICE_X40Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.275     1.797    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.826 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.812     2.638    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.291ns (23.208%)  route 0.963ns (76.792%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.148     2.171 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.309     2.480    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X45Y18         LUT4 (Prop_lut4_I2_O)        0.098     2.578 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.346     2.924    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045     2.969 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.308     3.277    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_250
    SLICE_X44Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.275     1.797    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.826 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.815     2.641    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X44Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[10]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.291ns (23.208%)  route 0.963ns (76.792%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.148     2.171 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.309     2.480    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X45Y18         LUT4 (Prop_lut4_I2_O)        0.098     2.578 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.346     2.924    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045     2.969 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.308     3.277    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_250
    SLICE_X44Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.275     1.797    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.826 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.815     2.641    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X44Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[11]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.291ns (23.208%)  route 0.963ns (76.792%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.148     2.171 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.309     2.480    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X45Y18         LUT4 (Prop_lut4_I2_O)        0.098     2.578 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.346     2.924    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045     2.969 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.308     3.277    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_250
    SLICE_X40Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.275     1.797    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.826 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.812     2.638    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[13]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.291ns (23.208%)  route 0.963ns (76.792%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.618ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.148     2.171 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.309     2.480    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X45Y18         LUT4 (Prop_lut4_I2_O)        0.098     2.578 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.346     2.924    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045     2.969 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.308     3.277    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_250
    SLICE_X44Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.275     1.797    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.826 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.815     2.641    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X44Y21         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[2]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.291ns (23.208%)  route 0.963ns (76.792%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.148     2.171 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.309     2.480    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg_1
    SLICE_X45Y18         LUT4 (Prop_lut4_I2_O)        0.098     2.578 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.346     2.924    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/FSM_sequential_initiator_state_q_reg[3]
    SLICE_X37Y21         LUT5 (Prop_lut5_I0_O)        0.045     2.969 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/data_q[31]_i_1/O
                         net (fo=32, routed)          0.308     3.277    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc_n_250
    SLICE_X40Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.522     0.522 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.275     1.797    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.826 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.812     2.638    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/data_q_reg[31]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_jtag

Max Delay           177 Endpoints
Min Delay           177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.282ns  (logic 1.076ns (17.128%)  route 5.206ns (82.872%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    -1.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.663    -1.029    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y13         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.573 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.876     0.303    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[1]
    SLICE_X45Y14         LUT5 (Prop_lut5_I0_O)        0.124     0.427 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.951     1.378    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X45Y18         LUT4 (Prop_lut4_I3_O)        0.124     1.502 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.673     2.176    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.300 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.287     2.586    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.710 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.538     3.248    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.372 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.880     5.253    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X32Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.255     3.750    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.841 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.475     5.316    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[37]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.282ns  (logic 1.076ns (17.128%)  route 5.206ns (82.872%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.316ns
    Source Clock Delay      (SCD):    -1.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.663    -1.029    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y13         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.573 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.876     0.303    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[1]
    SLICE_X45Y14         LUT5 (Prop_lut5_I0_O)        0.124     0.427 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.951     1.378    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X45Y18         LUT4 (Prop_lut4_I3_O)        0.124     1.502 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.673     2.176    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.300 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.287     2.586    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.710 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.538     3.248    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.372 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.880     5.253    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X32Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.255     3.750    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.841 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.475     5.316    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X32Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[38]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[40]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.266ns  (logic 1.076ns (17.171%)  route 5.190ns (82.829%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.319ns
    Source Clock Delay      (SCD):    -1.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.663    -1.029    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y13         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.573 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.876     0.303    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[1]
    SLICE_X45Y14         LUT5 (Prop_lut5_I0_O)        0.124     0.427 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.951     1.378    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X45Y18         LUT4 (Prop_lut4_I3_O)        0.124     1.502 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.673     2.176    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.300 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.287     2.586    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.710 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.538     3.248    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.372 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.865     5.237    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X34Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.255     3.750    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.841 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.478     5.319    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[40]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.261ns  (logic 1.076ns (17.186%)  route 5.185ns (82.814%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.317ns
    Source Clock Delay      (SCD):    -1.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.663    -1.029    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y13         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.573 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.876     0.303    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[1]
    SLICE_X45Y14         LUT5 (Prop_lut5_I0_O)        0.124     0.427 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.951     1.378    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X45Y18         LUT4 (Prop_lut4_I3_O)        0.124     1.502 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.673     2.176    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.300 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.287     2.586    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.710 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.538     3.248    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.372 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.859     5.232    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X35Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.255     3.750    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.841 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.476     5.317    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[36]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.261ns  (logic 1.076ns (17.186%)  route 5.185ns (82.814%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.317ns
    Source Clock Delay      (SCD):    -1.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.663    -1.029    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y13         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.573 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.876     0.303    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[1]
    SLICE_X45Y14         LUT5 (Prop_lut5_I0_O)        0.124     0.427 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.951     1.378    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X45Y18         LUT4 (Prop_lut4_I3_O)        0.124     1.502 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.673     2.176    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.300 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.287     2.586    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.710 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.538     3.248    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.372 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.859     5.232    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X35Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.255     3.750    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.841 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.476     5.317    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[39]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.938ns  (logic 1.076ns (18.122%)  route 4.862ns (81.878%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns
    Source Clock Delay      (SCD):    -1.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.663    -1.029    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y13         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.573 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.876     0.303    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[1]
    SLICE_X45Y14         LUT5 (Prop_lut5_I0_O)        0.124     0.427 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.951     1.378    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X45Y18         LUT4 (Prop_lut4_I3_O)        0.124     1.502 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.673     2.176    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.300 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.287     2.586    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.710 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.538     3.248    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.372 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.536     4.908    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X35Y27         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.255     3.750    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.841 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.479     5.320    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[26]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.938ns  (logic 1.076ns (18.122%)  route 4.862ns (81.878%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns
    Source Clock Delay      (SCD):    -1.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.663    -1.029    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y13         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.573 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.876     0.303    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[1]
    SLICE_X45Y14         LUT5 (Prop_lut5_I0_O)        0.124     0.427 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.951     1.378    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X45Y18         LUT4 (Prop_lut4_I3_O)        0.124     1.502 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.673     2.176    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.300 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.287     2.586    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.710 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.538     3.248    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.372 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.536     4.908    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X35Y27         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.255     3.750    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.841 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.479     5.320    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[27]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.938ns  (logic 1.076ns (18.122%)  route 4.862ns (81.878%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns
    Source Clock Delay      (SCD):    -1.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.663    -1.029    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y13         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.573 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.876     0.303    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[1]
    SLICE_X45Y14         LUT5 (Prop_lut5_I0_O)        0.124     0.427 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.951     1.378    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X45Y18         LUT4 (Prop_lut4_I3_O)        0.124     1.502 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.673     2.176    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.300 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.287     2.586    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.710 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.538     3.248    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.372 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.536     4.908    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X35Y27         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.255     3.750    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.841 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.479     5.320    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[28]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.938ns  (logic 1.076ns (18.122%)  route 4.862ns (81.878%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.320ns
    Source Clock Delay      (SCD):    -1.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.663    -1.029    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y13         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.573 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.876     0.303    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[1]
    SLICE_X45Y14         LUT5 (Prop_lut5_I0_O)        0.124     0.427 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.951     1.378    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X45Y18         LUT4 (Prop_lut4_I3_O)        0.124     1.502 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.673     2.176    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.300 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.287     2.586    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.710 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.538     3.248    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.372 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.536     4.908    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X35Y27         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.255     3.750    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.841 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.479     5.320    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X35Y27         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[29]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.932ns  (logic 1.076ns (18.139%)  route 4.856ns (81.861%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        6.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.319ns
    Source Clock Delay      (SCD):    -1.029ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.663    -1.029    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y13         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.573 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=7, routed)           0.876     0.303    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_clear_ack_q_reg[1]
    SLICE_X45Y14         LUT5 (Prop_lut5_I0_O)        0.124     0.427 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3/O
                         net (fo=1, routed)           0.951     1.378    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_3_n_1
    SLICE_X45Y18         LUT4 (Prop_lut4_I3_O)        0.124     1.502 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_d_reg_inferred_i_2/O
                         net (fo=5, routed)           0.673     2.176    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dmi_resp_valid
    SLICE_X38Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.300 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/dr_q[40]_i_6/O
                         net (fo=1, routed)           0.287     2.586    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q_reg[1]_1
    SLICE_X37Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.710 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3/O
                         net (fo=5, routed)           0.538     3.248    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_3_n_1
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.372 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap/dr_q[40]_i_1/O
                         net (fo=41, routed)          1.530     4.903    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_jtag_tap_n_9
    SLICE_X35Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.495     1.495 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.255     3.750    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     3.841 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.478     5.319    i_croc_soc/i_croc/i_dmi_jtag/jtag_tck_i_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/dr_q_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.689ns  (logic 0.418ns (60.667%)  route 0.271ns (39.333%))
  Logic Levels:           0  
  Clock Path Skew:        7.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.943ns
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.489    -1.656    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/clk_out1
    SLICE_X38Y15         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.418    -1.238 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.271    -0.966    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/serial_i
    SLICE_X36Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.659     5.943    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X36Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.745ns  (logic 0.367ns (49.294%)  route 0.378ns (50.706%))
  Logic Levels:           0  
  Clock Path Skew:        7.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.942ns
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.489    -1.656    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/clk_out1
    SLICE_X44Y13         FDPE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y13         FDPE (Prop_fdpe_C_Q)         0.367    -1.289 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.378    -0.911    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/serial_i
    SLICE_X43Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.658     5.942    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X43Y15         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.770ns  (logic 0.518ns (67.249%)  route 0.252ns (32.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.931ns
    Source Clock Delay      (SCD):    -1.666ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.479    -1.666    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X46Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y23         FDRE (Prop_fdre_C_Q)         0.418    -1.248 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[resp][0]/Q
                         net (fo=2, routed)           0.252    -0.995    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][1]_1[0]
    SLICE_X45Y23         LUT5 (Prop_lut5_I0_O)        0.100    -0.895 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[resp]_inferred_i_2/O
                         net (fo=1, routed)           0.000    -0.895    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[resp][0]
    SLICE_X45Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.647     5.931    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X45Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[resp][0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.771ns  (logic 0.367ns (47.614%)  route 0.404ns (52.386%))
  Logic Levels:           0  
  Clock Path Skew:        7.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.941ns
    Source Clock Delay      (SCD):    -1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.488    -1.657    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/clk_out1
    SLICE_X39Y16         FDPE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDPE (Prop_fdpe_C_Q)         0.367    -1.290 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/req_src_q_reg/Q
                         net (fo=1, routed)           0.404    -0.886    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/serial_i
    SLICE_X40Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.657     5.941    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/clk_i
    SLICE_X40Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.815ns  (logic 0.337ns (41.351%)  route 0.478ns (58.649%))
  Logic Levels:           0  
  Clock Path Skew:        7.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.937ns
    Source Clock Delay      (SCD):    -1.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.484    -1.661    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X39Y19         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDCE (Prop_fdce_C_Q)         0.337    -1.324 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg/Q
                         net (fo=44, routed)          0.478    -0.846    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/i_sync/serial_i
    SLICE_X39Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.653     5.937    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/i_sync/clk_i
    SLICE_X39Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.816ns  (logic 0.418ns (51.217%)  route 0.398ns (48.783%))
  Logic Levels:           0  
  Clock Path Skew:        7.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.944ns
    Source Clock Delay      (SCD):    -1.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.491    -1.654    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/clk_out1
    SLICE_X42Y12         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.418    -1.236 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.398    -0.837    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/serial_i
    SLICE_X46Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.660     5.944    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X46Y13         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.838ns  (logic 0.467ns (55.755%)  route 0.371ns (44.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.936ns
    Source Clock Delay      (SCD):    -1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.483    -1.662    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X45Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDRE (Prop_fdre_C_Q)         0.367    -1.295 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][4]/Q
                         net (fo=2, routed)           0.371    -0.924    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[4]
    SLICE_X44Y20         LUT5 (Prop_lut5_I0_O)        0.100    -0.824 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_28/O
                         net (fo=1, routed)           0.000    -0.824    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][4]
    SLICE_X44Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.652     5.936    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][4]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.874ns  (logic 0.518ns (59.265%)  route 0.356ns (40.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.936ns
    Source Clock Delay      (SCD):    -1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.483    -1.662    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X46Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.418    -1.244 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][10]/Q
                         net (fo=2, routed)           0.356    -0.887    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[10]
    SLICE_X44Y20         LUT5 (Prop_lut5_I0_O)        0.100    -0.787 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_22/O
                         net (fo=1, routed)           0.000    -0.787    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][10]
    SLICE_X44Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.652     5.936    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X44Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][10]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.881ns  (logic 0.367ns (41.649%)  route 0.514ns (58.351%))
  Logic Levels:           0  
  Clock Path Skew:        7.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.936ns
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.485    -1.660    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X43Y18         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.367    -1.293 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/req_src_q_reg/Q
                         net (fo=4, routed)           0.514    -0.778    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/serial_i
    SLICE_X43Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.652     5.936    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/clk_i
    SLICE_X43Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.899ns  (logic 0.467ns (51.930%)  route 0.432ns (48.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        7.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.931ns
    Source Clock Delay      (SCD):    -1.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.477    -1.668    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X44Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.367    -1.301 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][9]/Q
                         net (fo=2, routed)           0.432    -0.868    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][31]_0[9]
    SLICE_X43Y23         LUT5 (Prop_lut5_I0_O)        0.100    -0.768 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data]_inferred_i_23/O
                         net (fo=1, routed)           0.000    -0.768    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_d[data][9]
    SLICE_X43Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.647     5.931    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y23         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/data_dst_q_reg[data][9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             0 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.314ns  (logic 0.345ns (26.241%)  route 0.970ns (73.759%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    V15                  IBUF (Prop_ibuf_I_O)         0.345     0.345 r  uart_rx_i_IBUF_inst/O
                         net (fo=1, routed)           0.970     1.314    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/SIN
    SLICE_X96Y61         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.875    -0.840    i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/clk_out1
    SLICE_X96Y61         FDCE                                         r  i_croc_soc/i_croc/i_uart/i_apb_uart/UART_IS_SIN/iD_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_jtag
  To Clock:  clk_out1_clk_wiz_0

Max Delay           753 Endpoints
Min Delay           753 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][17]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.842ns  (logic 1.544ns (14.241%)  route 9.298ns (85.759%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -7.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.658     5.942    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.456     6.398 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           1.005     7.404    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[1]
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.528 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.768     8.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X42Y19         LUT3 (Prop_lut3_I2_O)        0.124     8.420 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=9, routed)           0.830     9.250    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.153     9.403 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/abstractauto_q[autoexecdata][1]_i_5/O
                         net (fo=21, routed)          2.807    12.210    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[1]
    SLICE_X57Y22         LUT5 (Prop_lut5_I4_O)        0.355    12.565 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=4, routed)           0.297    12.862    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.332    13.194 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[7][31]_i_1/O
                         net (fo=32, routed)          3.590    16.784    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][0]_0[0]
    SLICE_X54Y21         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.541    -1.604    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X54Y21         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][17]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.842ns  (logic 1.544ns (14.241%)  route 9.298ns (85.759%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -7.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.658     5.942    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.456     6.398 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           1.005     7.404    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[1]
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.528 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.768     8.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X42Y19         LUT3 (Prop_lut3_I2_O)        0.124     8.420 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=9, routed)           0.830     9.250    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.153     9.403 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/abstractauto_q[autoexecdata][1]_i_5/O
                         net (fo=21, routed)          2.807    12.210    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[1]
    SLICE_X57Y22         LUT5 (Prop_lut5_I4_O)        0.355    12.565 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=4, routed)           0.297    12.862    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.332    13.194 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[7][31]_i_1/O
                         net (fo=32, routed)          3.590    16.784    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][0]_0[0]
    SLICE_X54Y21         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.541    -1.604    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X54Y21         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][2]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.842ns  (logic 1.544ns (14.241%)  route 9.298ns (85.759%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -7.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.604ns
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.658     5.942    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.456     6.398 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           1.005     7.404    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[1]
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.528 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.768     8.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X42Y19         LUT3 (Prop_lut3_I2_O)        0.124     8.420 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=9, routed)           0.830     9.250    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.153     9.403 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/abstractauto_q[autoexecdata][1]_i_5/O
                         net (fo=21, routed)          2.807    12.210    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[1]
    SLICE_X57Y22         LUT5 (Prop_lut5_I4_O)        0.355    12.565 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=4, routed)           0.297    12.862    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.332    13.194 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[7][31]_i_1/O
                         net (fo=32, routed)          3.590    16.784    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][0]_0[0]
    SLICE_X54Y21         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.541    -1.604    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X54Y21         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][9]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.701ns  (logic 1.544ns (14.429%)  route 9.157ns (85.571%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.658     5.942    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.456     6.398 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           1.005     7.404    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[1]
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.528 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.768     8.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X42Y19         LUT3 (Prop_lut3_I2_O)        0.124     8.420 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=9, routed)           0.830     9.250    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.153     9.403 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/abstractauto_q[autoexecdata][1]_i_5/O
                         net (fo=21, routed)          2.807    12.210    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[1]
    SLICE_X57Y22         LUT5 (Prop_lut5_I4_O)        0.355    12.565 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=4, routed)           0.297    12.862    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.332    13.194 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[7][31]_i_1/O
                         net (fo=32, routed)          3.449    16.643    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][0]_0[0]
    SLICE_X54Y20         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.542    -1.603    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X54Y20         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][19]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.701ns  (logic 1.544ns (14.429%)  route 9.157ns (85.571%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -7.545ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.658     5.942    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.456     6.398 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           1.005     7.404    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[1]
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.528 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.768     8.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X42Y19         LUT3 (Prop_lut3_I2_O)        0.124     8.420 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=9, routed)           0.830     9.250    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.153     9.403 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/abstractauto_q[autoexecdata][1]_i_5/O
                         net (fo=21, routed)          2.807    12.210    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[1]
    SLICE_X57Y22         LUT5 (Prop_lut5_I4_O)        0.355    12.565 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=4, routed)           0.297    12.862    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.332    13.194 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[7][31]_i_1/O
                         net (fo=32, routed)          3.449    16.643    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][0]_0[0]
    SLICE_X54Y20         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.542    -1.603    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X54Y20         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][28]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.456ns  (logic 1.544ns (14.766%)  route 8.912ns (85.234%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -7.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.674ns
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.658     5.942    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.456     6.398 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           1.005     7.404    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[1]
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.528 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.768     8.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X42Y19         LUT3 (Prop_lut3_I2_O)        0.124     8.420 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=9, routed)           0.830     9.250    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.153     9.403 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/abstractauto_q[autoexecdata][1]_i_5/O
                         net (fo=21, routed)          2.807    12.210    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[1]
    SLICE_X57Y22         LUT5 (Prop_lut5_I4_O)        0.355    12.565 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=4, routed)           0.297    12.862    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.332    13.194 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[7][31]_i_1/O
                         net (fo=32, routed)          3.204    16.399    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][0]_0[0]
    SLICE_X50Y20         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.471    -1.674    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X50Y20         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][8]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.163ns  (logic 1.544ns (15.192%)  route 8.619ns (84.808%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -7.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.658     5.942    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.456     6.398 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           1.005     7.404    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[1]
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.528 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.768     8.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X42Y19         LUT3 (Prop_lut3_I2_O)        0.124     8.420 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=9, routed)           0.830     9.250    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.153     9.403 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/abstractauto_q[autoexecdata][1]_i_5/O
                         net (fo=21, routed)          2.807    12.210    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[1]
    SLICE_X57Y22         LUT5 (Prop_lut5_I4_O)        0.355    12.565 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=4, routed)           0.297    12.862    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.332    13.194 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[7][31]_i_1/O
                         net (fo=32, routed)          2.911    16.105    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][0]_0[0]
    SLICE_X50Y17         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.474    -1.671    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X50Y17         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][18]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.163ns  (logic 1.544ns (15.192%)  route 8.619ns (84.808%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -7.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.671ns
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.658     5.942    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.456     6.398 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           1.005     7.404    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[1]
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.528 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.768     8.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X42Y19         LUT3 (Prop_lut3_I2_O)        0.124     8.420 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=9, routed)           0.830     9.250    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.153     9.403 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/abstractauto_q[autoexecdata][1]_i_5/O
                         net (fo=21, routed)          2.807    12.210    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[1]
    SLICE_X57Y22         LUT5 (Prop_lut5_I4_O)        0.355    12.565 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=4, routed)           0.297    12.862    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.332    13.194 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[7][31]_i_1/O
                         net (fo=32, routed)          2.911    16.105    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][0]_0[0]
    SLICE_X50Y17         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.474    -1.671    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X50Y17         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][25]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.062ns  (logic 1.544ns (15.345%)  route 8.518ns (84.655%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -7.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.669ns
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.658     5.942    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.456     6.398 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           1.005     7.404    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[1]
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.528 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.768     8.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X42Y19         LUT3 (Prop_lut3_I2_O)        0.124     8.420 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=9, routed)           0.830     9.250    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.153     9.403 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/abstractauto_q[autoexecdata][1]_i_5/O
                         net (fo=21, routed)          2.807    12.210    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[1]
    SLICE_X57Y22         LUT5 (Prop_lut5_I4_O)        0.355    12.565 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=4, routed)           0.297    12.862    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.332    13.194 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[7][31]_i_1/O
                         net (fo=32, routed)          2.810    16.004    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][0]_0[0]
    SLICE_X50Y15         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.476    -1.669    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X50Y15         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[7][23]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.000ns  (logic 1.540ns (15.401%)  route 8.460ns (84.599%))
  Logic Levels:           5  (LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -7.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.680ns
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         1.566     1.566 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           2.617     4.183    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.284 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         1.658     5.942    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/jtag_tck_i_IBUF_BUFG
    SLICE_X37Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.456     6.398 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_src/data_src_q_reg[1]/Q
                         net (fo=6, routed)           1.005     7.404    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_reg_0[1]
    SLICE_X39Y18         LUT6 (Prop_lut6_I3_O)        0.124     7.528 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_dst/s_dst_isolate_ack_q_i_1__0/O
                         net (fo=4, routed)           0.768     8.296    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/core_clear_pending
    SLICE_X42Y19         LUT3 (Prop_lut3_I2_O)        0.124     8.420 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q[1]_i_3/O
                         net (fo=9, routed)           0.830     9.250    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/ack_dst_q_reg_0
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.153     9.403 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/abstractauto_q[autoexecdata][1]_i_5/O
                         net (fo=21, routed)          2.807    12.210    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/status_cnt_q_reg[1]
    SLICE_X57Y22         LUT5 (Prop_lut5_I4_O)        0.355    12.565 f  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3/O
                         net (fo=4, routed)           0.297    12.862    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/command_q[cmdtype][7]_i_3_n_1
    SLICE_X57Y22         LUT5 (Prop_lut5_I0_O)        0.328    13.190 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/progbuf_q[5][31]_i_1/O
                         net (fo=32, routed)          2.751    15.942    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][0]_1[0]
    SLICE_X53Y25         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.465    -1.680    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/clk_out1
    SLICE_X53Y25         FDCE                                         r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/progbuf_q_reg[5][15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.547     2.017    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     2.158 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=2, routed)           0.065     2.223    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[8]
    SLICE_X42Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.268 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_24__0/O
                         net (fo=1, routed)           0.000     2.268    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][8]
    SLICE_X42Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.813    -0.902    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X42Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.495%)  route 0.113ns (44.505%))
  Logic Levels:           0  
  Clock Path Skew:        -2.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    2.025ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.555     2.025    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X40Y16         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.141     2.166 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_a/i_state_transition_cdc_dst/ack_dst_q_reg/Q
                         net (fo=1, routed)           0.113     2.279    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/serial_i
    SLICE_X39Y15         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.823    -0.892    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/clk_i
    SLICE_X39Y15         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_cdc_reset_ctrlr/i_cdc_reset_ctrlr_half_b/i_state_transition_cdc_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.550     2.020    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X46Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.164     2.184 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=2, routed)           0.060     2.244    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X47Y22         LUT5 (Prop_lut5_I0_O)        0.045     2.289 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_22__0/O
                         net (fo=1, routed)           0.000     2.289    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][10]
    SLICE_X47Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.816    -0.899    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X47Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.547     2.017    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X38Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.164     2.181 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][0]/Q
                         net (fo=2, routed)           0.093     2.274    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_2[0]
    SLICE_X39Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.319 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[addr]_inferred_i_7/O
                         net (fo=1, routed)           0.000     2.319    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[addr][0]
    SLICE_X39Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.813    -0.902    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X39Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.550     2.020    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDRE (Prop_fdre_C_Q)         0.141     2.161 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/Q
                         net (fo=2, routed)           0.116     2.277    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[15]
    SLICE_X41Y28         LUT5 (Prop_lut5_I0_O)        0.045     2.322 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_17__0/O
                         net (fo=1, routed)           0.000     2.322    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][15]
    SLICE_X41Y28         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.817    -0.898    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X41Y28         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.899ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.550     2.020    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X46Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y22         FDRE (Prop_fdre_C_Q)         0.164     2.184 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=2, routed)           0.094     2.278    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[12]
    SLICE_X47Y22         LUT5 (Prop_lut5_I0_O)        0.045     2.323 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_20__0/O
                         net (fo=1, routed)           0.000     2.323    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][12]
    SLICE_X47Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.816    -0.899    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X47Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.224%)  route 0.138ns (45.776%))
  Logic Levels:           0  
  Clock Path Skew:        -2.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.551     2.021    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X38Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y20         FDRE (Prop_fdre_C_Q)         0.164     2.185 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=4, routed)           0.138     2.323    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/i_sync/serial_i
    SLICE_X42Y20         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.818    -0.897    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/i_sync/clk_i
    SLICE_X42Y20         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.575%)  route 0.163ns (52.425%))
  Logic Levels:           0  
  Clock Path Skew:        -2.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.553     2.023    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/jtag_tck_i_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDRE (Prop_fdre_C_Q)         0.148     2.171 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=37, routed)          0.163     2.334    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/i_sync/serial_i
    SLICE_X42Y19         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.819    -0.896    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/i_sync/clk_i
    SLICE_X42Y19         FDCE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.599%)  route 0.131ns (41.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.547     2.017    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X43Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     2.158 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=2, routed)           0.131     2.289    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X44Y24         LUT5 (Prop_lut5_I0_O)        0.045     2.334 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_2__0/O
                         net (fo=1, routed)           0.000     2.334    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][30]
    SLICE_X44Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.813    -0.902    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X44Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_jtag  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.570%)  route 0.132ns (41.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.901ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.623ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_jtag rise edge)
                                                      0.000     0.000 r  
    V7                                                0.000     0.000 r  jtag_tck_i (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck_i
    V7                   IBUF (Prop_ibuf_I_O)         0.333     0.333 r  jtag_tck_i_IBUF_inst/O
                         net (fo=3, routed)           1.111     1.444    jtag_tck_i_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.470 r  jtag_tck_i_IBUF_BUFG_inst/O
                         net (fo=300, routed)         0.548     2.018    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/jtag_tck_i_IBUF_BUFG
    SLICE_X40Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDRE (Prop_fdre_C_Q)         0.141     2.159 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=2, routed)           0.132     2.290    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[28]
    SLICE_X44Y26         LUT5 (Prop_lut5_I0_O)        0.045     2.335 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data]_inferred_i_4__0/O
                         net (fo=1, routed)           0.000     2.335    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_d[data][28]
    SLICE_X44Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.814    -0.901    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X44Y26         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Max Delay             0 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.774ns  (logic 0.467ns (60.358%)  route 0.307ns (39.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.044ns
    Source Clock Delay      (SCD):    -1.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.477    -1.668    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X44Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.367    -1.301 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][9]/Q
                         net (fo=2, routed)           0.307    -0.994    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][9]
    SLICE_X44Y25         LUT5 (Prop_lut5_I3_O)        0.100    -0.894 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_23__0/O
                         net (fo=1, routed)           0.000    -0.894    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][9]
    SLICE_X44Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.648    -1.044    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X44Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][9]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.518ns (59.937%)  route 0.346ns (40.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.037ns
    Source Clock Delay      (SCD):    -1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.483    -1.662    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X46Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.418    -1.244 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/Q
                         net (fo=2, routed)           0.346    -0.897    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][2]
    SLICE_X46Y20         LUT5 (Prop_lut5_I3_O)        0.100    -0.797 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_30__0/O
                         net (fo=1, routed)           0.000    -0.797    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][2]
    SLICE_X46Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.655    -1.037    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X46Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][2]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.881ns  (logic 0.467ns (52.995%)  route 0.414ns (47.005%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.041ns
    Source Clock Delay      (SCD):    -1.665ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.480    -1.665    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X47Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y22         FDRE (Prop_fdre_C_Q)         0.367    -1.298 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/Q
                         net (fo=2, routed)           0.414    -0.883    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][8]
    SLICE_X47Y22         LUT5 (Prop_lut5_I3_O)        0.100    -0.783 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_24__0/O
                         net (fo=1, routed)           0.000    -0.783    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][8]
    SLICE_X47Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.651    -1.041    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X47Y22         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][8]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.467ns (52.934%)  route 0.415ns (47.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.037ns
    Source Clock Delay      (SCD):    -1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.483    -1.662    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X33Y28         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.367    -1.295 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/Q
                         net (fo=2, routed)           0.415    -0.879    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][20]
    SLICE_X33Y28         LUT5 (Prop_lut5_I3_O)        0.100    -0.779 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_12__0/O
                         net (fo=1, routed)           0.000    -0.779    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][20]
    SLICE_X33Y28         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.655    -1.037    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X33Y28         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][20]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.467ns (52.934%)  route 0.415ns (47.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.037ns
    Source Clock Delay      (SCD):    -1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.483    -1.662    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X45Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y20         FDRE (Prop_fdre_C_Q)         0.367    -1.295 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/Q
                         net (fo=2, routed)           0.415    -0.879    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][7]
    SLICE_X45Y20         LUT5 (Prop_lut5_I3_O)        0.100    -0.779 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_25__0/O
                         net (fo=1, routed)           0.000    -0.779    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][7]
    SLICE_X45Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.655    -1.037    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X45Y20         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][7]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.883ns  (logic 0.467ns (52.874%)  route 0.416ns (47.126%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.037ns
    Source Clock Delay      (SCD):    -1.662ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.483    -1.662    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X33Y28         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.367    -1.295 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/Q
                         net (fo=2, routed)           0.416    -0.878    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][24]
    SLICE_X33Y28         LUT5 (Prop_lut5_I3_O)        0.100    -0.778 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_8__0/O
                         net (fo=1, routed)           0.000    -0.778    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][24]
    SLICE_X33Y28         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.655    -1.037    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X33Y28         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][24]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.882ns  (logic 0.467ns (52.934%)  route 0.415ns (47.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.034ns
    Source Clock Delay      (SCD):    -1.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.486    -1.659    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X35Y31         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.367    -1.292 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/Q
                         net (fo=2, routed)           0.415    -0.876    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][15]
    SLICE_X35Y31         LUT5 (Prop_lut5_I3_O)        0.100    -0.776 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_17__0/O
                         net (fo=1, routed)           0.000    -0.776    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][15]
    SLICE_X35Y31         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.658    -1.034    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X35Y31         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][15]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.884ns  (logic 0.467ns (52.800%)  route 0.417ns (47.200%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.625ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.034ns
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.485    -1.660    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X33Y31         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.367    -1.293 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/Q
                         net (fo=2, routed)           0.417    -0.875    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][18]
    SLICE_X33Y31         LUT5 (Prop_lut5_I3_O)        0.100    -0.775 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_14__0/O
                         net (fo=1, routed)           0.000    -0.775    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][18]
    SLICE_X33Y31         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.658    -1.034    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X33Y31         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][18]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.899ns  (logic 0.467ns (51.958%)  route 0.432ns (48.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.044ns
    Source Clock Delay      (SCD):    -1.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.477    -1.668    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X44Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.367    -1.301 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/Q
                         net (fo=2, routed)           0.432    -0.869    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][21]
    SLICE_X44Y25         LUT5 (Prop_lut5_I3_O)        0.100    -0.769 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_11__0/O
                         net (fo=1, routed)           0.000    -0.769    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][21]
    SLICE_X44Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.648    -1.044    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X44Y25         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][21]/C

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.899ns  (logic 0.467ns (51.958%)  route 0.432ns (48.042%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.044ns
    Source Clock Delay      (SCD):    -1.668ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.477    -1.668    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X44Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.367    -1.301 r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][31]/Q
                         net (fo=2, routed)           0.432    -0.869    i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_q_reg[data][31][31]
    SLICE_X44Y24         LUT5 (Prop_lut5_I3_O)        0.100    -0.769 r  i_croc_soc/i_croc/i_dm_top/i_dm_top/i_dm_csrs/i_fifo/data_src_d[data]_inferred_i_1__0/O
                         net (fo=1, routed)           0.000    -0.769    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_d[data][31]
    SLICE_X44Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.648    -1.044    i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X44Y24         FDRE                                         r  i_croc_soc/i_croc/i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/data_src_q_reg[data][31]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  clk_out1_clk_wiz_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_i[2]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.512ns  (logic 1.654ns (25.402%)  route 4.858ns (74.598%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.597ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 r  gpio_i[2] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[2]
    T16                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  gpio_i_IBUF[2]_inst/O
                         net (fo=1, routed)           4.043     5.573    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[2]
    SLICE_X75Y30         LUT2 (Prop_lut2_I0_O)        0.124     5.697 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[2].i_sync_i_1/O
                         net (fo=1, routed)           0.815     6.512    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/serial_i
    SLICE_X75Y29         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.548    -1.597    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/clk_i
    SLICE_X75Y29         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 gpio_i[1]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.192ns  (logic 1.655ns (26.733%)  route 4.537ns (73.267%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    W13                                               0.000     0.000 r  gpio_i[1] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[1]
    W13                  IBUF (Prop_ibuf_I_O)         1.531     1.531 r  gpio_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.234     5.766    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[1]
    SLICE_X76Y30         LUT2 (Prop_lut2_I0_O)        0.124     5.890 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[1].i_sync_i_1/O
                         net (fo=1, routed)           0.303     6.192    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/serial_i
    SLICE_X76Y29         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.550    -1.595    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/clk_i
    SLICE_X76Y29         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 gpio_i[0]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.972ns  (logic 1.604ns (32.255%)  route 3.368ns (67.745%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.598ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    P15                                               0.000     0.000 r  gpio_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[0]
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  gpio_i_IBUF[0]_inst/O
                         net (fo=1, routed)           2.923     4.403    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[0]
    SLICE_X75Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.527 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[0].i_sync_i_1/O
                         net (fo=1, routed)           0.445     4.972    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/serial_i
    SLICE_X75Y28         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.547    -1.598    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/clk_i
    SLICE_X75Y28         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_i[0]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.746ns  (logic 0.293ns (16.758%)  route 1.453ns (83.242%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    P15                                               0.000     0.000 r  gpio_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[0]
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  gpio_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.290     1.538    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[0]
    SLICE_X75Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.583 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[0].i_sync_i_1/O
                         net (fo=1, routed)           0.163     1.746    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/serial_i
    SLICE_X75Y28         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.843    -0.872    i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/clk_i
    SLICE_X75Y28         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[0].i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 gpio_i[1]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.327ns  (logic 0.344ns (14.774%)  route 1.983ns (85.226%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    W13                                               0.000     0.000 r  gpio_i[1] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[1]
    W13                  IBUF (Prop_ibuf_I_O)         0.299     0.299 r  gpio_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.869     2.168    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[1]
    SLICE_X76Y30         LUT2 (Prop_lut2_I0_O)        0.045     2.213 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[1].i_sync_i_1/O
                         net (fo=1, routed)           0.114     2.327    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/serial_i
    SLICE_X76Y29         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.846    -0.869    i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/clk_i
    SLICE_X76Y29         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[1].i_sync/reg_q_reg[0]/C

Slack:                    inf
  Source:                 gpio_i[2]
                            (input port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.400ns  (logic 0.342ns (14.269%)  route 2.058ns (85.731%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    T16                                               0.000     0.000 r  gpio_i[2] (IN)
                         net (fo=0)                   0.000     0.000    gpio_i[2]
    T16                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  gpio_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.780     2.077    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_i_IBUF[2]
    SLICE_X75Y30         LUT2 (Prop_lut2_I0_O)        0.045     2.122 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gen_gpios[2].i_sync_i_1/O
                         net (fo=1, routed)           0.278     2.400    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/serial_i
    SLICE_X75Y29         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.844    -0.871    i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/clk_i
    SLICE_X75Y29         FDCE                                         r  i_croc_soc/i_croc/i_gpio/gen_gpios[2].i_sync/reg_q_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_timer/counter_hi_i/target_reached_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            status_o
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.478ns  (logic 5.940ns (27.656%)  route 15.538ns (72.344%))
  Logic Levels:           11  (LUT2=2 LUT3=2 LUT5=1 LUT6=5 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.731    -0.961    i_croc_soc/i_croc/i_timer/counter_hi_i/clk_out1
    SLICE_X73Y38         FDCE                                         r  i_croc_soc/i_croc/i_timer/counter_hi_i/target_reached_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.505 r  i_croc_soc/i_croc/i_timer/counter_hi_i/target_reached_o_reg/Q
                         net (fo=6, routed)           1.381     0.876    i_croc_soc/i_croc/i_timer/counter_hi_i/target_reached_o_reg_0
    SLICE_X74Y33         LUT3 (Prop_lut3_I1_O)        0.152     1.028 r  i_croc_soc/i_croc/i_timer/counter_hi_i/stored_addr_q[6]_i_6/O
                         net (fo=5, routed)           2.839     3.867    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/interrupts[0]
    SLICE_X55Y68         LUT2 (Prop_lut2_I1_O)        0.326     4.193 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/status_o_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.432     4.625    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/irqs[irq_fast][0]
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124     4.749 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mie_csr/status_o_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.671     5.420    i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mstatus_csr/ctrl_fsm_cs_reg[0]
    SLICE_X48Y67         LUT3 (Prop_lut3_I2_O)        0.119     5.539 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/cs_registers_i/u_mstatus_csr/ctrl_fsm_cs[3]_i_6/O
                         net (fo=7, routed)           1.504     7.043    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_12
    SLICE_X41Y70         LUT5 (Prop_lut5_I1_O)        0.360     7.403 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/rdata_q[6]_i_4__0/O
                         net (fo=8, routed)           0.601     8.004    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[0]_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.326     8.330 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/valid_q[1]_i_4/O
                         net (fo=107, routed)         0.700     9.030    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/pc_set
    SLICE_X45Y60         LUT6 (Prop_lut6_I0_O)        0.124     9.154 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/fetch_addr_q[31]_i_3/O
                         net (fo=4, routed)           0.765     9.918    i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/fetch_addr_q[31]_i_3_n_1
    SLICE_X51Y55         LUT2 (Prop_lut2_I0_O)        0.124    10.042 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/if_stage_i/prefetch_buffer_i/fifo_i/gen_arbiter.gen_int_rr.gen_lock.req_q[3]_i_4__0/O
                         net (fo=11, routed)          1.212    11.255    i_croc_soc/i_croc/i_core_wrap/i_ibex/valid_req_q_reg
    SLICE_X45Y60         LUT6 (Prop_lut6_I3_O)        0.124    11.379 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/status_o_OBUF_inst_i_3/O
                         net (fo=1, routed)           1.210    12.589    i_croc_soc/i_croc/i_core_wrap/i_ibex/status_o_OBUF_inst_i_3_n_1
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.713 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/status_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.224    16.936    status_o_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.581    20.517 r  status_o_OBUF_inst/O
                         net (fo=0)                   0.000    20.517    status_o
    M14                                                               r  status_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            gpio_o[2]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.947ns  (logic 4.422ns (37.016%)  route 7.524ns (62.984%))
  Logic Levels:           3  (LUT2=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.722    -0.970    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X73Y30         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][2]/Q
                         net (fo=6, routed)           0.667     0.153    i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][2]_0
    SLICE_X73Y31         LUT2 (Prop_lut2_I0_O)        0.150     0.303 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[2]_inst_i_2/O
                         net (fo=3, routed)           0.864     1.168    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_out_en[2]
    SLICE_X73Y31         LUT4 (Prop_lut4_I3_O)        0.326     1.494 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.993     7.486    gpio_o_OBUF[2]
    D18                  OBUF (Prop_obuf_I_O)         3.490    10.976 r  gpio_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.976    gpio_o[2]
    D18                                                               r  gpio_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            gpio_o[1]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.798ns  (logic 4.434ns (37.584%)  route 7.364ns (62.416%))
  Logic Levels:           3  (LUT2=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.722    -0.970    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X72Y30         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][1]/Q
                         net (fo=6, routed)           0.890     0.375    i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][1]_0
    SLICE_X72Y30         LUT2 (Prop_lut2_I0_O)        0.152     0.527 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.499     1.026    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_out_en[1]
    SLICE_X72Y30         LUT4 (Prop_lut4_I3_O)        0.326     1.352 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.976     7.328    gpio_o_OBUF[1]
    G14                  OBUF (Prop_obuf_I_O)         3.500    10.828 r  gpio_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.828    gpio_o[1]
    G14                                                               r  gpio_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            gpio_o[0]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.180ns  (logic 4.517ns (40.400%)  route 6.663ns (59.600%))
  Logic Levels:           3  (LUT2=1 LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.722    -0.970    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X73Y30         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][0]/Q
                         net (fo=6, routed)           0.990     0.476    i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[en][0]_0
    SLICE_X74Y30         LUT2 (Prop_lut2_I0_O)        0.152     0.628 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.498     1.127    i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_out_en[0]
    SLICE_X74Y30         LUT4 (Prop_lut4_I3_O)        0.326     1.453 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.175     6.627    gpio_o_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         3.583    10.210 r  gpio_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.210    gpio_o[0]
    M15                                                               r  gpio_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            status_o
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.357ns  (logic 1.467ns (43.709%)  route 1.890ns (56.291%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.547    -0.661    i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/clk_out1
    SLICE_X41Y70         FDCE                                         r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.520 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/id_stage_i/controller_i/ctrl_fsm_cs_reg[2]/Q
                         net (fo=33, routed)          0.311    -0.208    i_croc_soc/i_croc/i_core_wrap/i_ibex/controller_i/ctrl_fsm_cs[2]
    SLICE_X44Y71         LUT6 (Prop_lut6_I2_O)        0.045    -0.163 r  i_croc_soc/i_croc/i_core_wrap/i_ibex/status_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.579     1.415    status_o_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.281     2.697 r  status_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.697    status_o
    M14                                                               r  status_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            gpio_o[0]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.625ns  (logic 1.469ns (40.525%)  route 2.156ns (59.475%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.580    -0.628    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X73Y30         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][0]/Q
                         net (fo=3, routed)           0.215    -0.272    i_croc_soc/i_croc/i_gpio/i_reg_file/Q[0]
    SLICE_X74Y30         LUT4 (Prop_lut4_I0_O)        0.045    -0.227 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.942     1.715    gpio_o_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         1.283     2.998 r  gpio_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.998    gpio_o[0]
    M15                                                               r  gpio_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            gpio_o[2]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.810ns  (logic 1.377ns (36.155%)  route 2.432ns (63.845%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.580    -0.628    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X73Y30         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[out][2]/Q
                         net (fo=3, routed)           0.166    -0.321    i_croc_soc/i_croc/i_gpio/i_reg_file/Q[2]
    SLICE_X73Y31         LUT4 (Prop_lut4_I0_O)        0.045    -0.276 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.267     1.991    gpio_o_OBUF[2]
    D18                  OBUF (Prop_obuf_I_O)         1.191     3.182 r  gpio_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.182    gpio_o[2]
    D18                                                               r  gpio_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            gpio_o[1]
                            (output port clocked by sys_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.853ns  (logic 1.387ns (36.010%)  route 2.466ns (63.990%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.579    -0.629    i_croc_soc/i_croc/i_gpio/i_reg_file/clk_out1
    SLICE_X70Y30         FDCE                                         r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.488 r  i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][1]/Q
                         net (fo=6, routed)           0.246    -0.242    i_croc_soc/i_croc/i_gpio/i_reg_file/reg_q_reg[dir][1]_0
    SLICE_X72Y30         LUT4 (Prop_lut4_I1_O)        0.045    -0.197 r  i_croc_soc/i_croc/i_gpio/i_reg_file/gpio_o_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.220     2.023    gpio_o_OBUF[1]
    G14                  OBUF (Prop_obuf_I_O)         1.201     3.224 r  gpio_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.224    gpio_o[1]
    G14                                                               r  gpio_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tspi_mosi_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.015ns  (logic 5.940ns (29.679%)  route 14.075ns (70.321%))
  Logic Levels:           10  (FDCE=1 LUT2=2 LUT3=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.478     0.478 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.823     2.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5[4]
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.323     2.624 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           0.985     3.609    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.326     3.935 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.894     5.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.953 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           1.278     7.231    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.156     7.387 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_9/O
                         net (fo=32, routed)          1.542     8.929    i_croc_soc/i_user/i_block_swap_ctrl/gen_regs[5].data_q_reg[5]
    SLICE_X37Y39         LUT5 (Prop_lut5_I3_O)        0.355     9.284 r  i_croc_soc/i_user/i_block_swap_ctrl/tspi_mosi_o_OBUF_inst_i_15/O
                         net (fo=1, routed)           0.631     9.915    i_croc_soc/i_user/i_user_transparentspi/i_counter/tspi_mosi_o_OBUF_inst_i_3
    SLICE_X37Y42         LUT6 (Prop_lut6_I4_O)        0.124    10.039 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/tspi_mosi_o_OBUF_inst_i_10/O
                         net (fo=1, routed)           0.154    10.193    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_mosi_o_OBUF_inst_i_1_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.124    10.317 r  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_mosi_o_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.663    10.980    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_mosi_o_OBUF_inst_i_3_n_1
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.148    11.128 r  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_mosi_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.105    16.233    tspi_mosi_o_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.782    20.015 r  tspi_mosi_o_OBUF_inst/O
                         net (fo=0)                   0.000    20.015    tspi_mosi_o
    T15                                                               r  tspi_mosi_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[13].data_q_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.260ns  (logic 2.362ns (17.813%)  route 10.898ns (82.187%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.823     2.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5[4]
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.323     2.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           0.985     3.609    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.326     3.935 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.894     5.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.953 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           1.278     7.231    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X32Y37         LUT2 (Prop_lut2_I1_O)        0.156     7.387 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_9/O
                         net (fo=32, routed)          1.701     9.087    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[1]_2
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.381     9.468 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[6].data_q[6]_i_12/O
                         net (fo=7, routed)           1.513    10.982    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[6].data_q[6]_i_12_n_1
    SLICE_X35Y39         LUT6 (Prop_lut6_I3_O)        0.326    11.308 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[13].data_q[13]_i_7/O
                         net (fo=1, routed)           0.669    11.977    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[13].data_q[13]_i_7_n_1
    SLICE_X34Y39         LUT6 (Prop_lut6_I5_O)        0.124    12.101 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[13].data_q[13]_i_2/O
                         net (fo=1, routed)           1.034    13.136    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[13].data_q[13]_i_2_n_1
    SLICE_X31Y42         LUT6 (Prop_lut6_I2_O)        0.124    13.260 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[13].data_q[13]_i_1/O
                         net (fo=1, routed)           0.000    13.260    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[11]
    SLICE_X31Y42         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[13].data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[7].data_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.774ns  (logic 2.101ns (16.447%)  route 10.673ns (83.552%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.823     2.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5[4]
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.323     2.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           0.985     3.609    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.326     3.935 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.894     5.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.953 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.921     6.873    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.997 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084     8.082    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.206 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.481     9.686    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.810 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[0].data_q[0]_i_4/O
                         net (fo=11, routed)          0.965    10.776    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.150    10.926 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.520    12.446    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q_reg[14]
    SLICE_X33Y38         LUT4 (Prop_lut4_I1_O)        0.328    12.774 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[7].data_q[7]_i_1/O
                         net (fo=1, routed)           0.000    12.774    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[6]
    SLICE_X33Y38         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[7].data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[11].data_q_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.691ns  (logic 2.101ns (16.555%)  route 10.590ns (83.446%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.823     2.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5[4]
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.323     2.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           0.985     3.609    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.326     3.935 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.894     5.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.953 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.921     6.873    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.997 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084     8.082    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.206 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.481     9.686    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.810 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[0].data_q[0]_i_4/O
                         net (fo=11, routed)          0.965    10.776    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.150    10.926 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.438    12.363    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q_reg[14]
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.328    12.691 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[11].data_q[11]_i_1/O
                         net (fo=1, routed)           0.000    12.691    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[9]
    SLICE_X33Y40         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[11].data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[12].data_q_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.631ns  (logic 2.101ns (16.634%)  route 10.530ns (83.366%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT3=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.823     2.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5[4]
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.323     2.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           0.985     3.609    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.326     3.935 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.894     5.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.953 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.921     6.873    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.997 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084     8.082    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.206 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.481     9.686    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.810 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[0].data_q[0]_i_4/O
                         net (fo=11, routed)          0.965    10.776    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.150    10.926 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.377    12.303    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q_reg[14]
    SLICE_X34Y40         LUT6 (Prop_lut6_I1_O)        0.328    12.631 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[12].data_q[12]_i_1/O
                         net (fo=1, routed)           0.000    12.631    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[10]
    SLICE_X34Y40         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[12].data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[14].data_q_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.626ns  (logic 2.101ns (16.640%)  route 10.525ns (83.360%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT3=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.823     2.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5[4]
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.323     2.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           0.985     3.609    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.326     3.935 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.894     5.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.953 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.921     6.873    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.997 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084     8.082    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.206 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.481     9.686    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.810 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[0].data_q[0]_i_4/O
                         net (fo=11, routed)          0.965    10.776    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.150    10.926 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.372    12.298    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q_reg[14]
    SLICE_X35Y40         LUT6 (Prop_lut6_I1_O)        0.328    12.626 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q[14]_i_1/O
                         net (fo=1, routed)           0.000    12.626    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[12]
    SLICE_X35Y40         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[14].data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[6].data_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.477ns  (logic 2.101ns (16.839%)  route 10.376ns (83.161%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT3=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.823     2.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5[4]
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.323     2.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           0.985     3.609    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.326     3.935 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.894     5.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.953 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.921     6.873    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.997 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084     8.082    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.206 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.481     9.686    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.810 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[0].data_q[0]_i_4/O
                         net (fo=11, routed)          0.965    10.776    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.150    10.926 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.223    12.149    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q_reg[14]
    SLICE_X35Y39         LUT6 (Prop_lut6_I1_O)        0.328    12.477 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[6].data_q[6]_i_1/O
                         net (fo=1, routed)           0.000    12.477    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[5]
    SLICE_X35Y39         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[6].data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[5].data_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.450ns  (logic 2.101ns (16.875%)  route 10.349ns (83.125%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT3=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.823     2.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5[4]
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.323     2.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           0.985     3.609    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.326     3.935 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.894     5.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.953 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.921     6.873    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.997 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084     8.082    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.206 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.481     9.686    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.810 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[0].data_q[0]_i_4/O
                         net (fo=11, routed)          0.965    10.776    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.150    10.926 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.196    12.122    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q_reg[14]
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.328    12.450 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_1/O
                         net (fo=1, routed)           0.000    12.450    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[4]
    SLICE_X35Y38         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[5].data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[4].data_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.330ns  (logic 2.101ns (17.040%)  route 10.229ns (82.960%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT3=1 LUT4=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.823     2.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5[4]
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.323     2.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           0.985     3.609    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.326     3.935 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.894     5.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.953 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.921     6.873    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.997 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084     8.082    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.206 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.481     9.686    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.810 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[0].data_q[0]_i_4/O
                         net (fo=11, routed)          0.965    10.776    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.150    10.926 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.076    12.002    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[8].data_q_reg[8]_0
    SLICE_X32Y39         LUT4 (Prop_lut4_I1_O)        0.328    12.330 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[4].data_q[4]_i_1/O
                         net (fo=1, routed)           0.000    12.330    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d_0[4]
    SLICE_X32Y39         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[4].data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[9].data_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.308ns  (logic 2.101ns (17.070%)  route 10.207ns (82.930%))
  Logic Levels:           9  (FDCE=1 LUT2=3 LUT3=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.823     2.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5[4]
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.323     2.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           0.985     3.609    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.326     3.935 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.894     5.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.953 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.921     6.873    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.997 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084     8.082    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.206 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.481     9.686    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.810 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[0].data_q[0]_i_4/O
                         net (fo=11, routed)          0.965    10.776    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.150    10.926 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.055    11.980    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q_reg[14]
    SLICE_X32Y40         LUT6 (Prop_lut6_I1_O)        0.328    12.308 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[9].data_q[9]_i_1/O
                         net (fo=1, routed)           0.000    12.308    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[7]
    SLICE_X32Y40         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[9].data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[3]/G
    SLICE_X27Y46         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[3]/Q
                         net (fo=1, routed)           0.112     0.270    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d[3]
    SLICE_X27Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.158ns (57.248%)  route 0.118ns (42.752%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[2]/G
    SLICE_X28Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[2]/Q
                         net (fo=1, routed)           0.118     0.276    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d[2]
    SLICE_X29Y48         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.158ns (57.186%)  route 0.118ns (42.814%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]/G
    SLICE_X28Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[7]/Q
                         net (fo=1, routed)           0.118     0.276    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d[7]
    SLICE_X27Y48         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[7].data_q_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[8].data_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[7].data_q_reg[7]/C
    SLICE_X33Y38         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[7].data_q_reg[7]/Q
                         net (fo=4, routed)           0.099     0.240    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_o[7]
    SLICE_X32Y38         LUT4 (Prop_lut4_I0_O)        0.045     0.285 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[8].data_q[8]_i_1/O
                         net (fo=1, routed)           0.000     0.285    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d_0[8]
    SLICE_X32Y38         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[8].data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.350%)  route 0.122ns (39.650%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[2]/C
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[2]/Q
                         net (fo=9, routed)           0.122     0.263    i_croc_soc/i_user/i_user_transparentspi/i_counter/signal_next_read_data_o1_carry[2]
    SLICE_X28Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.308 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.308    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/D[1]
    SLICE_X28Y48         LDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.178ns (53.754%)  route 0.153ns (46.246%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[1]/G
    SLICE_X30Y47         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[1]/Q
                         net (fo=1, routed)           0.153     0.331    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d[1]
    SLICE_X29Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[10].data_q_reg[10]/C
                            (rising edge-triggered cell FDPE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[11].data_q_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.209ns (61.931%)  route 0.128ns (38.069%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y41         FDPE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[10].data_q_reg[10]/C
    SLICE_X32Y41         FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[10].data_q_reg[10]/Q
                         net (fo=4, routed)           0.128     0.292    i_croc_soc/i_user/i_user_transparentspi/i_counter/data_o[10]
    SLICE_X33Y40         LUT5 (Prop_lut5_I0_O)        0.045     0.337 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[11].data_q[11]_i_1/O
                         net (fo=1, routed)           0.000     0.337    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[9]
    SLICE_X33Y40         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[11].data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.158ns (46.716%)  route 0.180ns (53.284%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[0]/G
    SLICE_X28Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[0]/Q
                         net (fo=1, routed)           0.180     0.338    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d[0]
    SLICE_X27Y48         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.158ns (46.274%)  route 0.183ns (53.726%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y46         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[5]/G
    SLICE_X27Y46         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[5]/Q
                         net (fo=1, routed)           0.183     0.341    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d[5]
    SLICE_X27Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.422%)  route 0.156ns (45.578%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[0]/C
    SLICE_X27Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_q_reg[0]/Q
                         net (fo=8, routed)           0.156     0.297    i_croc_soc/i_user/i_user_transparentspi/i_counter/signal_next_read_data_o1_carry[0]
    SLICE_X28Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.342 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/D[0]
    SLICE_X28Y48         LDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tspi_mosi_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.074ns  (logic 7.010ns (27.959%)  route 18.063ns (72.041%))
  Logic Levels:           13  (CARRY4=2 LUT2=3 LUT3=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.669    -1.023    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/clk_out1
    SLICE_X45Y47         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.604 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/Q
                         net (fo=86, routed)          1.641     1.036    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.299     1.335 f  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o2_carry__1_i_9/O
                         net (fo=11, routed)          1.603     2.939    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][22]_0
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     3.063 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_37/O
                         net (fo=1, routed)           0.000     3.063    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_37_n_1
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.613 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.613    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_6_n_1
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.770 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_1/CO[1]
                         net (fo=3, routed)           1.178     4.948    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o35_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.329     5.277 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/i_addr_decode_dync/idx_o/O
                         net (fo=15, routed)          0.863     6.139    i_croc_soc/i_user/i_obi_demux/i_counter/user_idx[0]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.263 r  i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_i_3/O
                         net (fo=41, routed)          0.988     7.251    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_0
    SLICE_X36Y41         LUT2 (Prop_lut2_I1_O)        0.148     7.399 f  i_croc_soc/i_user/i_obi_demux/i_counter/we_d_i_2/O
                         net (fo=52, routed)          1.299     8.698    i_croc_soc/i_user/i_block_swap_ctrl/config_reg_q_reg[baudrate_div][2]_1
    SLICE_X35Y47         LUT6 (Prop_lut6_I4_O)        0.328     9.026 f  i_croc_soc/i_user/i_block_swap_ctrl/block_swap_first_read_word_d_reg[7]_i_7/O
                         net (fo=42, routed)          1.918    10.945    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_obi_req[a][we]
    SLICE_X26Y42         LUT2 (Prop_lut2_I1_O)        0.150    11.095 r  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_3/O
                         net (fo=26, routed)          2.141    13.235    i_croc_soc/i_user/i_obi_demux/i_counter/FSM_sequential_state_q_reg[1]_0
    SLICE_X37Y42         LUT4 (Prop_lut4_I2_O)        0.328    13.563 r  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_mosi_o_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.665    14.228    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_mosi_o_OBUF_inst_i_11_n_1
    SLICE_X37Y42         LUT6 (Prop_lut6_I4_O)        0.124    14.352 r  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_mosi_o_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.663    15.015    i_croc_soc/i_user/i_obi_demux/i_counter/tspi_mosi_o_OBUF_inst_i_3_n_1
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.148    15.163 r  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_mosi_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.105    20.268    tspi_mosi_o_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.782    24.050 r  tspi_mosi_o_OBUF_inst/O
                         net (fo=0)                   0.000    24.050    tspi_mosi_o
    T15                                                               r  tspi_mosi_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            tspi_cs_no
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.546ns  (logic 6.893ns (30.575%)  route 15.652ns (69.425%))
  Logic Levels:           12  (CARRY4=2 LUT2=2 LUT3=1 LUT4=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.669    -1.023    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/clk_out1
    SLICE_X45Y47         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.604 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/Q
                         net (fo=86, routed)          1.641     1.036    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.299     1.335 f  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o2_carry__1_i_9/O
                         net (fo=11, routed)          1.603     2.939    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][22]_0
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     3.063 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_37/O
                         net (fo=1, routed)           0.000     3.063    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_37_n_1
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.613 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.613    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_6_n_1
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.770 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_1/CO[1]
                         net (fo=3, routed)           1.178     4.948    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o35_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.329     5.277 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/i_addr_decode_dync/idx_o/O
                         net (fo=15, routed)          0.863     6.139    i_croc_soc/i_user/i_obi_demux/i_counter/user_idx[0]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.263 f  i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_i_3/O
                         net (fo=41, routed)          1.162     7.426    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.550 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[23].data_q[23]_i_5/O
                         net (fo=7, routed)           0.941     8.490    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_13
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.150     8.640 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.893     9.533    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X34Y46         LUT6 (Prop_lut6_I3_O)        0.328     9.861 r  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_cs_no_OBUF_inst_i_5/O
                         net (fo=20, routed)          1.250    11.111    i_croc_soc/i_user/i_obi_demux/i_counter/config_reg_q_reg[block_swap_on]_rep_13
    SLICE_X31Y45         LUT2 (Prop_lut2_I0_O)        0.150    11.261 r  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_cs_no_OBUF_inst_i_3/O
                         net (fo=13, routed)          0.855    12.116    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_4
    SLICE_X32Y46         LUT4 (Prop_lut4_I3_O)        0.352    12.468 r  i_croc_soc/i_user/i_obi_demux/i_counter/tspi_cs_no_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.267    17.735    tspi_cs_no_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.787    21.522 r  tspi_cs_no_OBUF_inst/O
                         net (fo=0)                   0.000    21.522    tspi_cs_no
    T14                                                               r  tspi_cs_no (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[7].data_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.534ns  (logic 3.454ns (18.636%)  route 15.080ns (81.364%))
  Logic Levels:           14  (CARRY4=2 LUT2=3 LUT3=1 LUT4=3 LUT6=5)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.669    -1.023    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/clk_out1
    SLICE_X45Y47         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.604 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/Q
                         net (fo=86, routed)          1.641     1.036    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.299     1.335 f  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o2_carry__1_i_9/O
                         net (fo=11, routed)          1.603     2.939    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][22]_0
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     3.063 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_37/O
                         net (fo=1, routed)           0.000     3.063    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_37_n_1
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.613 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.613    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_6_n_1
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.770 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_1/CO[1]
                         net (fo=3, routed)           1.178     4.948    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o35_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.329     5.277 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/i_addr_decode_dync/idx_o/O
                         net (fo=15, routed)          0.863     6.139    i_croc_soc/i_user/i_obi_demux/i_counter/user_idx[0]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.263 f  i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_i_3/O
                         net (fo=41, routed)          1.162     7.426    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.550 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[23].data_q[23]_i_5/O
                         net (fo=7, routed)           0.941     8.490    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_13
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.150     8.640 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.874     9.514    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.328     9.842 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.767    11.610    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[9].data_q_reg[9]_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I1_O)        0.124    11.734 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084    12.818    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.942 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.481    14.423    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.547 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[0].data_q[0]_i_4/O
                         net (fo=11, routed)          0.965    15.512    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.150    15.662 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.520    17.183    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q_reg[14]
    SLICE_X33Y38         LUT4 (Prop_lut4_I1_O)        0.328    17.511 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[7].data_q[7]_i_1/O
                         net (fo=1, routed)           0.000    17.511    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[6]
    SLICE_X33Y38         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[7].data_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[11].data_q_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.451ns  (logic 3.454ns (18.720%)  route 14.997ns (81.280%))
  Logic Levels:           14  (CARRY4=2 LUT2=3 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.669    -1.023    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/clk_out1
    SLICE_X45Y47         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.604 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/Q
                         net (fo=86, routed)          1.641     1.036    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.299     1.335 f  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o2_carry__1_i_9/O
                         net (fo=11, routed)          1.603     2.939    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][22]_0
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     3.063 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_37/O
                         net (fo=1, routed)           0.000     3.063    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_37_n_1
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.613 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.613    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_6_n_1
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.770 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_1/CO[1]
                         net (fo=3, routed)           1.178     4.948    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o35_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.329     5.277 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/i_addr_decode_dync/idx_o/O
                         net (fo=15, routed)          0.863     6.139    i_croc_soc/i_user/i_obi_demux/i_counter/user_idx[0]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.263 f  i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_i_3/O
                         net (fo=41, routed)          1.162     7.426    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.550 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[23].data_q[23]_i_5/O
                         net (fo=7, routed)           0.941     8.490    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_13
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.150     8.640 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.874     9.514    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.328     9.842 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.767    11.610    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[9].data_q_reg[9]_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I1_O)        0.124    11.734 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084    12.818    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.942 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.481    14.423    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.547 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[0].data_q[0]_i_4/O
                         net (fo=11, routed)          0.965    15.512    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.150    15.662 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.438    17.100    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q_reg[14]
    SLICE_X33Y40         LUT5 (Prop_lut5_I1_O)        0.328    17.428 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[11].data_q[11]_i_1/O
                         net (fo=1, routed)           0.000    17.428    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[9]
    SLICE_X33Y40         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[11].data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[12].data_q_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.391ns  (logic 3.454ns (18.781%)  route 14.937ns (81.219%))
  Logic Levels:           14  (CARRY4=2 LUT2=3 LUT3=1 LUT4=2 LUT6=6)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.669    -1.023    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/clk_out1
    SLICE_X45Y47         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.604 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/Q
                         net (fo=86, routed)          1.641     1.036    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.299     1.335 f  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o2_carry__1_i_9/O
                         net (fo=11, routed)          1.603     2.939    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][22]_0
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     3.063 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_37/O
                         net (fo=1, routed)           0.000     3.063    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_37_n_1
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.613 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.613    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_6_n_1
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.770 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_1/CO[1]
                         net (fo=3, routed)           1.178     4.948    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o35_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.329     5.277 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/i_addr_decode_dync/idx_o/O
                         net (fo=15, routed)          0.863     6.139    i_croc_soc/i_user/i_obi_demux/i_counter/user_idx[0]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.263 f  i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_i_3/O
                         net (fo=41, routed)          1.162     7.426    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.550 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[23].data_q[23]_i_5/O
                         net (fo=7, routed)           0.941     8.490    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_13
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.150     8.640 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.874     9.514    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.328     9.842 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.767    11.610    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[9].data_q_reg[9]_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I1_O)        0.124    11.734 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084    12.818    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.942 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.481    14.423    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.547 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[0].data_q[0]_i_4/O
                         net (fo=11, routed)          0.965    15.512    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.150    15.662 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.377    17.040    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q_reg[14]
    SLICE_X34Y40         LUT6 (Prop_lut6_I1_O)        0.328    17.368 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[12].data_q[12]_i_1/O
                         net (fo=1, routed)           0.000    17.368    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[10]
    SLICE_X34Y40         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[12].data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[14].data_q_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.386ns  (logic 3.454ns (18.786%)  route 14.932ns (81.214%))
  Logic Levels:           14  (CARRY4=2 LUT2=3 LUT3=1 LUT4=2 LUT6=6)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.669    -1.023    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/clk_out1
    SLICE_X45Y47         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.604 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/Q
                         net (fo=86, routed)          1.641     1.036    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.299     1.335 f  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o2_carry__1_i_9/O
                         net (fo=11, routed)          1.603     2.939    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][22]_0
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     3.063 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_37/O
                         net (fo=1, routed)           0.000     3.063    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_37_n_1
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.613 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.613    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_6_n_1
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.770 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_1/CO[1]
                         net (fo=3, routed)           1.178     4.948    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o35_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.329     5.277 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/i_addr_decode_dync/idx_o/O
                         net (fo=15, routed)          0.863     6.139    i_croc_soc/i_user/i_obi_demux/i_counter/user_idx[0]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.263 f  i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_i_3/O
                         net (fo=41, routed)          1.162     7.426    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.550 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[23].data_q[23]_i_5/O
                         net (fo=7, routed)           0.941     8.490    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_13
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.150     8.640 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.874     9.514    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.328     9.842 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.767    11.610    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[9].data_q_reg[9]_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I1_O)        0.124    11.734 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084    12.818    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.942 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.481    14.423    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.547 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[0].data_q[0]_i_4/O
                         net (fo=11, routed)          0.965    15.512    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.150    15.662 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.372    17.035    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q_reg[14]
    SLICE_X35Y40         LUT6 (Prop_lut6_I1_O)        0.328    17.363 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q[14]_i_1/O
                         net (fo=1, routed)           0.000    17.363    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[12]
    SLICE_X35Y40         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[14].data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[13].data_q_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.259ns  (logic 3.454ns (18.917%)  route 14.805ns (81.083%))
  Logic Levels:           14  (CARRY4=2 LUT2=3 LUT3=1 LUT4=2 LUT6=6)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.669    -1.023    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/clk_out1
    SLICE_X45Y47         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.604 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/Q
                         net (fo=86, routed)          1.641     1.036    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.299     1.335 f  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o2_carry__1_i_9/O
                         net (fo=11, routed)          1.603     2.939    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][22]_0
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     3.063 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_37/O
                         net (fo=1, routed)           0.000     3.063    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_37_n_1
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.613 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.613    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_6_n_1
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.770 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_1/CO[1]
                         net (fo=3, routed)           1.178     4.948    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o35_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.329     5.277 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/i_addr_decode_dync/idx_o/O
                         net (fo=15, routed)          0.863     6.139    i_croc_soc/i_user/i_obi_demux/i_counter/user_idx[0]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.263 f  i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_i_3/O
                         net (fo=41, routed)          1.162     7.426    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.550 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[23].data_q[23]_i_5/O
                         net (fo=7, routed)           0.941     8.490    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_13
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.150     8.640 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.874     9.514    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.328     9.842 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.767    11.610    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[9].data_q_reg[9]_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I1_O)        0.124    11.734 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084    12.818    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.942 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.481    14.423    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.547 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[0].data_q[0]_i_4/O
                         net (fo=11, routed)          0.965    15.512    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.150    15.662 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.245    16.908    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q_reg[14]
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.328    17.236 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[13].data_q[13]_i_1/O
                         net (fo=1, routed)           0.000    17.236    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[11]
    SLICE_X31Y42         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[13].data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[6].data_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.237ns  (logic 3.454ns (18.940%)  route 14.783ns (81.060%))
  Logic Levels:           14  (CARRY4=2 LUT2=3 LUT3=1 LUT4=2 LUT6=6)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.669    -1.023    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/clk_out1
    SLICE_X45Y47         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.604 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/Q
                         net (fo=86, routed)          1.641     1.036    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.299     1.335 f  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o2_carry__1_i_9/O
                         net (fo=11, routed)          1.603     2.939    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][22]_0
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     3.063 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_37/O
                         net (fo=1, routed)           0.000     3.063    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_37_n_1
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.613 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.613    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_6_n_1
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.770 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_1/CO[1]
                         net (fo=3, routed)           1.178     4.948    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o35_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.329     5.277 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/i_addr_decode_dync/idx_o/O
                         net (fo=15, routed)          0.863     6.139    i_croc_soc/i_user/i_obi_demux/i_counter/user_idx[0]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.263 f  i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_i_3/O
                         net (fo=41, routed)          1.162     7.426    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.550 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[23].data_q[23]_i_5/O
                         net (fo=7, routed)           0.941     8.490    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_13
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.150     8.640 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.874     9.514    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.328     9.842 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.767    11.610    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[9].data_q_reg[9]_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I1_O)        0.124    11.734 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084    12.818    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.942 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.481    14.423    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.547 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[0].data_q[0]_i_4/O
                         net (fo=11, routed)          0.965    15.512    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.150    15.662 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.223    16.885    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q_reg[14]
    SLICE_X35Y39         LUT6 (Prop_lut6_I1_O)        0.328    17.213 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[6].data_q[6]_i_1/O
                         net (fo=1, routed)           0.000    17.213    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[5]
    SLICE_X35Y39         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[6].data_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[5].data_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.210ns  (logic 3.454ns (18.968%)  route 14.756ns (81.032%))
  Logic Levels:           14  (CARRY4=2 LUT2=3 LUT3=1 LUT4=2 LUT6=6)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.669    -1.023    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/clk_out1
    SLICE_X45Y47         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.604 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/Q
                         net (fo=86, routed)          1.641     1.036    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.299     1.335 f  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o2_carry__1_i_9/O
                         net (fo=11, routed)          1.603     2.939    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][22]_0
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     3.063 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_37/O
                         net (fo=1, routed)           0.000     3.063    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_37_n_1
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.613 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.613    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_6_n_1
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.770 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_1/CO[1]
                         net (fo=3, routed)           1.178     4.948    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o35_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.329     5.277 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/i_addr_decode_dync/idx_o/O
                         net (fo=15, routed)          0.863     6.139    i_croc_soc/i_user/i_obi_demux/i_counter/user_idx[0]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.263 f  i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_i_3/O
                         net (fo=41, routed)          1.162     7.426    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.550 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[23].data_q[23]_i_5/O
                         net (fo=7, routed)           0.941     8.490    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_13
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.150     8.640 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.874     9.514    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.328     9.842 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.767    11.610    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[9].data_q_reg[9]_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I1_O)        0.124    11.734 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084    12.818    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.942 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.481    14.423    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.547 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[0].data_q[0]_i_4/O
                         net (fo=11, routed)          0.965    15.512    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.150    15.662 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.196    16.859    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[14].data_q_reg[14]
    SLICE_X35Y38         LUT6 (Prop_lut6_I1_O)        0.328    17.187 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[5].data_q[5]_i_1/O
                         net (fo=1, routed)           0.000    17.187    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d[4]
    SLICE_X35Y38         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[5].data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[4].data_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.090ns  (logic 3.454ns (19.093%)  route 14.636ns (80.907%))
  Logic Levels:           14  (CARRY4=2 LUT2=3 LUT3=1 LUT4=3 LUT6=5)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.669    -1.023    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/clk_out1
    SLICE_X45Y47         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.419    -0.604 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q_reg/Q
                         net (fo=86, routed)          1.641     1.036    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_full_q
    SLICE_X39Y44         LUT3 (Prop_lut3_I2_O)        0.299     1.335 f  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o2_carry__1_i_9/O
                         net (fo=11, routed)          1.603     2.939    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[addr][22]_0
    SLICE_X43Y48         LUT2 (Prop_lut2_I0_O)        0.124     3.063 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_37/O
                         net (fo=1, routed)           0.000     3.063    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_37_n_1
    SLICE_X43Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.613 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.613    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_6_n_1
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.770 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/idx_o_i_1/CO[1]
                         net (fo=3, routed)           1.178     4.948    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/i_user/i_addr_decode_periphs/i_addr_decode_dync/idx_o35_in
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.329     5.277 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/i_addr_decode_dync/idx_o/O
                         net (fo=15, routed)          0.863     6.139    i_croc_soc/i_user/i_obi_demux/i_counter/user_idx[0]
    SLICE_X37Y47         LUT6 (Prop_lut6_I2_O)        0.124     6.263 f  i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_i_3/O
                         net (fo=41, routed)          1.162     7.426    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_0
    SLICE_X39Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.550 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[23].data_q[23]_i_5/O
                         net (fo=7, routed)           0.941     8.490    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[1]_13
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.150     8.640 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10/O
                         net (fo=2, routed)           0.874     9.514    i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_10_n_1
    SLICE_X34Y46         LUT6 (Prop_lut6_I4_O)        0.328     9.842 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[6].data_q[6]_i_3/O
                         net (fo=38, routed)          1.767    11.610    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[9].data_q_reg[9]_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I1_O)        0.124    11.734 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084    12.818    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.942 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          1.481    14.423    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.547 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[0].data_q[0]_i_4/O
                         net (fo=11, routed)          0.965    15.512    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_1
    SLICE_X34Y42         LUT2 (Prop_lut2_I0_O)        0.150    15.662 r  i_croc_soc/i_user/i_obi_demux/i_counter/gen_regs[4].data_q[4]_i_2/O
                         net (fo=12, routed)          1.076    16.739    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[8].data_q_reg[8]_0
    SLICE_X32Y39         LUT4 (Prop_lut4_I1_O)        0.328    17.067 r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[4].data_q[4]_i_1/O
                         net (fo=1, routed)           0.000    17.067    i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/data_d_0[4]
    SLICE_X32Y39         FDPE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_shift_reg/gen_regs[4].data_q_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.232ns  (logic 0.518ns (42.036%)  route 0.714ns (57.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.496    -1.649    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/clk_out1
    SLICE_X32Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.418    -1.231 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/Q
                         net (fo=8, routed)           0.714    -0.516    i_croc_soc/i_user/i_user_transparentspi/i_counter/data_is_read_q
    SLICE_X28Y48         LUT6 (Prop_lut6_I4_O)        0.100    -0.416 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.416    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/D[0]
    SLICE_X28Y48         LDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.313ns  (logic 0.627ns (47.748%)  route 0.686ns (52.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.495    -1.650    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X32Y46         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.385    -1.265 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.686    -0.578    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[1]_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I0_O)        0.242    -0.336 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.336    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_d[2]
    SLICE_X32Y45         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.321ns  (logic 0.627ns (47.459%)  route 0.694ns (52.541%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.495    -1.650    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X32Y46         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.385    -1.265 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.694    -0.570    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[1]_0
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.242    -0.328 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.328    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_d[0]
    SLICE_X32Y45         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.342ns  (logic 0.648ns (48.281%)  route 0.694ns (51.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.495    -1.650    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X32Y46         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.385    -1.265 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.694    -0.570    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[1]_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.263    -0.307 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.307    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_d[1]
    SLICE_X32Y45         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.369ns  (logic 0.518ns (37.838%)  route 0.851ns (62.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.496    -1.649    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/clk_out1
    SLICE_X32Y47         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDCE (Prop_fdce_C_Q)         0.418    -1.231 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_is_read_q_reg/Q
                         net (fo=8, routed)           0.851    -0.380    i_croc_soc/i_user/i_user_transparentspi/i_counter/data_is_read_q
    SLICE_X27Y46         LUT6 (Prop_lut6_I3_O)        0.100    -0.280 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/block_swap_first_read_word_d_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/D[3]
    SLICE_X27Y46         LDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/block_swap_first_read_word_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.380ns  (logic 0.620ns (44.922%)  route 0.760ns (55.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.495    -1.650    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X32Y46         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.385    -1.265 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.760    -0.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[1]_0
    SLICE_X26Y46         LUT3 (Prop_lut3_I0_O)        0.235    -0.269 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_6
    SLICE_X26Y46         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.387ns  (logic 0.627ns (45.200%)  route 0.760ns (54.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.495    -1.650    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X32Y46         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.385    -1.265 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.760    -0.504    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[1]_0
    SLICE_X26Y46         LUT3 (Prop_lut3_I1_O)        0.242    -0.262 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_7
    SLICE_X26Y46         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.432ns  (logic 0.627ns (43.787%)  route 0.805ns (56.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.495    -1.650    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X32Y46         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.385    -1.265 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.805    -0.460    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[1]_0
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.242    -0.218 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.218    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_d[4]
    SLICE_X31Y45         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.465ns  (logic 0.627ns (42.794%)  route 0.838ns (57.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.495    -1.650    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X32Y46         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.385    -1.265 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.838    -0.426    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[1]_0
    SLICE_X26Y45         LUT6 (Prop_lut6_I1_O)        0.242    -0.184 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter_n_3
    SLICE_X26Y45         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.495ns  (logic 0.627ns (41.941%)  route 0.868ns (58.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.495    -1.650    i_croc_soc/i_user/i_user_transparentspi/i_counter/clk_out1
    SLICE_X32Y46         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDCE (Prop_fdce_C_Q)         0.385    -1.265 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/new_req_q_reg/Q
                         net (fo=14, routed)          0.868    -0.397    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/cnt_cmd_q_reg[1]_0
    SLICE_X31Y45         LUT5 (Prop_lut5_I0_O)        0.242    -0.155 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.155    i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_d[3]
    SLICE_X31Y45         FDCE                                         r  i_croc_soc/i_user/i_user_transparentspi/i_counter/i_baudrate_counter/i_counter/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      8.000     8.000 f  
    K17                                               0.000     8.000 f  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     9.475 f  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    10.760    i_clkwiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759     3.001 f  i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     5.207    i_clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.308 f  i_clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     7.288    i_clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    i_clkwiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  i_clkwiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][18]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.213ns  (logic 3.666ns (20.128%)  route 14.547ns (79.872%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.823     2.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5[4]
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.323     2.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           0.985     3.609    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.326     3.935 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.894     5.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.953 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.921     6.873    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.997 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084     8.082    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.206 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585     8.790    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.914 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_20/O
                         net (fo=5, routed)           1.122    10.036    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry__0_i_3_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I4_O)        0.124    10.160 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_15/O
                         net (fo=1, routed)           0.634    10.794    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_15_n_1
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.918 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_4/O
                         net (fo=1, routed)           0.000    10.918    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[0]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.450 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    11.450    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.564 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.564    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.792 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=3, routed)           0.825    12.617    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.342    12.959 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[1]_i_5__1/O
                         net (fo=2, routed)           0.676    13.635    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[1]_i_5__1_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.331    13.966 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[0]_i_2__3/O
                         net (fo=4, routed)           1.143    15.109    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_4
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.233 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.b_data_q[addr][31]_i_2__0/O
                         net (fo=2, routed)           1.111    16.344    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/user_sbr_obi_rsp[gnt]
    SLICE_X45Y47         LUT3 (Prop_lut3_I2_O)        0.124    16.468 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1__0/O
                         net (fo=65, routed)          1.746    18.213    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1__0_n_1
    SLICE_X37Y36         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.490    -1.655    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/clk_out1
    SLICE_X37Y36         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][18]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.213ns  (logic 3.666ns (20.128%)  route 14.547ns (79.872%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.823     2.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5[4]
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.323     2.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           0.985     3.609    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.326     3.935 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.894     5.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.953 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.921     6.873    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.997 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084     8.082    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.206 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585     8.790    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.914 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_20/O
                         net (fo=5, routed)           1.122    10.036    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry__0_i_3_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I4_O)        0.124    10.160 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_15/O
                         net (fo=1, routed)           0.634    10.794    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_15_n_1
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.918 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_4/O
                         net (fo=1, routed)           0.000    10.918    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[0]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.450 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    11.450    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.564 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.564    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.792 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=3, routed)           0.825    12.617    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.342    12.959 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[1]_i_5__1/O
                         net (fo=2, routed)           0.676    13.635    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[1]_i_5__1_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.331    13.966 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[0]_i_2__3/O
                         net (fo=4, routed)           1.143    15.109    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_4
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.233 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.b_data_q[addr][31]_i_2__0/O
                         net (fo=2, routed)           1.111    16.344    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/user_sbr_obi_rsp[gnt]
    SLICE_X45Y47         LUT3 (Prop_lut3_I2_O)        0.124    16.468 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1__0/O
                         net (fo=65, routed)          1.746    18.213    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1__0_n_1
    SLICE_X37Y36         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.490    -1.655    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/clk_out1
    SLICE_X37Y36         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][19]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.213ns  (logic 3.666ns (20.128%)  route 14.547ns (79.872%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.823     2.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5[4]
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.323     2.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           0.985     3.609    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.326     3.935 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.894     5.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.953 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.921     6.873    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.997 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084     8.082    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.206 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585     8.790    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.914 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_20/O
                         net (fo=5, routed)           1.122    10.036    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry__0_i_3_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I4_O)        0.124    10.160 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_15/O
                         net (fo=1, routed)           0.634    10.794    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_15_n_1
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.918 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_4/O
                         net (fo=1, routed)           0.000    10.918    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[0]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.450 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    11.450    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.564 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.564    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.792 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=3, routed)           0.825    12.617    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.342    12.959 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[1]_i_5__1/O
                         net (fo=2, routed)           0.676    13.635    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[1]_i_5__1_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.331    13.966 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[0]_i_2__3/O
                         net (fo=4, routed)           1.143    15.109    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_4
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.233 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.b_data_q[addr][31]_i_2__0/O
                         net (fo=2, routed)           1.111    16.344    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/user_sbr_obi_rsp[gnt]
    SLICE_X45Y47         LUT3 (Prop_lut3_I2_O)        0.124    16.468 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1__0/O
                         net (fo=65, routed)          1.746    18.213    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1__0_n_1
    SLICE_X36Y36         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.490    -1.655    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/clk_out1
    SLICE_X36Y36         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][4]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.213ns  (logic 3.666ns (20.128%)  route 14.547ns (79.872%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.823     2.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5[4]
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.323     2.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           0.985     3.609    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.326     3.935 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.894     5.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.953 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.921     6.873    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.997 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084     8.082    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.206 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585     8.790    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.914 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_20/O
                         net (fo=5, routed)           1.122    10.036    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry__0_i_3_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I4_O)        0.124    10.160 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_15/O
                         net (fo=1, routed)           0.634    10.794    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_15_n_1
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.918 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_4/O
                         net (fo=1, routed)           0.000    10.918    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[0]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.450 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    11.450    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.564 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.564    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.792 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=3, routed)           0.825    12.617    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.342    12.959 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[1]_i_5__1/O
                         net (fo=2, routed)           0.676    13.635    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[1]_i_5__1_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.331    13.966 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[0]_i_2__3/O
                         net (fo=4, routed)           1.143    15.109    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_4
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.233 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.b_data_q[addr][31]_i_2__0/O
                         net (fo=2, routed)           1.111    16.344    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/user_sbr_obi_rsp[gnt]
    SLICE_X45Y47         LUT3 (Prop_lut3_I2_O)        0.124    16.468 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1__0/O
                         net (fo=65, routed)          1.746    18.213    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1__0_n_1
    SLICE_X36Y36         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.490    -1.655    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/clk_out1
    SLICE_X36Y36         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][5]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.074ns  (logic 3.666ns (20.283%)  route 14.408ns (79.717%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.823     2.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5[4]
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.323     2.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           0.985     3.609    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.326     3.935 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.894     5.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.953 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.921     6.873    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.997 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084     8.082    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.206 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585     8.790    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.914 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_20/O
                         net (fo=5, routed)           1.122    10.036    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry__0_i_3_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I4_O)        0.124    10.160 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_15/O
                         net (fo=1, routed)           0.634    10.794    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_15_n_1
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.918 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_4/O
                         net (fo=1, routed)           0.000    10.918    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[0]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.450 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    11.450    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.564 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.564    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.792 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=3, routed)           0.825    12.617    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.342    12.959 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[1]_i_5__1/O
                         net (fo=2, routed)           0.676    13.635    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[1]_i_5__1_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.331    13.966 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[0]_i_2__3/O
                         net (fo=4, routed)           1.143    15.109    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_4
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.233 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.b_data_q[addr][31]_i_2__0/O
                         net (fo=2, routed)           1.111    16.344    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/user_sbr_obi_rsp[gnt]
    SLICE_X45Y47         LUT3 (Prop_lut3_I2_O)        0.124    16.468 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1__0/O
                         net (fo=65, routed)          1.607    18.074    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1__0_n_1
    SLICE_X41Y37         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.491    -1.654    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/clk_out1
    SLICE_X41Y37         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][12]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.074ns  (logic 3.666ns (20.283%)  route 14.408ns (79.717%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.823     2.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5[4]
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.323     2.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           0.985     3.609    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.326     3.935 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.894     5.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.953 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.921     6.873    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.997 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084     8.082    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.206 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585     8.790    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.914 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_20/O
                         net (fo=5, routed)           1.122    10.036    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry__0_i_3_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I4_O)        0.124    10.160 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_15/O
                         net (fo=1, routed)           0.634    10.794    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_15_n_1
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.918 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_4/O
                         net (fo=1, routed)           0.000    10.918    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[0]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.450 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    11.450    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.564 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.564    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.792 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=3, routed)           0.825    12.617    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.342    12.959 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[1]_i_5__1/O
                         net (fo=2, routed)           0.676    13.635    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[1]_i_5__1_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.331    13.966 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[0]_i_2__3/O
                         net (fo=4, routed)           1.143    15.109    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_4
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.233 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.b_data_q[addr][31]_i_2__0/O
                         net (fo=2, routed)           1.111    16.344    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/user_sbr_obi_rsp[gnt]
    SLICE_X45Y47         LUT3 (Prop_lut3_I2_O)        0.124    16.468 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1__0/O
                         net (fo=65, routed)          1.607    18.074    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1__0_n_1
    SLICE_X41Y37         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.491    -1.654    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/clk_out1
    SLICE_X41Y37         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][13]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.063ns  (logic 3.666ns (20.295%)  route 14.397ns (79.705%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.823     2.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5[4]
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.323     2.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           0.985     3.609    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.326     3.935 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.894     5.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.953 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.921     6.873    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.997 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084     8.082    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.206 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585     8.790    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.914 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_20/O
                         net (fo=5, routed)           1.122    10.036    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry__0_i_3_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I4_O)        0.124    10.160 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_15/O
                         net (fo=1, routed)           0.634    10.794    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_15_n_1
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.918 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_4/O
                         net (fo=1, routed)           0.000    10.918    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[0]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.450 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    11.450    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.564 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.564    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.792 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=3, routed)           0.825    12.617    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.342    12.959 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[1]_i_5__1/O
                         net (fo=2, routed)           0.676    13.635    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[1]_i_5__1_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.331    13.966 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[0]_i_2__3/O
                         net (fo=4, routed)           1.143    15.109    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_4
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.233 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.b_data_q[addr][31]_i_2__0/O
                         net (fo=2, routed)           1.111    16.344    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/user_sbr_obi_rsp[gnt]
    SLICE_X45Y47         LUT3 (Prop_lut3_I2_O)        0.124    16.468 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1__0/O
                         net (fo=65, routed)          1.596    18.063    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1__0_n_1
    SLICE_X39Y37         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.491    -1.654    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/clk_out1
    SLICE_X39Y37         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][26]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.063ns  (logic 3.666ns (20.295%)  route 14.397ns (79.705%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.823     2.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5[4]
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.323     2.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           0.985     3.609    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.326     3.935 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.894     5.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.953 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.921     6.873    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.997 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084     8.082    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.206 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585     8.790    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.914 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_20/O
                         net (fo=5, routed)           1.122    10.036    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry__0_i_3_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I4_O)        0.124    10.160 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_15/O
                         net (fo=1, routed)           0.634    10.794    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_15_n_1
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.918 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_4/O
                         net (fo=1, routed)           0.000    10.918    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[0]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.450 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    11.450    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.564 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.564    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.792 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=3, routed)           0.825    12.617    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.342    12.959 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[1]_i_5__1/O
                         net (fo=2, routed)           0.676    13.635    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[1]_i_5__1_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.331    13.966 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[0]_i_2__3/O
                         net (fo=4, routed)           1.143    15.109    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_4
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.233 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.b_data_q[addr][31]_i_2__0/O
                         net (fo=2, routed)           1.111    16.344    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/user_sbr_obi_rsp[gnt]
    SLICE_X45Y47         LUT3 (Prop_lut3_I2_O)        0.124    16.468 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1__0/O
                         net (fo=65, routed)          1.596    18.063    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1__0_n_1
    SLICE_X39Y37         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.491    -1.654    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/clk_out1
    SLICE_X39Y37         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][27]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.040ns  (logic 3.666ns (20.322%)  route 14.374ns (79.678%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.823     2.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5[4]
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.323     2.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           0.985     3.609    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.326     3.935 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.894     5.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.953 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.921     6.873    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.997 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084     8.082    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.206 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585     8.790    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.914 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_20/O
                         net (fo=5, routed)           1.122    10.036    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry__0_i_3_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I4_O)        0.124    10.160 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_15/O
                         net (fo=1, routed)           0.634    10.794    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_15_n_1
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.918 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_4/O
                         net (fo=1, routed)           0.000    10.918    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[0]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.450 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    11.450    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.564 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.564    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.792 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=3, routed)           0.825    12.617    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.342    12.959 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[1]_i_5__1/O
                         net (fo=2, routed)           0.676    13.635    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[1]_i_5__1_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.331    13.966 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[0]_i_2__3/O
                         net (fo=4, routed)           1.143    15.109    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_4
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.233 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.b_data_q[addr][31]_i_2__0/O
                         net (fo=2, routed)           1.111    16.344    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/user_sbr_obi_rsp[gnt]
    SLICE_X45Y47         LUT3 (Prop_lut3_I2_O)        0.124    16.468 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1__0/O
                         net (fo=65, routed)          1.572    18.040    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1__0_n_1
    SLICE_X36Y37         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.491    -1.654    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/clk_out1
    SLICE_X36Y37         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][22]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        18.040ns  (logic 3.666ns (20.322%)  route 14.374ns (79.678%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT5=1 LUT6=5)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/C
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[4]/Q
                         net (fo=21, routed)          1.823     2.301    i_croc_soc/i_user/i_user_transparentspi/i_counter/cnt_cmd_q_reg[7]_5[4]
    SLICE_X25Y42         LUT3 (Prop_lut3_I0_O)        0.323     2.624 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15/O
                         net (fo=5, routed)           0.985     3.609    i_croc_soc/i_user/i_user_transparentspi/i_counter/gen_regs[0].data_q[0]_i_15_n_1
    SLICE_X27Y41         LUT6 (Prop_lut6_I0_O)        0.326     3.935 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14/O
                         net (fo=25, routed)          1.894     5.829    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_14_n_1
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.953 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10/O
                         net (fo=4, routed)           0.921     6.873    i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_10_n_1
    SLICE_X32Y37         LUT4 (Prop_lut4_I3_O)        0.124     6.997 f  i_croc_soc/i_user/i_user_transparentspi/i_counter/en_write_q_i_5/O
                         net (fo=2, routed)           1.084     8.082    i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_reg_1
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.206 f  i_croc_soc/i_user/i_obi_demux/i_counter/en_write_q_i_1/O
                         net (fo=12, routed)          0.585     8.790    i_croc_soc/i_user/i_obi_demux/i_counter/prev_req_q_reg
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.124     8.914 r  i_croc_soc/i_user/i_obi_demux/i_counter/correct_response_carry_i_20/O
                         net (fo=5, routed)           1.122    10.036    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry__0_i_3_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I4_O)        0.124    10.160 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_15/O
                         net (fo=1, routed)           0.634    10.794    i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_15_n_1
    SLICE_X33Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.918 r  i_croc_soc/i_user/i_user_transparentspi/i_counter/correct_response_carry_i_4/O
                         net (fo=1, routed)           0.000    10.918    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/S[0]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.450 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry/CO[3]
                         net (fo=1, routed)           0.000    11.450    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry_n_1
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.564 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.564    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__0_n_1
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.792 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response_carry__1/CO[2]
                         net (fo=3, routed)           0.825    12.617    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/correct_response
    SLICE_X32Y46         LUT4 (Prop_lut4_I2_O)        0.342    12.959 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[1]_i_5__1/O
                         net (fo=2, routed)           0.676    13.635    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[1]_i_5__1_n_1
    SLICE_X32Y47         LUT6 (Prop_lut6_I4_O)        0.331    13.966 f  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/counter_q[0]_i_2__3/O
                         net (fo=4, routed)           1.143    15.109    i_croc_soc/i_user/i_obi_demux/i_counter/counter_q_reg[0]_4
    SLICE_X38Y47         LUT6 (Prop_lut6_I5_O)        0.124    15.233 f  i_croc_soc/i_user/i_obi_demux/i_counter/gen_spill_reg.b_data_q[addr][31]_i_2__0/O
                         net (fo=2, routed)           1.111    16.344    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/user_sbr_obi_rsp[gnt]
    SLICE_X45Y47         LUT3 (Prop_lut3_I2_O)        0.124    16.468 r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1__0/O
                         net (fo=65, routed)          1.572    18.040    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q[addr][31]_i_1__0_n_1
    SLICE_X36Y37         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        1.491    -1.654    i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/clk_out1
    SLICE_X36Y37         FDCE                                         r  i_croc_soc/i_croc/i_user_obi_cut/i_reg_a/spill_register_flushable_i/gen_spill_reg.b_data_q_reg[wdata][23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.203ns (70.320%)  route 0.086ns (29.680%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[11]/G
    SLICE_X40Y41         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[11]/Q
                         net (fo=1, routed)           0.086     0.244    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[11]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.045     0.289 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.289    i_croc_soc/i_user/i_block_swap_ctrl/D[11]
    SLICE_X41Y41         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.828    -0.887    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X41Y41         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[11]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.203ns (70.320%)  route 0.086ns (29.680%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[12]/G
    SLICE_X44Y41         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[12]/Q
                         net (fo=1, routed)           0.086     0.244    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[12]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.045     0.289 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.289    i_croc_soc/i_user/i_block_swap_ctrl/D[12]
    SLICE_X45Y41         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.828    -0.887    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X45Y41         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[12]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.301ns  (logic 0.203ns (67.472%)  route 0.098ns (32.528%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[5]/G
    SLICE_X41Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[5]/Q
                         net (fo=1, routed)           0.098     0.256    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[5]
    SLICE_X40Y38         LUT3 (Prop_lut3_I0_O)        0.045     0.301 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.301    i_croc_soc/i_user/i_block_swap_ctrl/D[5]
    SLICE_X40Y38         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.827    -0.888    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X40Y38         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[5]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_block_swap_ctrl/edge2_d_reg/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/edge2_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.158ns (48.131%)  route 0.170ns (51.869%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_block_swap_ctrl/edge2_d_reg/G
    SLICE_X39Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_block_swap_ctrl/edge2_d_reg/Q
                         net (fo=1, routed)           0.170     0.328    i_croc_soc/i_user/i_block_swap_ctrl/edge2_d
    SLICE_X38Y35         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/edge2_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.824    -0.891    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X38Y35         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/edge2_q_reg/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.203ns (59.852%)  route 0.136ns (40.148%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[8]/G
    SLICE_X41Y38         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[8]/Q
                         net (fo=1, routed)           0.136     0.294    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[8]
    SLICE_X41Y39         LUT3 (Prop_lut3_I0_O)        0.045     0.339 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.339    i_croc_soc/i_user/i_block_swap_ctrl/D[8]
    SLICE_X41Y39         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.827    -0.888    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X41Y39         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[8]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[13]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.204ns (59.836%)  route 0.137ns (40.164%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[13]/G
    SLICE_X40Y41         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[13]/Q
                         net (fo=1, routed)           0.137     0.295    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[13]
    SLICE_X41Y41         LUT3 (Prop_lut3_I0_O)        0.046     0.341 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[13]_i_1__0/O
                         net (fo=1, routed)           0.000     0.341    i_croc_soc/i_user/i_block_swap_ctrl/D[13]
    SLICE_X41Y41         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.828    -0.887    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X41Y41         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[13]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.204ns (59.836%)  route 0.137ns (40.164%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[14]/G
    SLICE_X44Y41         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[14]/Q
                         net (fo=1, routed)           0.137     0.295    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[14]
    SLICE_X45Y41         LUT3 (Prop_lut3_I0_O)        0.046     0.341 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.341    i_croc_soc/i_user/i_block_swap_ctrl/D[14]
    SLICE_X45Y41         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.828    -0.887    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X45Y41         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[14]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.207ns (60.496%)  route 0.135ns (39.504%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[20]/G
    SLICE_X37Y40         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[20]/Q
                         net (fo=1, routed)           0.135     0.293    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[20]
    SLICE_X38Y40         LUT3 (Prop_lut3_I0_O)        0.049     0.342 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[20]_i_1__0/O
                         net (fo=1, routed)           0.000     0.342    i_croc_soc/i_user/i_block_swap_ctrl/D[20]
    SLICE_X38Y40         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.828    -0.887    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X38Y40         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[20]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.223ns (62.099%)  route 0.136ns (37.901%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[29]/G
    SLICE_X46Y42         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[29]/Q
                         net (fo=1, routed)           0.136     0.314    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[29]
    SLICE_X47Y42         LUT3 (Prop_lut3_I0_O)        0.045     0.359 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[29]_i_1__0/O
                         net (fo=1, routed)           0.000     0.359    i_croc_soc/i_user/i_block_swap_ctrl/D[29]
    SLICE_X47Y42         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.828    -0.887    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X47Y42         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[29]/C

Slack:                    inf
  Source:                 i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.223ns (61.235%)  route 0.141ns (38.765%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.110ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y40         LDCE                         0.000     0.000 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[16]/G
    SLICE_X42Y40         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data_o_reg[16]/Q
                         net (fo=1, routed)           0.141     0.319    i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/read_data[16]
    SLICE_X42Y39         LUT3 (Prop_lut3_I0_O)        0.045     0.364 r  i_croc_soc/i_user/i_user_transparentspi/i_resp_checker/data_q[16]_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    i_croc_soc/i_user/i_block_swap_ctrl/D[16]
    SLICE_X42Y39         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clkwiz/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clkwiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    i_clkwiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  i_clkwiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    i_clkwiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  i_clkwiz/inst/clkout1_buf/O
                         net (fo=5230, routed)        0.827    -0.888    i_croc_soc/i_user/i_block_swap_ctrl/clk_out1
    SLICE_X42Y39         FDCE                                         r  i_croc_soc/i_user/i_block_swap_ctrl/data_q_reg[16]/C





