@N: CD231 :"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd":889:16:889:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":11:7:11:10|Synthesizing work.main.architecture_main.
@W: CD326 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1918:1:1918:9|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":2017:1:2017:9|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":2116:1:2116:9|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":2227:1:2227:9|Port bitcountout of entity work.uarttxfifoextclk is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD276 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBusAddrTx.vhd":38:2:38:15|Map for port spiextbussaddr of component spiextbusaddrtxports not found
@W: CD276 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBusAddrTx.vhd":39:2:39:19|Map for port sendspiextbussaddr of component spiextbusaddrtxports not found
@W: CD276 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBusAddrTx.vhd":40:2:40:22|Map for port sendingspiextbussaddr of component spiextbusaddrtxports not found
@W: CD276 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBusAddrTx.vhd":41:2:41:21|Map for port spiextbussaddrtxdpin of component spiextbusaddrtxports not found
@W: CD279 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":963:7:963:13|Port extaddr of component spiextbusaddrtxports not found on corresponding entity
@W: CD279 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":964:7:964:17|Port sendextaddr of component spiextbusaddrtxports not found on corresponding entity
@W: CD279 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":965:7:965:20|Port sendingextaddr of component spiextbusaddrtxports not found on corresponding entity
@W: CD279 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":966:7:966:19|Port extaddrtxdpin of component spiextbusaddrtxports not found on corresponding entity
@W: CD326 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":2518:1:2518:14|Port spiextbussaddrtxdpin of entity work.spiextbusaddrtxports is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":2518:1:2518:14|Port sendingspiextbussaddr of entity work.spiextbusaddrtxports is unconnected. If a port needs to remain unconnected, use the keyword open.
@E: CD326 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":2518:1:2518:14|Port sendspiextbussaddr of entity work.spiextbusaddrtxports is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":2531:1:2531:13|Port uartclk of entity work.uartrx is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD276 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBus.vhd":61:2:61:18|Map for port spiextbuswriteout of component spiextbusports not found
@W: CD276 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBus.vhd":62:2:62:15|Map for port writespiextbus of component spiextbusports not found
@W: CD276 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBus.vhd":63:2:63:19|Map for port spiextbusreadready of component spiextbusports not found
@W: CD276 :"/home/summer/projects/CGraph/firmware/include/fpga/SpiExtBus.vhd":64:2:64:18|Map for port spiextbusreadback of component spiextbusports not found
@W: CD279 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":987:7:987:17|Port extwriteout of component spiextbusports not found on corresponding entity
@W: CD279 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":988:7:988:14|Port writeext of component spiextbusports not found on corresponding entity
@W: CD279 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":989:7:989:18|Port extreadready of component spiextbusports not found on corresponding entity
@W: CD279 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":990:7:990:17|Port extreadback of component spiextbusports not found on corresponding entity
@W: CD326 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":2552:1:2552:5|Port spiextbusreadback of entity work.spiextbusports is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD326 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":2552:1:2552:5|Port spiextbusreadready of entity work.spiextbusports is unconnected. If a port needs to remain unconnected, use the keyword open.
@E: CD326 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":2552:1:2552:5|Port writespiextbus of entity work.spiextbusports is unconnected. If a port needs to remain unconnected, use the keyword open.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1026:10:1026:22|Signal rambuslatch_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1055:10:1055:19|Signal misodaca_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1056:10:1056:19|Signal misodacb_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1057:10:1057:19|Signal misodacc_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1058:10:1058:19|Signal misodacd_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1111:10:1111:25|Signal monitoradcsample is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1128:10:1128:27|Signal uart0rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1141:10:1141:19|Signal uartrx0dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1148:10:1148:27|Signal uart1rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1161:10:1161:19|Signal uartrx1dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1168:10:1168:27|Signal uart2rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1181:10:1181:19|Signal uartrx2dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1188:10:1188:27|Signal uart3rxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1201:10:1201:19|Signal uartrx3dbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1208:10:1208:29|Signal uartlabrxfiforeadack is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1221:10:1221:21|Signal uartrxlabdbg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1244:10:1244:22|Signal extaddrtxdpin is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1245:10:1245:26|Signal extaddrisoutgoing is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1248:10:1248:20|Signal extreadback is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1249:10:1249:17|Signal ncsext_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1250:10:1250:17|Signal sckext_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1251:10:1251:18|Signal mosiext_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1253:10:1253:21|Signal extreadready is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"/home/summer/projects/CGraph/firmware/FineSteeringMirrorController/fpga/Main.vhd":1254:10:1254:26|Signal extxferinprogress is undriven. Either assign the signal a value or remove the signal declaration.
Synthesis failed
2 errors during synthesis
