

================================================================
== Vitis HLS Report for 'fifo_copy_17_17_1080_1920_1_s'
================================================================
* Date:           Wed Sep  4 19:39:05 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.409 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2077921|  2077921|  6.857 ms|  6.857 ms|  2077921|  2077921|       no|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                         |                                               |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                         Instance                        |                     Module                    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop_fu_54  |fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop  |     1922|     1922|  6.343 us|  6.343 us|  1922|  1922|       no|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop  |  2077920|  2077920|      1924|          -|          -|  1080|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%row_V = alloca i32 1"   --->   Operation 4 'alloca' 'row_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %demosaic_out_data241, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %ltm_in_data242, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%width_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %width" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:187]   --->   Operation 7 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%height_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %height" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:187]   --->   Operation 8 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln187 = store i11 0, i11 %row_V" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:187]   --->   Operation 9 'store' 'store_ln187' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln187 = br void %Col_Loop" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:187]   --->   Operation 10 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%row_V_1 = load i11 %row_V"   --->   Operation 11 'load' 'row_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.94ns)   --->   "%icmp_ln187 = icmp_eq  i11 %row_V_1, i11 %height_read" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:187]   --->   Operation 12 'icmp' 'icmp_ln187' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.79ns)   --->   "%row_V_2 = add i11 %row_V_1, i11 1"   --->   Operation 13 'add' 'row_V_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %icmp_ln187, void %Col_Loop.split, void %for.end9.loopexit" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:187]   --->   Operation 14 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 15 'wait' 'empty' <Predicate = (!icmp_ln187)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (1.37ns)   --->   "%call_ln187 = call void @fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop, i11 %width_read, i30 %demosaic_out_data241, i30 %ltm_in_data242" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:187]   --->   Operation 16 'call' 'call_ln187' <Predicate = (!icmp_ln187)> <Delay = 1.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln187 = store i11 %row_V_2, i11 %row_V" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:187]   --->   Operation 17 'store' 'store_ln187' <Predicate = (!icmp_ln187)> <Delay = 0.42>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln203 = ret" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:203]   --->   Operation 18 'ret' 'ret_ln203' <Predicate = (icmp_ln187)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln189 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1080, i64 1080, i64 1080" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:189]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln181 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:181]   --->   Operation 20 'specloopname' 'specloopname_ln181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln187 = call void @fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop, i11 %width_read, i30 %demosaic_out_data241, i30 %ltm_in_data242" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:187]   --->   Operation 21 'call' 'call_ln187' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln187 = br void %Col_Loop" [../../../../../overlays/Vitis_Libraries/vision//L1/examples/isppipeline/xf_isp_accel.cpp:187]   --->   Operation 22 'br' 'br_ln187' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ demosaic_out_data241]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ltm_in_data242]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_V                   (alloca           ) [ 0111]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
width_read              (read             ) [ 0011]
height_read             (read             ) [ 0011]
store_ln187             (store            ) [ 0000]
br_ln187                (br               ) [ 0000]
row_V_1                 (load             ) [ 0000]
icmp_ln187              (icmp             ) [ 0011]
row_V_2                 (add              ) [ 0000]
br_ln187                (br               ) [ 0000]
empty                   (wait             ) [ 0000]
store_ln187             (store            ) [ 0000]
ret_ln203               (ret              ) [ 0000]
speclooptripcount_ln189 (speclooptripcount) [ 0000]
specloopname_ln181      (specloopname     ) [ 0000]
call_ln187              (call             ) [ 0000]
br_ln187                (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="demosaic_out_data241">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="demosaic_out_data241"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ltm_in_data242">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ltm_in_data242"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="height">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_copy<17, 17, 1080, 1920, 1>_Pipeline_Col_Loop"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="row_V_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_V/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="width_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="11" slack="0"/>
<pin id="44" dir="0" index="1" bw="11" slack="0"/>
<pin id="45" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="height_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="11" slack="0"/>
<pin id="50" dir="0" index="1" bw="11" slack="0"/>
<pin id="51" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="0" slack="0"/>
<pin id="56" dir="0" index="1" bw="11" slack="1"/>
<pin id="57" dir="0" index="2" bw="30" slack="0"/>
<pin id="58" dir="0" index="3" bw="30" slack="0"/>
<pin id="59" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln187/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln187_store_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="11" slack="0"/>
<pin id="66" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="row_V_1_load_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="11" slack="1"/>
<pin id="70" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_V_1/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="icmp_ln187_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="11" slack="0"/>
<pin id="73" dir="0" index="1" bw="11" slack="1"/>
<pin id="74" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln187/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="row_V_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="11" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_V_2/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln187_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="11" slack="0"/>
<pin id="84" dir="0" index="1" bw="11" slack="1"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln187/2 "/>
</bind>
</comp>

<comp id="87" class="1005" name="row_V_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="11" slack="0"/>
<pin id="89" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="row_V "/>
</bind>
</comp>

<comp id="94" class="1005" name="width_read_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="11" slack="1"/>
<pin id="96" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="99" class="1005" name="height_read_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="11" slack="1"/>
<pin id="101" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="20" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="20" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="28" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="54" pin=3"/></net>

<net id="67"><net_src comp="22" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="75"><net_src comp="68" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="80"><net_src comp="68" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="24" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="76" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="38" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="92"><net_src comp="87" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="93"><net_src comp="87" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="97"><net_src comp="42" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="102"><net_src comp="48" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="71" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ltm_in_data242 | {2 3 }
 - Input state : 
	Port: fifo_copy<17, 17, 1080, 1920, 1> : demosaic_out_data241 | {2 3 }
	Port: fifo_copy<17, 17, 1080, 1920, 1> : height | {1 }
	Port: fifo_copy<17, 17, 1080, 1920, 1> : width | {1 }
  - Chain level:
	State 1
		store_ln187 : 1
	State 2
		icmp_ln187 : 1
		row_V_2 : 1
		br_ln187 : 2
		store_ln187 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|
| Operation|                     Functional Unit                     |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|
|   call   | grp_fifo_copy_17_17_1080_1920_1_Pipeline_Col_Loop_fu_54 |    11   |    29   |
|----------|---------------------------------------------------------|---------|---------|
|    add   |                      row_V_2_fu_76                      |    0    |    18   |
|----------|---------------------------------------------------------|---------|---------|
|   icmp   |                     icmp_ln187_fu_71                    |    0    |    11   |
|----------|---------------------------------------------------------|---------|---------|
|   read   |                  width_read_read_fu_42                  |    0    |    0    |
|          |                  height_read_read_fu_48                 |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|
|   Total  |                                                         |    11   |    58   |
|----------|---------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|height_read_reg_99|   11   |
|   row_V_reg_87   |   11   |
| width_read_reg_94|   11   |
+------------------+--------+
|       Total      |   33   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   11   |   58   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   33   |    -   |
+-----------+--------+--------+
|   Total   |   44   |   58   |
+-----------+--------+--------+
