// Seed: 1900955096
module module_0 (
    output uwire id_0,
    output wand id_1,
    input uwire id_2,
    input tri1 id_3,
    output wand id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri1 id_7,
    output tri id_8,
    input wand id_9,
    output tri1 id_10,
    output tri0 id_11,
    output supply1 id_12
);
  logic [1 : -1 'd0] id_14;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd29
) (
    output supply0 id_0,
    output tri1 id_1,
    output uwire id_2,
    output tri1 id_3,
    input wire id_4,
    output tri0 id_5,
    output uwire id_6
    , id_8
);
  wire id_9;
  logic _id_10;
  wire [id_10 : 1  -  1  &  1] id_11;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_1,
      id_1,
      id_4,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_5 = 0;
  assign id_1 = -1;
  assign {-1, id_8, id_9, 1} = -1;
  wire id_12;
  ;
endmodule
