{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728306581304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728306581304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 20:09:41 2024 " "Processing started: Mon Oct 07 20:09:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728306581304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728306581304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728306581304 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728306581544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728306581545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 4 2 " "Found 4 design units, including 2 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-data_flow " "Found design unit 1: full_adder-data_flow" {  } { { "add.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/add.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728306587023 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 add_gen-data_flow " "Found design unit 2: add_gen-data_flow" {  } { { "add.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/add.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728306587023 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "add.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/add.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728306587023 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_gen " "Found entity 2: add_gen" {  } { { "add.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/add.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728306587023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728306587023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub.vhd 4 2 " "Found 4 design units, including 2 entities, in source file sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_sub-data_flow " "Found design unit 1: full_sub-data_flow" {  } { { "sub.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/sub.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728306587024 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sub_gen-data_flow " "Found design unit 2: sub_gen-data_flow" {  } { { "sub.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/sub.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728306587024 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "sub.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728306587024 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_gen " "Found entity 2: sub_gen" {  } { { "sub.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/sub.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728306587024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728306587024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muti.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muti.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplication-Behave " "Found design unit 1: Multiplication-Behave" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728306587026 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplication " "Found entity 1: Multiplication" {  } { { "muti.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/muti.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728306587026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728306587026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-Behavioral " "Found design unit 1: main-Behavioral" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728306587027 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/main.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728306587027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728306587027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 0 0 " "Found 0 design units, including 0 entities, in source file div.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728306587028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7_segmen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7_segmen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_to_7_segmen-data_process " "Found design unit 1: BCD_to_7_segmen-data_process" {  } { { "BCD_to_7_segmen.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/BCD_to_7_segmen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728306587029 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_to_7_segmen " "Found entity 1: BCD_to_7_segmen" {  } { { "BCD_to_7_segmen.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/BCD_to_7_segmen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728306587029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728306587029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "result_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file result_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 result_to_BCD-Behavioral " "Found design unit 1: result_to_BCD-Behavioral" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728306587030 ""} { "Info" "ISGN_ENTITY_NAME" "1 result_to_BCD " "Found entity 1: result_to_BCD" {  } { { "result_to_BCD.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/result_to_BCD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728306587030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728306587030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 0 0 " "Found 0 design units, including 0 entities, in source file top_level.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728306587031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_to_box.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_to_box.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_to_box-Behavioral " "Found design unit 1: mux_to_box-Behavioral" {  } { { "mux_to_box.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/mux_to_box.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728306587033 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_to_box " "Found entity 1: mux_to_box" {  } { { "mux_to_box.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/mux_to_box.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728306587033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728306587033 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator mux_to_mux.vhd(20) " "VHDL syntax error at mux_to_mux.vhd(20) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "mux_to_mux.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/mux_to_mux.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728306587034 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator mux_to_mux.vhd(21) " "VHDL syntax error at mux_to_mux.vhd(21) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "mux_to_mux.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/mux_to_mux.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728306587034 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator mux_to_mux.vhd(22) " "VHDL syntax error at mux_to_mux.vhd(22) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "mux_to_mux.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/mux_to_mux.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728306587034 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"'\";  expecting \"(\", or an identifier, or  unary operator mux_to_mux.vhd(23) " "VHDL syntax error at mux_to_mux.vhd(23) near text \"'\";  expecting \"(\", or an identifier, or  unary operator" {  } { { "mux_to_mux.vhd" "" { Text "C:/Users/paova/Downloads/digi lab/calculator/mux_to_mux.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728306587034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_to_mux.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mux_to_mux.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728306587034 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728306587117 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 07 20:09:47 2024 " "Processing ended: Mon Oct 07 20:09:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728306587117 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728306587117 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728306587117 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728306587117 ""}
