#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9ab6e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9ab360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x9d3250 .functor NOT 1, L_0x9fe230, C4<0>, C4<0>, C4<0>;
L_0x9fe010 .functor XOR 2, L_0x9fded0, L_0x9fdf70, C4<00>, C4<00>;
L_0x9fe120 .functor XOR 2, L_0x9fe010, L_0x9fe080, C4<00>, C4<00>;
v0x9faaa0_0 .net "Y1_dut", 0 0, L_0x9fcdf0;  1 drivers
v0x9fab60_0 .net "Y1_ref", 0 0, L_0x9afa50;  1 drivers
v0x9fac00_0 .net "Y3_dut", 0 0, L_0x9fdc30;  1 drivers
v0x9facd0_0 .net "Y3_ref", 0 0, L_0x9fc130;  1 drivers
v0x9fada0_0 .net *"_ivl_10", 1 0, L_0x9fe080;  1 drivers
v0x9fae90_0 .net *"_ivl_12", 1 0, L_0x9fe120;  1 drivers
v0x9faf30_0 .net *"_ivl_2", 1 0, L_0x9fde30;  1 drivers
v0x9faff0_0 .net *"_ivl_4", 1 0, L_0x9fded0;  1 drivers
v0x9fb0d0_0 .net *"_ivl_6", 1 0, L_0x9fdf70;  1 drivers
v0x9fb1b0_0 .net *"_ivl_8", 1 0, L_0x9fe010;  1 drivers
v0x9fb290_0 .var "clk", 0 0;
v0x9fb330_0 .var/2u "stats1", 223 0;
v0x9fb3f0_0 .var/2u "strobe", 0 0;
v0x9fb4b0_0 .net "tb_match", 0 0, L_0x9fe230;  1 drivers
v0x9fb580_0 .net "tb_mismatch", 0 0, L_0x9d3250;  1 drivers
v0x9fb620_0 .net "w", 0 0, v0x9f8aa0_0;  1 drivers
v0x9fb6c0_0 .net "y", 5 0, v0x9f8b40_0;  1 drivers
L_0x9fde30 .concat [ 1 1 0 0], L_0x9fc130, L_0x9afa50;
L_0x9fded0 .concat [ 1 1 0 0], L_0x9fc130, L_0x9afa50;
L_0x9fdf70 .concat [ 1 1 0 0], L_0x9fdc30, L_0x9fcdf0;
L_0x9fe080 .concat [ 1 1 0 0], L_0x9fc130, L_0x9afa50;
L_0x9fe230 .cmp/eeq 2, L_0x9fde30, L_0x9fe120;
S_0x9c41c0 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x9ab360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x9afa50 .functor AND 1, L_0x9fb8e0, v0x9f8aa0_0, C4<1>, C4<1>;
L_0x9c4e90 .functor OR 1, L_0x9fbaa0, L_0x9fbb40, C4<0>, C4<0>;
L_0x9d32c0 .functor OR 1, L_0x9c4e90, L_0x9fbc60, C4<0>, C4<0>;
L_0x9fbf80 .functor OR 1, L_0x9d32c0, L_0x9fbdd0, C4<0>, C4<0>;
L_0x9fc0c0 .functor NOT 1, v0x9f8aa0_0, C4<0>, C4<0>, C4<0>;
L_0x9fc130 .functor AND 1, L_0x9fbf80, L_0x9fc0c0, C4<1>, C4<1>;
v0x9d33c0_0 .net "Y1", 0 0, L_0x9afa50;  alias, 1 drivers
v0x9d3460_0 .net "Y3", 0 0, L_0x9fc130;  alias, 1 drivers
v0x9afb60_0 .net *"_ivl_1", 0 0, L_0x9fb8e0;  1 drivers
v0x9afc30_0 .net *"_ivl_11", 0 0, L_0x9fbc60;  1 drivers
v0x9f7ab0_0 .net *"_ivl_12", 0 0, L_0x9d32c0;  1 drivers
v0x9f7be0_0 .net *"_ivl_15", 0 0, L_0x9fbdd0;  1 drivers
v0x9f7cc0_0 .net *"_ivl_16", 0 0, L_0x9fbf80;  1 drivers
v0x9f7da0_0 .net *"_ivl_18", 0 0, L_0x9fc0c0;  1 drivers
v0x9f7e80_0 .net *"_ivl_5", 0 0, L_0x9fbaa0;  1 drivers
v0x9f7ff0_0 .net *"_ivl_7", 0 0, L_0x9fbb40;  1 drivers
v0x9f80d0_0 .net *"_ivl_8", 0 0, L_0x9c4e90;  1 drivers
v0x9f81b0_0 .net "w", 0 0, v0x9f8aa0_0;  alias, 1 drivers
v0x9f8270_0 .net "y", 5 0, v0x9f8b40_0;  alias, 1 drivers
L_0x9fb8e0 .part v0x9f8b40_0, 0, 1;
L_0x9fbaa0 .part v0x9f8b40_0, 1, 1;
L_0x9fbb40 .part v0x9f8b40_0, 2, 1;
L_0x9fbc60 .part v0x9f8b40_0, 4, 1;
L_0x9fbdd0 .part v0x9f8b40_0, 5, 1;
S_0x9f83d0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x9ab360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x9f8630_0 .net "clk", 0 0, v0x9fb290_0;  1 drivers
v0x9f8710_0 .var/2s "errored1", 31 0;
v0x9f87f0_0 .var/2s "onehot_error", 31 0;
v0x9f88b0_0 .net "tb_match", 0 0, L_0x9fe230;  alias, 1 drivers
v0x9f8970_0 .var/2s "temp", 31 0;
v0x9f8aa0_0 .var "w", 0 0;
v0x9f8b40_0 .var "y", 5 0;
E_0x9be680/0 .event negedge, v0x9f8630_0;
E_0x9be680/1 .event posedge, v0x9f8630_0;
E_0x9be680 .event/or E_0x9be680/0, E_0x9be680/1;
S_0x9f8c40 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x9ab360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0x9fc370 .functor AND 1, L_0x9fc2d0, v0x9f8aa0_0, C4<1>, C4<1>;
L_0x9fc4d0 .functor NOT 1, v0x9f8aa0_0, C4<0>, C4<0>, C4<0>;
L_0x9fc540 .functor AND 1, L_0x9fc430, L_0x9fc4d0, C4<1>, C4<1>;
L_0x9fc650 .functor OR 1, L_0x9fc370, L_0x9fc540, C4<0>, C4<0>;
L_0x9fc830 .functor AND 1, L_0x9fc790, v0x9f8aa0_0, C4<1>, C4<1>;
L_0x9fca00 .functor OR 1, L_0x9fc650, L_0x9fc830, C4<0>, C4<0>;
L_0x9fcc20 .functor NOT 1, v0x9f8aa0_0, C4<0>, C4<0>, C4<0>;
L_0x9fcc90 .functor AND 1, L_0x9fcb50, L_0x9fcc20, C4<1>, C4<1>;
L_0x9fcdf0 .functor OR 1, L_0x9fca00, L_0x9fcc90, C4<0>, C4<0>;
L_0x9fcff0 .functor AND 1, L_0x9fcf50, v0x9f8aa0_0, C4<1>, C4<1>;
L_0x9fd1f0 .functor NOT 1, v0x9f8aa0_0, C4<0>, C4<0>, C4<0>;
L_0x9fd260 .functor AND 1, L_0x9fd110, L_0x9fd1f0, C4<1>, C4<1>;
L_0x9fd390 .functor OR 1, L_0x9fcff0, L_0x9fd260, C4<0>, C4<0>;
L_0x9fd540 .functor NOT 1, v0x9f8aa0_0, C4<0>, C4<0>, C4<0>;
L_0x9fd320 .functor AND 1, L_0x9fd4a0, L_0x9fd540, C4<1>, C4<1>;
L_0x9fd6d0 .functor OR 1, L_0x9fd390, L_0x9fd320, C4<0>, C4<0>;
L_0x9fdb70 .functor AND 1, L_0x9fd870, v0x9f8aa0_0, C4<1>, C4<1>;
L_0x9fdc30 .functor OR 1, L_0x9fd6d0, L_0x9fdb70, C4<0>, C4<0>;
v0x9f8ee0_0 .net "Y1", 0 0, L_0x9fcdf0;  alias, 1 drivers
v0x9f8fa0_0 .net "Y3", 0 0, L_0x9fdc30;  alias, 1 drivers
v0x9f9060_0 .net *"_ivl_1", 0 0, L_0x9fc2d0;  1 drivers
v0x9f9150_0 .net *"_ivl_10", 0 0, L_0x9fc650;  1 drivers
v0x9f9230_0 .net *"_ivl_13", 0 0, L_0x9fc790;  1 drivers
v0x9f9360_0 .net *"_ivl_14", 0 0, L_0x9fc830;  1 drivers
v0x9f9440_0 .net *"_ivl_16", 0 0, L_0x9fca00;  1 drivers
v0x9f9520_0 .net *"_ivl_19", 0 0, L_0x9fcb50;  1 drivers
v0x9f9600_0 .net *"_ivl_2", 0 0, L_0x9fc370;  1 drivers
v0x9f9770_0 .net *"_ivl_20", 0 0, L_0x9fcc20;  1 drivers
v0x9f9850_0 .net *"_ivl_22", 0 0, L_0x9fcc90;  1 drivers
v0x9f9930_0 .net *"_ivl_27", 0 0, L_0x9fcf50;  1 drivers
v0x9f9a10_0 .net *"_ivl_28", 0 0, L_0x9fcff0;  1 drivers
v0x9f9af0_0 .net *"_ivl_31", 0 0, L_0x9fd110;  1 drivers
v0x9f9bd0_0 .net *"_ivl_32", 0 0, L_0x9fd1f0;  1 drivers
v0x9f9cb0_0 .net *"_ivl_34", 0 0, L_0x9fd260;  1 drivers
v0x9f9d90_0 .net *"_ivl_36", 0 0, L_0x9fd390;  1 drivers
v0x9f9e70_0 .net *"_ivl_39", 0 0, L_0x9fd4a0;  1 drivers
v0x9f9f50_0 .net *"_ivl_40", 0 0, L_0x9fd540;  1 drivers
v0x9fa030_0 .net *"_ivl_42", 0 0, L_0x9fd320;  1 drivers
v0x9fa110_0 .net *"_ivl_44", 0 0, L_0x9fd6d0;  1 drivers
v0x9fa1f0_0 .net *"_ivl_47", 0 0, L_0x9fd870;  1 drivers
v0x9fa2d0_0 .net *"_ivl_48", 0 0, L_0x9fdb70;  1 drivers
v0x9fa3b0_0 .net *"_ivl_5", 0 0, L_0x9fc430;  1 drivers
v0x9fa490_0 .net *"_ivl_6", 0 0, L_0x9fc4d0;  1 drivers
v0x9fa570_0 .net *"_ivl_8", 0 0, L_0x9fc540;  1 drivers
v0x9fa650_0 .net "w", 0 0, v0x9f8aa0_0;  alias, 1 drivers
v0x9fa6f0_0 .net "y", 5 0, v0x9f8b40_0;  alias, 1 drivers
L_0x9fc2d0 .part v0x9f8b40_0, 0, 1;
L_0x9fc430 .part v0x9f8b40_0, 1, 1;
L_0x9fc790 .part v0x9f8b40_0, 3, 1;
L_0x9fcb50 .part v0x9f8b40_0, 5, 1;
L_0x9fcf50 .part v0x9f8b40_0, 1, 1;
L_0x9fd110 .part v0x9f8b40_0, 2, 1;
L_0x9fd4a0 .part v0x9f8b40_0, 3, 1;
L_0x9fd870 .part v0x9f8b40_0, 5, 1;
S_0x9fa880 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x9ab360;
 .timescale -12 -12;
E_0x9be1d0 .event anyedge, v0x9fb3f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x9fb3f0_0;
    %nor/r;
    %assign/vec4 v0x9fb3f0_0, 0;
    %wait E_0x9be1d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x9f83d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9f8710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9f87f0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x9f83d0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9be680;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x9f8b40_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x9f8aa0_0, 0;
    %load/vec4 v0x9f88b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9f87f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x9f87f0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9f8710_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9be680;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x9f8970_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x9f8970_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0x9f8970_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x9f8970_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x9f8970_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x9f8970_0;
    %pad/s 6;
    %assign/vec4 v0x9f8b40_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x9f8aa0_0, 0;
    %load/vec4 v0x9f88b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9f8710_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x9f8710_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x9f87f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x9f8710_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x9f87f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x9f8710_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x9ab360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9fb290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9fb3f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x9ab360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x9fb290_0;
    %inv;
    %store/vec4 v0x9fb290_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x9ab360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x9f8630_0, v0x9fb580_0, v0x9fb6c0_0, v0x9fb620_0, v0x9fab60_0, v0x9faaa0_0, v0x9facd0_0, v0x9fac00_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x9ab360;
T_6 ;
    %load/vec4 v0x9fb330_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x9fb330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x9fb330_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0x9fb330_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x9fb330_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x9fb330_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0x9fb330_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x9fb330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x9fb330_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x9fb330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x9ab360;
T_7 ;
    %wait E_0x9be680;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9fb330_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9fb330_0, 4, 32;
    %load/vec4 v0x9fb4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x9fb330_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9fb330_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9fb330_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9fb330_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x9fab60_0;
    %load/vec4 v0x9fab60_0;
    %load/vec4 v0x9faaa0_0;
    %xor;
    %load/vec4 v0x9fab60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x9fb330_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9fb330_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x9fb330_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9fb330_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x9facd0_0;
    %load/vec4 v0x9facd0_0;
    %load/vec4 v0x9fac00_0;
    %xor;
    %load/vec4 v0x9facd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x9fb330_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9fb330_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x9fb330_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x9fb330_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/human/2012_q2b/iter0/response0/top_module.sv";
