INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/widerw/ELEC3725_vivado_projects/assignment_3/assignment_3.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module DNegflipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/widerw/ELEC3725_vivado_projects/assignment_3/regfil_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfil_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/widerw/ELEC3725_vivado_projects/assignment_3/assignment_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
