/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [17:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire [17:0] celloutsig_0_10z;
  wire [36:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [13:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [9:0] celloutsig_0_39z;
  wire [7:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [3:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [7:0] celloutsig_0_4z;
  wire [16:0] celloutsig_0_51z;
  wire [8:0] celloutsig_0_52z;
  wire [7:0] celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_78z;
  reg [19:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_4z;
  wire [13:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _00_ <= 3'h0;
    else _00_ <= { celloutsig_1_1z[2:1], celloutsig_1_0z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 18'h00000;
    else _01_ <= { celloutsig_0_9z[10:3], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_38z = celloutsig_0_11z[6:4] || { in_data[50], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_61z = { celloutsig_0_5z[1], celloutsig_0_55z, celloutsig_0_32z, celloutsig_0_45z, celloutsig_0_17z, celloutsig_0_29z, celloutsig_0_51z } || { celloutsig_0_55z[3:2], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_48z, celloutsig_0_52z };
  assign celloutsig_0_6z = { celloutsig_0_3z[7:6], celloutsig_0_3z } || { celloutsig_0_1z[10:3], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_4z[4:0], celloutsig_0_2z } || { celloutsig_0_3z[4:3], celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_4z[5:1], celloutsig_0_12z } || { celloutsig_0_1z[1], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_2z = celloutsig_0_1z[3:0] || celloutsig_0_1z[10:7];
  assign celloutsig_0_31z = { celloutsig_0_10z[16:15], celloutsig_0_23z } || { celloutsig_0_23z[3:2], celloutsig_0_16z };
  assign celloutsig_0_34z = { celloutsig_0_21z[7:6], celloutsig_0_17z } * { in_data[28:27], celloutsig_0_8z };
  assign celloutsig_0_51z = { celloutsig_0_11z[29:18], celloutsig_0_5z } * { celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_49z, celloutsig_0_17z, celloutsig_0_48z, celloutsig_0_31z };
  assign celloutsig_0_4z = in_data[71:64] * in_data[95:88];
  assign celloutsig_1_18z = in_data[152:148] * celloutsig_1_10z[5:1];
  assign celloutsig_0_11z = in_data[80:44] * { in_data[25:21], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_21z = { celloutsig_0_10z[16:6], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_14z } * { celloutsig_0_10z[9:0], celloutsig_0_0z };
  assign celloutsig_0_29z = celloutsig_0_9z[7:4] * { celloutsig_0_4z[1], celloutsig_0_24z };
  assign celloutsig_0_0z = in_data[85] ? in_data[28:25] : in_data[53:50];
  assign celloutsig_0_3z = celloutsig_0_2z ? in_data[69:62] : in_data[74:67];
  assign celloutsig_0_52z = celloutsig_0_44z ? { celloutsig_0_51z[7:2], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_33z } : { celloutsig_0_21z[5:0], celloutsig_0_34z };
  assign celloutsig_1_1z[3:1] = in_data[164] ? in_data[143:141] : in_data[173:171];
  assign celloutsig_0_1z = celloutsig_0_0z[3] ? { in_data[35:29], 1'h1, celloutsig_0_0z[2:0] } : in_data[30:20];
  assign celloutsig_0_16z = celloutsig_0_6z ? in_data[42:34] : { celloutsig_0_3z[4], celloutsig_0_3z };
  assign celloutsig_0_30z = celloutsig_0_12z ? { 1'h1, celloutsig_0_5z } : celloutsig_0_1z[5:0];
  assign celloutsig_0_32z = celloutsig_0_17z & celloutsig_0_30z[4];
  assign celloutsig_0_33z = celloutsig_0_3z[0] & celloutsig_0_12z;
  assign celloutsig_0_40z = celloutsig_0_32z & celloutsig_0_36z;
  assign celloutsig_0_44z = celloutsig_0_41z[3] & celloutsig_0_22z[2];
  assign celloutsig_0_45z = celloutsig_0_29z[2] & celloutsig_0_30z[2];
  assign celloutsig_0_49z = celloutsig_0_44z & celloutsig_0_40z;
  assign celloutsig_0_78z = celloutsig_0_9z[13] & celloutsig_0_57z;
  assign celloutsig_1_7z = celloutsig_1_2z[0] & celloutsig_1_2z[3];
  assign celloutsig_0_8z = celloutsig_0_1z[0] & celloutsig_0_0z[1];
  assign celloutsig_1_19z = celloutsig_1_7z & celloutsig_1_0z;
  assign celloutsig_0_12z = celloutsig_0_10z[8] & in_data[3];
  assign celloutsig_0_14z = celloutsig_0_7z & celloutsig_0_2z;
  assign celloutsig_0_18z = celloutsig_0_15z[1] & celloutsig_0_14z;
  assign celloutsig_0_20z = celloutsig_0_11z[15] & celloutsig_0_2z;
  assign celloutsig_0_28z = celloutsig_0_17z & celloutsig_0_13z;
  assign celloutsig_0_36z = ^ { celloutsig_0_9z[12:7], celloutsig_0_20z };
  assign celloutsig_0_47z = ^ { celloutsig_0_39z[6:5], celloutsig_0_33z, celloutsig_0_40z };
  assign celloutsig_0_57z = ^ { celloutsig_0_10z[11:9], celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_49z, celloutsig_0_18z, celloutsig_0_47z, celloutsig_0_49z };
  assign celloutsig_1_0z = ^ in_data[118:108];
  assign celloutsig_0_17z = ^ celloutsig_0_5z[3:1];
  assign celloutsig_0_25z = ^ celloutsig_0_16z[7:4];
  assign celloutsig_0_26z = ^ { celloutsig_0_3z[5:4], celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_0_48z = celloutsig_0_21z[7:4] << { celloutsig_0_23z[7:6], celloutsig_0_28z, celloutsig_0_31z };
  assign celloutsig_1_6z = { in_data[134:127], celloutsig_1_2z } << { celloutsig_1_4z[7:2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_1z[7:3], celloutsig_0_3z, celloutsig_0_2z } << { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_15z = celloutsig_0_11z[28:20] << { celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_24z = celloutsig_0_0z[2:0] << { celloutsig_0_10z[2], celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_39z = { celloutsig_0_9z[11:9], celloutsig_0_26z, celloutsig_0_30z } - celloutsig_0_9z[13:4];
  assign celloutsig_0_41z = { _01_[6:5], celloutsig_0_36z, celloutsig_0_31z, celloutsig_0_6z } - { celloutsig_0_30z[4:1], celloutsig_0_25z };
  assign celloutsig_0_55z = { celloutsig_0_3z[7:1], celloutsig_0_32z } - { celloutsig_0_4z[6:1], celloutsig_0_45z, celloutsig_0_20z };
  assign celloutsig_0_5z = celloutsig_0_4z[7:3] - celloutsig_0_4z[6:2];
  assign celloutsig_1_2z = in_data[187:182] - in_data[105:100];
  assign celloutsig_1_4z = { celloutsig_1_2z[4:2], celloutsig_1_2z, celloutsig_1_0z } - { _00_, _00_, celloutsig_1_1z[3:1], celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_6z[12:6] - in_data[159:153];
  assign celloutsig_0_10z = { celloutsig_0_3z[2], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z } - { celloutsig_0_9z[9:4], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_22z = celloutsig_0_1z[8:4] - _01_[10:6];
  assign celloutsig_0_23z = celloutsig_0_1z[9:1] - celloutsig_0_1z[9:1];
  always_latch
    if (clkin_data[64]) celloutsig_0_79z = 20'h00000;
    else if (clkin_data[128]) celloutsig_0_79z = { _01_[17:2], celloutsig_0_38z, celloutsig_0_33z, celloutsig_0_61z, celloutsig_0_18z };
  assign celloutsig_1_1z[0] = celloutsig_1_0z;
  assign { out_data[132:128], out_data[96], out_data[32], out_data[19:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z, celloutsig_0_79z };
endmodule
