

================================================================
== Vitis HLS Report for 'gemm_systolic_array_ds1'
================================================================
* Date:           Wed Sep  6 08:59:11 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   198172|   198172|  1.982 ms|  1.982 ms|  198172|  198172|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                      |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |               Instance               |               Module              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |dataflow_in_loop_VITIS_LOOP_205_1_U0  |dataflow_in_loop_VITIS_LOOP_205_1  |      799|      799|  7.990 us|  7.990 us|  774|  774|  dataflow|
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_205_1  |   198171|   198171|       802|          -|          -|   256|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|     137|     40|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  144|   88351|  76569|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  144|   88506|  76627|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   65|      83|    144|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+-----+-------+-------+-----+
    |               Instance               |               Module              | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +--------------------------------------+-----------------------------------+---------+-----+-------+-------+-----+
    |dataflow_in_loop_VITIS_LOOP_205_1_U0  |dataflow_in_loop_VITIS_LOOP_205_1  |        0|  144|  88351|  76569|    0|
    +--------------------------------------+-----------------------------------+---------+-----+-------+-------+-----+
    |Total                                 |                                   |        0|  144|  88351|  76569|    0|
    +--------------------------------------+-----------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+----+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+----+----+------------+------------+
    |loop_dataflow_input_count   |         +|   0|  44|  13|           9|           1|
    |loop_dataflow_output_count  |         +|   0|  44|  13|           9|           1|
    |bound_minus_1               |         -|   0|  49|  14|          10|           1|
    +----------------------------+----------+----+----+----+------------+------------+
    |Total                       |          |   0| 137|  40|          28|           3|
    +----------------------------+----------+----+----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    9|         18|
    |loop_dataflow_output_count  |   9|          2|    9|         18|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   18|         36|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  9|   0|    9|          0|
    |loop_dataflow_output_count  |  9|   0|    9|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 18|   0|   18|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------+-----+-----+------------+-------------------------+--------------+
|A_0_address0      |  out|   10|   ap_memory|                      A_0|         array|
|A_0_ce0           |  out|    1|   ap_memory|                      A_0|         array|
|A_0_d0            |  out|    8|   ap_memory|                      A_0|         array|
|A_0_q0            |   in|    8|   ap_memory|                      A_0|         array|
|A_0_we0           |  out|    1|   ap_memory|                      A_0|         array|
|A_0_address1      |  out|   10|   ap_memory|                      A_0|         array|
|A_0_ce1           |  out|    1|   ap_memory|                      A_0|         array|
|A_0_d1            |  out|    8|   ap_memory|                      A_0|         array|
|A_0_q1            |   in|    8|   ap_memory|                      A_0|         array|
|A_0_we1           |  out|    1|   ap_memory|                      A_0|         array|
|A_1_address0      |  out|   10|   ap_memory|                      A_1|         array|
|A_1_ce0           |  out|    1|   ap_memory|                      A_1|         array|
|A_1_d0            |  out|    8|   ap_memory|                      A_1|         array|
|A_1_q0            |   in|    8|   ap_memory|                      A_1|         array|
|A_1_we0           |  out|    1|   ap_memory|                      A_1|         array|
|A_1_address1      |  out|   10|   ap_memory|                      A_1|         array|
|A_1_ce1           |  out|    1|   ap_memory|                      A_1|         array|
|A_1_d1            |  out|    8|   ap_memory|                      A_1|         array|
|A_1_q1            |   in|    8|   ap_memory|                      A_1|         array|
|A_1_we1           |  out|    1|   ap_memory|                      A_1|         array|
|A_2_address0      |  out|   10|   ap_memory|                      A_2|         array|
|A_2_ce0           |  out|    1|   ap_memory|                      A_2|         array|
|A_2_d0            |  out|    8|   ap_memory|                      A_2|         array|
|A_2_q0            |   in|    8|   ap_memory|                      A_2|         array|
|A_2_we0           |  out|    1|   ap_memory|                      A_2|         array|
|A_2_address1      |  out|   10|   ap_memory|                      A_2|         array|
|A_2_ce1           |  out|    1|   ap_memory|                      A_2|         array|
|A_2_d1            |  out|    8|   ap_memory|                      A_2|         array|
|A_2_q1            |   in|    8|   ap_memory|                      A_2|         array|
|A_2_we1           |  out|    1|   ap_memory|                      A_2|         array|
|A_3_address0      |  out|   10|   ap_memory|                      A_3|         array|
|A_3_ce0           |  out|    1|   ap_memory|                      A_3|         array|
|A_3_d0            |  out|    8|   ap_memory|                      A_3|         array|
|A_3_q0            |   in|    8|   ap_memory|                      A_3|         array|
|A_3_we0           |  out|    1|   ap_memory|                      A_3|         array|
|A_3_address1      |  out|   10|   ap_memory|                      A_3|         array|
|A_3_ce1           |  out|    1|   ap_memory|                      A_3|         array|
|A_3_d1            |  out|    8|   ap_memory|                      A_3|         array|
|A_3_q1            |   in|    8|   ap_memory|                      A_3|         array|
|A_3_we1           |  out|    1|   ap_memory|                      A_3|         array|
|A_4_address0      |  out|   10|   ap_memory|                      A_4|         array|
|A_4_ce0           |  out|    1|   ap_memory|                      A_4|         array|
|A_4_d0            |  out|    8|   ap_memory|                      A_4|         array|
|A_4_q0            |   in|    8|   ap_memory|                      A_4|         array|
|A_4_we0           |  out|    1|   ap_memory|                      A_4|         array|
|A_4_address1      |  out|   10|   ap_memory|                      A_4|         array|
|A_4_ce1           |  out|    1|   ap_memory|                      A_4|         array|
|A_4_d1            |  out|    8|   ap_memory|                      A_4|         array|
|A_4_q1            |   in|    8|   ap_memory|                      A_4|         array|
|A_4_we1           |  out|    1|   ap_memory|                      A_4|         array|
|A_5_address0      |  out|   10|   ap_memory|                      A_5|         array|
|A_5_ce0           |  out|    1|   ap_memory|                      A_5|         array|
|A_5_d0            |  out|    8|   ap_memory|                      A_5|         array|
|A_5_q0            |   in|    8|   ap_memory|                      A_5|         array|
|A_5_we0           |  out|    1|   ap_memory|                      A_5|         array|
|A_5_address1      |  out|   10|   ap_memory|                      A_5|         array|
|A_5_ce1           |  out|    1|   ap_memory|                      A_5|         array|
|A_5_d1            |  out|    8|   ap_memory|                      A_5|         array|
|A_5_q1            |   in|    8|   ap_memory|                      A_5|         array|
|A_5_we1           |  out|    1|   ap_memory|                      A_5|         array|
|A_6_address0      |  out|   10|   ap_memory|                      A_6|         array|
|A_6_ce0           |  out|    1|   ap_memory|                      A_6|         array|
|A_6_d0            |  out|    8|   ap_memory|                      A_6|         array|
|A_6_q0            |   in|    8|   ap_memory|                      A_6|         array|
|A_6_we0           |  out|    1|   ap_memory|                      A_6|         array|
|A_6_address1      |  out|   10|   ap_memory|                      A_6|         array|
|A_6_ce1           |  out|    1|   ap_memory|                      A_6|         array|
|A_6_d1            |  out|    8|   ap_memory|                      A_6|         array|
|A_6_q1            |   in|    8|   ap_memory|                      A_6|         array|
|A_6_we1           |  out|    1|   ap_memory|                      A_6|         array|
|A_7_address0      |  out|   10|   ap_memory|                      A_7|         array|
|A_7_ce0           |  out|    1|   ap_memory|                      A_7|         array|
|A_7_d0            |  out|    8|   ap_memory|                      A_7|         array|
|A_7_q0            |   in|    8|   ap_memory|                      A_7|         array|
|A_7_we0           |  out|    1|   ap_memory|                      A_7|         array|
|A_7_address1      |  out|   10|   ap_memory|                      A_7|         array|
|A_7_ce1           |  out|    1|   ap_memory|                      A_7|         array|
|A_7_d1            |  out|    8|   ap_memory|                      A_7|         array|
|A_7_q1            |   in|    8|   ap_memory|                      A_7|         array|
|A_7_we1           |  out|    1|   ap_memory|                      A_7|         array|
|A_8_address0      |  out|   10|   ap_memory|                      A_8|         array|
|A_8_ce0           |  out|    1|   ap_memory|                      A_8|         array|
|A_8_d0            |  out|    8|   ap_memory|                      A_8|         array|
|A_8_q0            |   in|    8|   ap_memory|                      A_8|         array|
|A_8_we0           |  out|    1|   ap_memory|                      A_8|         array|
|A_8_address1      |  out|   10|   ap_memory|                      A_8|         array|
|A_8_ce1           |  out|    1|   ap_memory|                      A_8|         array|
|A_8_d1            |  out|    8|   ap_memory|                      A_8|         array|
|A_8_q1            |   in|    8|   ap_memory|                      A_8|         array|
|A_8_we1           |  out|    1|   ap_memory|                      A_8|         array|
|A_9_address0      |  out|   10|   ap_memory|                      A_9|         array|
|A_9_ce0           |  out|    1|   ap_memory|                      A_9|         array|
|A_9_d0            |  out|    8|   ap_memory|                      A_9|         array|
|A_9_q0            |   in|    8|   ap_memory|                      A_9|         array|
|A_9_we0           |  out|    1|   ap_memory|                      A_9|         array|
|A_9_address1      |  out|   10|   ap_memory|                      A_9|         array|
|A_9_ce1           |  out|    1|   ap_memory|                      A_9|         array|
|A_9_d1            |  out|    8|   ap_memory|                      A_9|         array|
|A_9_q1            |   in|    8|   ap_memory|                      A_9|         array|
|A_9_we1           |  out|    1|   ap_memory|                      A_9|         array|
|A_10_address0     |  out|   10|   ap_memory|                     A_10|         array|
|A_10_ce0          |  out|    1|   ap_memory|                     A_10|         array|
|A_10_d0           |  out|    8|   ap_memory|                     A_10|         array|
|A_10_q0           |   in|    8|   ap_memory|                     A_10|         array|
|A_10_we0          |  out|    1|   ap_memory|                     A_10|         array|
|A_10_address1     |  out|   10|   ap_memory|                     A_10|         array|
|A_10_ce1          |  out|    1|   ap_memory|                     A_10|         array|
|A_10_d1           |  out|    8|   ap_memory|                     A_10|         array|
|A_10_q1           |   in|    8|   ap_memory|                     A_10|         array|
|A_10_we1          |  out|    1|   ap_memory|                     A_10|         array|
|A_11_address0     |  out|   10|   ap_memory|                     A_11|         array|
|A_11_ce0          |  out|    1|   ap_memory|                     A_11|         array|
|A_11_d0           |  out|    8|   ap_memory|                     A_11|         array|
|A_11_q0           |   in|    8|   ap_memory|                     A_11|         array|
|A_11_we0          |  out|    1|   ap_memory|                     A_11|         array|
|A_11_address1     |  out|   10|   ap_memory|                     A_11|         array|
|A_11_ce1          |  out|    1|   ap_memory|                     A_11|         array|
|A_11_d1           |  out|    8|   ap_memory|                     A_11|         array|
|A_11_q1           |   in|    8|   ap_memory|                     A_11|         array|
|A_11_we1          |  out|    1|   ap_memory|                     A_11|         array|
|v332_0_address0   |  out|   18|   ap_memory|                   v332_0|         array|
|v332_0_ce0        |  out|    1|   ap_memory|                   v332_0|         array|
|v332_0_d0         |  out|    4|   ap_memory|                   v332_0|         array|
|v332_0_q0         |   in|    4|   ap_memory|                   v332_0|         array|
|v332_0_we0        |  out|    1|   ap_memory|                   v332_0|         array|
|v332_0_address1   |  out|   18|   ap_memory|                   v332_0|         array|
|v332_0_ce1        |  out|    1|   ap_memory|                   v332_0|         array|
|v332_0_d1         |  out|    4|   ap_memory|                   v332_0|         array|
|v332_0_q1         |   in|    4|   ap_memory|                   v332_0|         array|
|v332_0_we1        |  out|    1|   ap_memory|                   v332_0|         array|
|v332_1_address0   |  out|   18|   ap_memory|                   v332_1|         array|
|v332_1_ce0        |  out|    1|   ap_memory|                   v332_1|         array|
|v332_1_d0         |  out|    4|   ap_memory|                   v332_1|         array|
|v332_1_q0         |   in|    4|   ap_memory|                   v332_1|         array|
|v332_1_we0        |  out|    1|   ap_memory|                   v332_1|         array|
|v332_1_address1   |  out|   18|   ap_memory|                   v332_1|         array|
|v332_1_ce1        |  out|    1|   ap_memory|                   v332_1|         array|
|v332_1_d1         |  out|    4|   ap_memory|                   v332_1|         array|
|v332_1_q1         |   in|    4|   ap_memory|                   v332_1|         array|
|v332_1_we1        |  out|    1|   ap_memory|                   v332_1|         array|
|v332_2_address0   |  out|   18|   ap_memory|                   v332_2|         array|
|v332_2_ce0        |  out|    1|   ap_memory|                   v332_2|         array|
|v332_2_d0         |  out|    4|   ap_memory|                   v332_2|         array|
|v332_2_q0         |   in|    4|   ap_memory|                   v332_2|         array|
|v332_2_we0        |  out|    1|   ap_memory|                   v332_2|         array|
|v332_2_address1   |  out|   18|   ap_memory|                   v332_2|         array|
|v332_2_ce1        |  out|    1|   ap_memory|                   v332_2|         array|
|v332_2_d1         |  out|    4|   ap_memory|                   v332_2|         array|
|v332_2_q1         |   in|    4|   ap_memory|                   v332_2|         array|
|v332_2_we1        |  out|    1|   ap_memory|                   v332_2|         array|
|v332_3_address0   |  out|   18|   ap_memory|                   v332_3|         array|
|v332_3_ce0        |  out|    1|   ap_memory|                   v332_3|         array|
|v332_3_d0         |  out|    4|   ap_memory|                   v332_3|         array|
|v332_3_q0         |   in|    4|   ap_memory|                   v332_3|         array|
|v332_3_we0        |  out|    1|   ap_memory|                   v332_3|         array|
|v332_3_address1   |  out|   18|   ap_memory|                   v332_3|         array|
|v332_3_ce1        |  out|    1|   ap_memory|                   v332_3|         array|
|v332_3_d1         |  out|    4|   ap_memory|                   v332_3|         array|
|v332_3_q1         |   in|    4|   ap_memory|                   v332_3|         array|
|v332_3_we1        |  out|    1|   ap_memory|                   v332_3|         array|
|v332_4_address0   |  out|   18|   ap_memory|                   v332_4|         array|
|v332_4_ce0        |  out|    1|   ap_memory|                   v332_4|         array|
|v332_4_d0         |  out|    4|   ap_memory|                   v332_4|         array|
|v332_4_q0         |   in|    4|   ap_memory|                   v332_4|         array|
|v332_4_we0        |  out|    1|   ap_memory|                   v332_4|         array|
|v332_4_address1   |  out|   18|   ap_memory|                   v332_4|         array|
|v332_4_ce1        |  out|    1|   ap_memory|                   v332_4|         array|
|v332_4_d1         |  out|    4|   ap_memory|                   v332_4|         array|
|v332_4_q1         |   in|    4|   ap_memory|                   v332_4|         array|
|v332_4_we1        |  out|    1|   ap_memory|                   v332_4|         array|
|v332_5_address0   |  out|   18|   ap_memory|                   v332_5|         array|
|v332_5_ce0        |  out|    1|   ap_memory|                   v332_5|         array|
|v332_5_d0         |  out|    4|   ap_memory|                   v332_5|         array|
|v332_5_q0         |   in|    4|   ap_memory|                   v332_5|         array|
|v332_5_we0        |  out|    1|   ap_memory|                   v332_5|         array|
|v332_5_address1   |  out|   18|   ap_memory|                   v332_5|         array|
|v332_5_ce1        |  out|    1|   ap_memory|                   v332_5|         array|
|v332_5_d1         |  out|    4|   ap_memory|                   v332_5|         array|
|v332_5_q1         |   in|    4|   ap_memory|                   v332_5|         array|
|v332_5_we1        |  out|    1|   ap_memory|                   v332_5|         array|
|v332_6_address0   |  out|   18|   ap_memory|                   v332_6|         array|
|v332_6_ce0        |  out|    1|   ap_memory|                   v332_6|         array|
|v332_6_d0         |  out|    4|   ap_memory|                   v332_6|         array|
|v332_6_q0         |   in|    4|   ap_memory|                   v332_6|         array|
|v332_6_we0        |  out|    1|   ap_memory|                   v332_6|         array|
|v332_6_address1   |  out|   18|   ap_memory|                   v332_6|         array|
|v332_6_ce1        |  out|    1|   ap_memory|                   v332_6|         array|
|v332_6_d1         |  out|    4|   ap_memory|                   v332_6|         array|
|v332_6_q1         |   in|    4|   ap_memory|                   v332_6|         array|
|v332_6_we1        |  out|    1|   ap_memory|                   v332_6|         array|
|v332_7_address0   |  out|   18|   ap_memory|                   v332_7|         array|
|v332_7_ce0        |  out|    1|   ap_memory|                   v332_7|         array|
|v332_7_d0         |  out|    4|   ap_memory|                   v332_7|         array|
|v332_7_q0         |   in|    4|   ap_memory|                   v332_7|         array|
|v332_7_we0        |  out|    1|   ap_memory|                   v332_7|         array|
|v332_7_address1   |  out|   18|   ap_memory|                   v332_7|         array|
|v332_7_ce1        |  out|    1|   ap_memory|                   v332_7|         array|
|v332_7_d1         |  out|    4|   ap_memory|                   v332_7|         array|
|v332_7_q1         |   in|    4|   ap_memory|                   v332_7|         array|
|v332_7_we1        |  out|    1|   ap_memory|                   v332_7|         array|
|v332_8_address0   |  out|   18|   ap_memory|                   v332_8|         array|
|v332_8_ce0        |  out|    1|   ap_memory|                   v332_8|         array|
|v332_8_d0         |  out|    4|   ap_memory|                   v332_8|         array|
|v332_8_q0         |   in|    4|   ap_memory|                   v332_8|         array|
|v332_8_we0        |  out|    1|   ap_memory|                   v332_8|         array|
|v332_8_address1   |  out|   18|   ap_memory|                   v332_8|         array|
|v332_8_ce1        |  out|    1|   ap_memory|                   v332_8|         array|
|v332_8_d1         |  out|    4|   ap_memory|                   v332_8|         array|
|v332_8_q1         |   in|    4|   ap_memory|                   v332_8|         array|
|v332_8_we1        |  out|    1|   ap_memory|                   v332_8|         array|
|v332_9_address0   |  out|   18|   ap_memory|                   v332_9|         array|
|v332_9_ce0        |  out|    1|   ap_memory|                   v332_9|         array|
|v332_9_d0         |  out|    4|   ap_memory|                   v332_9|         array|
|v332_9_q0         |   in|    4|   ap_memory|                   v332_9|         array|
|v332_9_we0        |  out|    1|   ap_memory|                   v332_9|         array|
|v332_9_address1   |  out|   18|   ap_memory|                   v332_9|         array|
|v332_9_ce1        |  out|    1|   ap_memory|                   v332_9|         array|
|v332_9_d1         |  out|    4|   ap_memory|                   v332_9|         array|
|v332_9_q1         |   in|    4|   ap_memory|                   v332_9|         array|
|v332_9_we1        |  out|    1|   ap_memory|                   v332_9|         array|
|v332_10_address0  |  out|   18|   ap_memory|                  v332_10|         array|
|v332_10_ce0       |  out|    1|   ap_memory|                  v332_10|         array|
|v332_10_d0        |  out|    4|   ap_memory|                  v332_10|         array|
|v332_10_q0        |   in|    4|   ap_memory|                  v332_10|         array|
|v332_10_we0       |  out|    1|   ap_memory|                  v332_10|         array|
|v332_10_address1  |  out|   18|   ap_memory|                  v332_10|         array|
|v332_10_ce1       |  out|    1|   ap_memory|                  v332_10|         array|
|v332_10_d1        |  out|    4|   ap_memory|                  v332_10|         array|
|v332_10_q1        |   in|    4|   ap_memory|                  v332_10|         array|
|v332_10_we1       |  out|    1|   ap_memory|                  v332_10|         array|
|v332_11_address0  |  out|   18|   ap_memory|                  v332_11|         array|
|v332_11_ce0       |  out|    1|   ap_memory|                  v332_11|         array|
|v332_11_d0        |  out|    4|   ap_memory|                  v332_11|         array|
|v332_11_q0        |   in|    4|   ap_memory|                  v332_11|         array|
|v332_11_we0       |  out|    1|   ap_memory|                  v332_11|         array|
|v332_11_address1  |  out|   18|   ap_memory|                  v332_11|         array|
|v332_11_ce1       |  out|    1|   ap_memory|                  v332_11|         array|
|v332_11_d1        |  out|    4|   ap_memory|                  v332_11|         array|
|v332_11_q1        |   in|    4|   ap_memory|                  v332_11|         array|
|v332_11_we1       |  out|    1|   ap_memory|                  v332_11|         array|
|C_0_address0      |  out|   12|   ap_memory|                      C_0|         array|
|C_0_ce0           |  out|    1|   ap_memory|                      C_0|         array|
|C_0_d0            |  out|   24|   ap_memory|                      C_0|         array|
|C_0_q0            |   in|   24|   ap_memory|                      C_0|         array|
|C_0_we0           |  out|    1|   ap_memory|                      C_0|         array|
|C_0_address1      |  out|   12|   ap_memory|                      C_0|         array|
|C_0_ce1           |  out|    1|   ap_memory|                      C_0|         array|
|C_0_d1            |  out|   24|   ap_memory|                      C_0|         array|
|C_0_q1            |   in|   24|   ap_memory|                      C_0|         array|
|C_0_we1           |  out|    1|   ap_memory|                      C_0|         array|
|C_1_address0      |  out|   12|   ap_memory|                      C_1|         array|
|C_1_ce0           |  out|    1|   ap_memory|                      C_1|         array|
|C_1_d0            |  out|   24|   ap_memory|                      C_1|         array|
|C_1_q0            |   in|   24|   ap_memory|                      C_1|         array|
|C_1_we0           |  out|    1|   ap_memory|                      C_1|         array|
|C_1_address1      |  out|   12|   ap_memory|                      C_1|         array|
|C_1_ce1           |  out|    1|   ap_memory|                      C_1|         array|
|C_1_d1            |  out|   24|   ap_memory|                      C_1|         array|
|C_1_q1            |   in|   24|   ap_memory|                      C_1|         array|
|C_1_we1           |  out|    1|   ap_memory|                      C_1|         array|
|C_2_address0      |  out|   12|   ap_memory|                      C_2|         array|
|C_2_ce0           |  out|    1|   ap_memory|                      C_2|         array|
|C_2_d0            |  out|   24|   ap_memory|                      C_2|         array|
|C_2_q0            |   in|   24|   ap_memory|                      C_2|         array|
|C_2_we0           |  out|    1|   ap_memory|                      C_2|         array|
|C_2_address1      |  out|   12|   ap_memory|                      C_2|         array|
|C_2_ce1           |  out|    1|   ap_memory|                      C_2|         array|
|C_2_d1            |  out|   24|   ap_memory|                      C_2|         array|
|C_2_q1            |   in|   24|   ap_memory|                      C_2|         array|
|C_2_we1           |  out|    1|   ap_memory|                      C_2|         array|
|C_3_address0      |  out|   12|   ap_memory|                      C_3|         array|
|C_3_ce0           |  out|    1|   ap_memory|                      C_3|         array|
|C_3_d0            |  out|   24|   ap_memory|                      C_3|         array|
|C_3_q0            |   in|   24|   ap_memory|                      C_3|         array|
|C_3_we0           |  out|    1|   ap_memory|                      C_3|         array|
|C_3_address1      |  out|   12|   ap_memory|                      C_3|         array|
|C_3_ce1           |  out|    1|   ap_memory|                      C_3|         array|
|C_3_d1            |  out|   24|   ap_memory|                      C_3|         array|
|C_3_q1            |   in|   24|   ap_memory|                      C_3|         array|
|C_3_we1           |  out|    1|   ap_memory|                      C_3|         array|
|C_4_address0      |  out|   12|   ap_memory|                      C_4|         array|
|C_4_ce0           |  out|    1|   ap_memory|                      C_4|         array|
|C_4_d0            |  out|   24|   ap_memory|                      C_4|         array|
|C_4_q0            |   in|   24|   ap_memory|                      C_4|         array|
|C_4_we0           |  out|    1|   ap_memory|                      C_4|         array|
|C_4_address1      |  out|   12|   ap_memory|                      C_4|         array|
|C_4_ce1           |  out|    1|   ap_memory|                      C_4|         array|
|C_4_d1            |  out|   24|   ap_memory|                      C_4|         array|
|C_4_q1            |   in|   24|   ap_memory|                      C_4|         array|
|C_4_we1           |  out|    1|   ap_memory|                      C_4|         array|
|C_5_address0      |  out|   12|   ap_memory|                      C_5|         array|
|C_5_ce0           |  out|    1|   ap_memory|                      C_5|         array|
|C_5_d0            |  out|   24|   ap_memory|                      C_5|         array|
|C_5_q0            |   in|   24|   ap_memory|                      C_5|         array|
|C_5_we0           |  out|    1|   ap_memory|                      C_5|         array|
|C_5_address1      |  out|   12|   ap_memory|                      C_5|         array|
|C_5_ce1           |  out|    1|   ap_memory|                      C_5|         array|
|C_5_d1            |  out|   24|   ap_memory|                      C_5|         array|
|C_5_q1            |   in|   24|   ap_memory|                      C_5|         array|
|C_5_we1           |  out|    1|   ap_memory|                      C_5|         array|
|C_6_address0      |  out|   12|   ap_memory|                      C_6|         array|
|C_6_ce0           |  out|    1|   ap_memory|                      C_6|         array|
|C_6_d0            |  out|   24|   ap_memory|                      C_6|         array|
|C_6_q0            |   in|   24|   ap_memory|                      C_6|         array|
|C_6_we0           |  out|    1|   ap_memory|                      C_6|         array|
|C_6_address1      |  out|   12|   ap_memory|                      C_6|         array|
|C_6_ce1           |  out|    1|   ap_memory|                      C_6|         array|
|C_6_d1            |  out|   24|   ap_memory|                      C_6|         array|
|C_6_q1            |   in|   24|   ap_memory|                      C_6|         array|
|C_6_we1           |  out|    1|   ap_memory|                      C_6|         array|
|C_7_address0      |  out|   12|   ap_memory|                      C_7|         array|
|C_7_ce0           |  out|    1|   ap_memory|                      C_7|         array|
|C_7_d0            |  out|   24|   ap_memory|                      C_7|         array|
|C_7_q0            |   in|   24|   ap_memory|                      C_7|         array|
|C_7_we0           |  out|    1|   ap_memory|                      C_7|         array|
|C_7_address1      |  out|   12|   ap_memory|                      C_7|         array|
|C_7_ce1           |  out|    1|   ap_memory|                      C_7|         array|
|C_7_d1            |  out|   24|   ap_memory|                      C_7|         array|
|C_7_q1            |   in|   24|   ap_memory|                      C_7|         array|
|C_7_we1           |  out|    1|   ap_memory|                      C_7|         array|
|C_8_address0      |  out|   12|   ap_memory|                      C_8|         array|
|C_8_ce0           |  out|    1|   ap_memory|                      C_8|         array|
|C_8_d0            |  out|   24|   ap_memory|                      C_8|         array|
|C_8_q0            |   in|   24|   ap_memory|                      C_8|         array|
|C_8_we0           |  out|    1|   ap_memory|                      C_8|         array|
|C_8_address1      |  out|   12|   ap_memory|                      C_8|         array|
|C_8_ce1           |  out|    1|   ap_memory|                      C_8|         array|
|C_8_d1            |  out|   24|   ap_memory|                      C_8|         array|
|C_8_q1            |   in|   24|   ap_memory|                      C_8|         array|
|C_8_we1           |  out|    1|   ap_memory|                      C_8|         array|
|C_9_address0      |  out|   12|   ap_memory|                      C_9|         array|
|C_9_ce0           |  out|    1|   ap_memory|                      C_9|         array|
|C_9_d0            |  out|   24|   ap_memory|                      C_9|         array|
|C_9_q0            |   in|   24|   ap_memory|                      C_9|         array|
|C_9_we0           |  out|    1|   ap_memory|                      C_9|         array|
|C_9_address1      |  out|   12|   ap_memory|                      C_9|         array|
|C_9_ce1           |  out|    1|   ap_memory|                      C_9|         array|
|C_9_d1            |  out|   24|   ap_memory|                      C_9|         array|
|C_9_q1            |   in|   24|   ap_memory|                      C_9|         array|
|C_9_we1           |  out|    1|   ap_memory|                      C_9|         array|
|C_10_address0     |  out|   12|   ap_memory|                     C_10|         array|
|C_10_ce0          |  out|    1|   ap_memory|                     C_10|         array|
|C_10_d0           |  out|   24|   ap_memory|                     C_10|         array|
|C_10_q0           |   in|   24|   ap_memory|                     C_10|         array|
|C_10_we0          |  out|    1|   ap_memory|                     C_10|         array|
|C_10_address1     |  out|   12|   ap_memory|                     C_10|         array|
|C_10_ce1          |  out|    1|   ap_memory|                     C_10|         array|
|C_10_d1           |  out|   24|   ap_memory|                     C_10|         array|
|C_10_q1           |   in|   24|   ap_memory|                     C_10|         array|
|C_10_we1          |  out|    1|   ap_memory|                     C_10|         array|
|C_11_address0     |  out|   12|   ap_memory|                     C_11|         array|
|C_11_ce0          |  out|    1|   ap_memory|                     C_11|         array|
|C_11_d0           |  out|   24|   ap_memory|                     C_11|         array|
|C_11_q0           |   in|   24|   ap_memory|                     C_11|         array|
|C_11_we0          |  out|    1|   ap_memory|                     C_11|         array|
|C_11_address1     |  out|   12|   ap_memory|                     C_11|         array|
|C_11_ce1          |  out|    1|   ap_memory|                     C_11|         array|
|C_11_d1           |  out|   24|   ap_memory|                     C_11|         array|
|C_11_q1           |   in|   24|   ap_memory|                     C_11|         array|
|C_11_we1          |  out|    1|   ap_memory|                     C_11|         array|
|ap_clk            |   in|    1|  ap_ctrl_hs|  gemm_systolic_array_ds1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  gemm_systolic_array_ds1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  gemm_systolic_array_ds1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  gemm_systolic_array_ds1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  gemm_systolic_array_ds1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  gemm_systolic_array_ds1|  return value|
|ap_continue       |   in|    1|  ap_ctrl_hs|  gemm_systolic_array_ds1|  return value|
+------------------+-----+-----+------------+-------------------------+--------------+

