{"vcs1":{"timestamp_begin":1768577540.098817695, "rt":62.74, "ut":13.96, "st":1.39}}
{"vcselab":{"timestamp_begin":1768577602.916505735, "rt":9.68, "ut":0.65, "st":0.07}}
{"link":{"timestamp_begin":1768577612.746625520, "rt":10.54, "ut":0.21, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768577539.339505991}
{"VCS_COMP_START_TIME": 1768577539.339505991}
{"VCS_COMP_END_TIME": 1768583483.539200604}
{"VCS_USER_OPTIONS": "-gui -full64 -R -debug_access+pp -debug_region+cell+encrypt +vcs +dumparrays +vcd +vcdpluson -P /softs/synopsys/verdi/T-2022.06-1/share/PLI/VCS/LINUX64/novas.tab /softs/synopsys/verdi/T-2022.06-1/share/PLI/VCS/LINUX64/pli.a +define +DUMPFSDB -kdb -lca -l comp.log +v2k +lint=TFIPC-L +verilog2001 -sverilog /dkits/tsmc/65nm/IP_65nm/LP/STDCELL_IO/designPackage/stclib/9-track/Front_End/verilog/tcbn65lphvt_200a/tcbn65lphvt.v /dkits/tsmc/65nm/IP_65nm/LP/STDCELL_IO/designPackage/stclib/9-track/Front_End/verilog/tcbn65lp_200a/tcbn65lp.v /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/traditionalMac.sv /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/newMAC.sv /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/newMAC_v1.sv /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/newMAC_tb.sv -o simv"}
{"vcs1": {"peak_mem": 103307}}
{"stitch_vcselab": {"peak_mem": 104156}}
