-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
-- Date        : Wed May  8 09:38:28 2024
-- Host        : tesla.bu.edu running 64-bit AlmaLinux release 8.8 (Sapphire Caracal)
-- Command     : write_vhdl -force -mode funcsim
--               /home/madorsky/github/apollo/apollo_sm_vivado/rev2a_xczu7ev/zynq_bd/ip/zynq_bd_C2C1_PHY_0/zynq_bd_C2C1_PHY_0_sim_netlist.vhdl
-- Design      : zynq_bd_C2C1_PHY_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu7ev-fbvb900-2-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_BLOCK_SYNC_SM is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    blocksync_out_i : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_i : in STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_BLOCK_SYNC_SM;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_BLOCK_SYNC_SM is
  signal BLOCKSYNC_OUT_i_1_n_0 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal RXGEARBOXSLIP_OUT_i_2_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_3_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_4_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_5_n_0 : STD_LOGIC;
  signal RXGEARBOXSLIP_OUT_i_6_n_0 : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal \begin_r_i_2__0_n_0\ : STD_LOGIC;
  signal \^blocksync_out_i\ : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal next_sh_invalid_c : STD_LOGIC;
  signal next_sh_valid_c : STD_LOGIC;
  signal next_slip_c : STD_LOGIC;
  signal next_sync_done_c : STD_LOGIC;
  signal next_test_sh_c : STD_LOGIC;
  signal \p_0_in__6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__7\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \sh_count_equals_max_i__14\ : STD_LOGIC;
  signal \sh_invalid_cnt_equals_zero_i__4\ : STD_LOGIC;
  signal sh_valid_r_i_2_n_0 : STD_LOGIC;
  signal \slip_count_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[11]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[12]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[13]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[14]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[8]\ : STD_LOGIC;
  signal \slip_count_i_reg_n_0_[9]\ : STD_LOGIC;
  signal slip_done_i : STD_LOGIC;
  signal slip_pulse_i : STD_LOGIC;
  signal slip_r_i_2_n_0 : STD_LOGIC;
  signal sync_done_r : STD_LOGIC;
  signal sync_done_r_i_3_n_0 : STD_LOGIC;
  signal sync_done_r_i_5_n_0 : STD_LOGIC;
  signal sync_done_r_i_6_n_0 : STD_LOGIC;
  signal sync_done_r_i_7_n_0 : STD_LOGIC;
  signal sync_done_r_i_8_n_0 : STD_LOGIC;
  signal sync_done_r_i_9_n_0 : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_2\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_3\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_4\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_5\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_6\ : STD_LOGIC;
  signal \sync_header_count_i0_carry__0_n_7\ : STD_LOGIC;
  signal sync_header_count_i0_carry_n_0 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_1 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_2 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_3 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_4 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_5 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_6 : STD_LOGIC;
  signal sync_header_count_i0_carry_n_7 : STD_LOGIC;
  signal \sync_header_count_i[15]_i_1_n_0\ : STD_LOGIC;
  signal sync_header_count_i_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sync_header_invalid_count_i[9]_i_2_n_0\ : STD_LOGIC;
  signal sync_header_invalid_count_i_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal system_reset_r : STD_LOGIC;
  signal system_reset_r2 : STD_LOGIC;
  signal test_sh_r : STD_LOGIC;
  signal test_sh_r_i_2_n_0 : STD_LOGIC;
  signal \NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_sync_header_count_i0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of RXGEARBOXSLIP_OUT_i_2 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of RXGEARBOXSLIP_OUT_i_5 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of RXGEARBOXSLIP_OUT_i_6 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \begin_r_i_2__0\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of sync_done_r_i_6 : label is "soft_lutpair20";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sync_header_count_i0_carry : label is 35;
  attribute ADDER_THRESHOLD of \sync_header_count_i0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \sync_header_count_i[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[8]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \sync_header_invalid_count_i[9]_i_1\ : label is "soft_lutpair18";
begin
  D(0) <= \^d\(0);
  blocksync_out_i <= \^blocksync_out_i\;
BLOCKSYNC_OUT_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => p_1_in(1),
      I1 => system_reset_r2,
      I2 => \^blocksync_out_i\,
      I3 => sync_done_r,
      O => BLOCKSYNC_OUT_i_1_n_0
    );
BLOCKSYNC_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => BLOCKSYNC_OUT_i_1_n_0,
      Q => \^blocksync_out_i\,
      R => '0'
    );
RXGEARBOXSLIP_OUT_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA20000000"
    )
        port map (
      I0 => RXGEARBOXSLIP_OUT_i_2_n_0,
      I1 => \sh_invalid_cnt_equals_zero_i__4\,
      I2 => \sh_count_equals_max_i__14\,
      I3 => p_1_in(3),
      I4 => RXGEARBOXSLIP_OUT_i_3_n_0,
      I5 => RXGEARBOXSLIP_OUT_i_4_n_0,
      O => slip_pulse_i
    );
RXGEARBOXSLIP_OUT_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => slip_r_i_2_n_0,
      I1 => p_1_in(1),
      O => RXGEARBOXSLIP_OUT_i_2_n_0
    );
RXGEARBOXSLIP_OUT_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000FFFF"
    )
        port map (
      I0 => sync_done_r_i_9_n_0,
      I1 => sync_header_invalid_count_i_reg(3),
      I2 => sync_header_invalid_count_i_reg(4),
      I3 => RXGEARBOXSLIP_OUT_i_5_n_0,
      I4 => \^blocksync_out_i\,
      O => RXGEARBOXSLIP_OUT_i_3_n_0
    );
RXGEARBOXSLIP_OUT_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4444444F4F4F4F4"
    )
        port map (
      I0 => slip_done_i,
      I1 => p_1_in(1),
      I2 => p_1_in(2),
      I3 => sync_done_r_i_9_n_0,
      I4 => RXGEARBOXSLIP_OUT_i_6_n_0,
      I5 => \^blocksync_out_i\,
      O => RXGEARBOXSLIP_OUT_i_4_n_0
    );
RXGEARBOXSLIP_OUT_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      O => RXGEARBOXSLIP_OUT_i_5_n_0
    );
RXGEARBOXSLIP_OUT_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(3),
      I1 => sync_header_invalid_count_i_reg(4),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(1),
      I4 => sync_header_invalid_count_i_reg(2),
      O => RXGEARBOXSLIP_OUT_i_6_n_0
    );
RXGEARBOXSLIP_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => slip_pulse_i,
      Q => \^d\(0),
      R => '0'
    );
\begin_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFBAAAAA"
    )
        port map (
      I0 => \begin_r_i_2__0_n_0\,
      I1 => \sh_invalid_cnt_equals_zero_i__4\,
      I2 => p_1_in(3),
      I3 => p_1_in(2),
      I4 => \sh_count_equals_max_i__14\,
      I5 => RXGEARBOXSLIP_OUT_i_3_n_0,
      O => next_begin_c
    );
\begin_r_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => slip_r_i_2_n_0,
      I1 => sync_done_r,
      I2 => slip_done_i,
      I3 => p_1_in(1),
      O => \begin_r_i_2__0_n_0\
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => system_reset_r2
    );
sh_invalid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => sh_valid_r_i_2_n_0,
      I3 => test_sh_r,
      I4 => begin_r,
      I5 => p_1_in(1),
      O => next_sh_invalid_c
    );
sh_invalid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_sh_invalid_c,
      Q => p_1_in(2),
      R => system_reset_r2
    );
sh_valid_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000006000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => sh_valid_r_i_2_n_0,
      I3 => test_sh_r,
      I4 => begin_r,
      I5 => p_1_in(1),
      O => next_sh_valid_c
    );
sh_valid_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sync_done_r,
      I1 => rxheadervalid_i,
      I2 => p_1_in(3),
      I3 => p_1_in(2),
      O => sh_valid_r_i_2_n_0
    );
sh_valid_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_sh_valid_c,
      Q => p_1_in(3),
      R => system_reset_r2
    );
\slip_count_i[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_in(1),
      O => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \^d\(0),
      Q => \slip_count_i_reg_n_0_[0]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[9]\,
      Q => \slip_count_i_reg_n_0_[10]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[10]\,
      Q => \slip_count_i_reg_n_0_[11]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[11]\,
      Q => \slip_count_i_reg_n_0_[12]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[12]\,
      Q => \slip_count_i_reg_n_0_[13]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[13]\,
      Q => \slip_count_i_reg_n_0_[14]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[14]\,
      Q => slip_done_i,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[0]\,
      Q => \slip_count_i_reg_n_0_[1]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[1]\,
      Q => \slip_count_i_reg_n_0_[2]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[2]\,
      Q => \slip_count_i_reg_n_0_[3]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[3]\,
      Q => \slip_count_i_reg_n_0_[4]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[4]\,
      Q => \slip_count_i_reg_n_0_[5]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[5]\,
      Q => \slip_count_i_reg_n_0_[6]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[6]\,
      Q => \slip_count_i_reg_n_0_[7]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[7]\,
      Q => \slip_count_i_reg_n_0_[8]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
\slip_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \slip_count_i_reg_n_0_[8]\,
      Q => \slip_count_i_reg_n_0_[9]\,
      R => \slip_count_i[15]_i_1_n_0\
    );
slip_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA20000000"
    )
        port map (
      I0 => slip_r_i_2_n_0,
      I1 => \sh_invalid_cnt_equals_zero_i__4\,
      I2 => \sh_count_equals_max_i__14\,
      I3 => p_1_in(3),
      I4 => RXGEARBOXSLIP_OUT_i_3_n_0,
      I5 => RXGEARBOXSLIP_OUT_i_4_n_0,
      O => next_slip_c
    );
slip_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010116"
    )
        port map (
      I0 => sync_done_r,
      I1 => p_1_in(1),
      I2 => p_1_in(2),
      I3 => p_1_in(3),
      I4 => test_sh_r,
      I5 => begin_r,
      O => slip_r_i_2_n_0
    );
slip_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_slip_c,
      Q => p_1_in(1),
      R => system_reset_r2
    );
sync_done_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \sh_count_equals_max_i__14\,
      I1 => sync_done_r_i_3_n_0,
      I2 => \sh_invalid_cnt_equals_zero_i__4\,
      O => next_sync_done_c
    );
sync_done_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sync_done_r_i_5_n_0,
      I1 => sync_done_r_i_6_n_0,
      I2 => sync_done_r_i_7_n_0,
      I3 => sync_done_r_i_8_n_0,
      O => \sh_count_equals_max_i__14\
    );
sync_done_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      I2 => sync_done_r,
      I3 => p_1_in(1),
      I4 => begin_r,
      I5 => test_sh_r,
      O => sync_done_r_i_3_n_0
    );
sync_done_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(3),
      I4 => sync_header_invalid_count_i_reg(4),
      I5 => sync_done_r_i_9_n_0,
      O => \sh_invalid_cnt_equals_zero_i__4\
    );
sync_done_r_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sync_header_count_i_reg(7),
      I1 => sync_header_count_i_reg(6),
      I2 => sync_header_count_i_reg(4),
      I3 => sync_header_count_i_reg(5),
      O => sync_done_r_i_5_n_0
    );
sync_done_r_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sync_header_count_i_reg(1),
      I1 => sync_header_count_i_reg(0),
      I2 => sync_header_count_i_reg(3),
      I3 => sync_header_count_i_reg(2),
      O => sync_done_r_i_6_n_0
    );
sync_done_r_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sync_header_count_i_reg(10),
      I1 => sync_header_count_i_reg(11),
      I2 => sync_header_count_i_reg(8),
      I3 => sync_header_count_i_reg(9),
      O => sync_done_r_i_7_n_0
    );
sync_done_r_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sync_header_count_i_reg(15),
      I1 => sync_header_count_i_reg(14),
      I2 => sync_header_count_i_reg(12),
      I3 => sync_header_count_i_reg(13),
      O => sync_done_r_i_8_n_0
    );
sync_done_r_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(5),
      I1 => sync_header_invalid_count_i_reg(6),
      I2 => sync_header_invalid_count_i_reg(7),
      I3 => sync_header_invalid_count_i_reg(9),
      I4 => sync_header_invalid_count_i_reg(8),
      O => sync_done_r_i_9_n_0
    );
sync_done_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_sync_done_c,
      Q => sync_done_r,
      R => system_reset_r2
    );
sync_header_count_i0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => sync_header_count_i_reg(0),
      CI_TOP => '0',
      CO(7) => sync_header_count_i0_carry_n_0,
      CO(6) => sync_header_count_i0_carry_n_1,
      CO(5) => sync_header_count_i0_carry_n_2,
      CO(4) => sync_header_count_i0_carry_n_3,
      CO(3) => sync_header_count_i0_carry_n_4,
      CO(2) => sync_header_count_i0_carry_n_5,
      CO(1) => sync_header_count_i0_carry_n_6,
      CO(0) => sync_header_count_i0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__6\(8 downto 1),
      S(7 downto 0) => sync_header_count_i_reg(8 downto 1)
    );
\sync_header_count_i0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sync_header_count_i0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_sync_header_count_i0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \sync_header_count_i0_carry__0_n_2\,
      CO(4) => \sync_header_count_i0_carry__0_n_3\,
      CO(3) => \sync_header_count_i0_carry__0_n_4\,
      CO(2) => \sync_header_count_i0_carry__0_n_5\,
      CO(1) => \sync_header_count_i0_carry__0_n_6\,
      CO(0) => \sync_header_count_i0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_sync_header_count_i0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__6\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => sync_header_count_i_reg(15 downto 9)
    );
\sync_header_count_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_header_count_i_reg(0),
      O => \p_0_in__6\(0)
    );
\sync_header_count_i[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in(3),
      I1 => p_1_in(2),
      O => \sync_header_count_i[15]_i_1_n_0\
    );
\sync_header_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(0),
      Q => sync_header_count_i_reg(0),
      R => begin_r
    );
\sync_header_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(10),
      Q => sync_header_count_i_reg(10),
      R => begin_r
    );
\sync_header_count_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(11),
      Q => sync_header_count_i_reg(11),
      R => begin_r
    );
\sync_header_count_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(12),
      Q => sync_header_count_i_reg(12),
      R => begin_r
    );
\sync_header_count_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(13),
      Q => sync_header_count_i_reg(13),
      R => begin_r
    );
\sync_header_count_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(14),
      Q => sync_header_count_i_reg(14),
      R => begin_r
    );
\sync_header_count_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(15),
      Q => sync_header_count_i_reg(15),
      R => begin_r
    );
\sync_header_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(1),
      Q => sync_header_count_i_reg(1),
      R => begin_r
    );
\sync_header_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(2),
      Q => sync_header_count_i_reg(2),
      R => begin_r
    );
\sync_header_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(3),
      Q => sync_header_count_i_reg(3),
      R => begin_r
    );
\sync_header_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(4),
      Q => sync_header_count_i_reg(4),
      R => begin_r
    );
\sync_header_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(5),
      Q => sync_header_count_i_reg(5),
      R => begin_r
    );
\sync_header_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(6),
      Q => sync_header_count_i_reg(6),
      R => begin_r
    );
\sync_header_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(7),
      Q => sync_header_count_i_reg(7),
      R => begin_r
    );
\sync_header_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(8),
      Q => sync_header_count_i_reg(8),
      R => begin_r
    );
\sync_header_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \sync_header_count_i[15]_i_1_n_0\,
      D => \p_0_in__6\(9),
      Q => sync_header_count_i_reg(9),
      R => begin_r
    );
\sync_header_invalid_count_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      O => \p_0_in__7\(0)
    );
\sync_header_invalid_count_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      I1 => sync_header_invalid_count_i_reg(1),
      O => \p_0_in__7\(1)
    );
\sync_header_invalid_count_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(0),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(2),
      O => \p_0_in__7\(2)
    );
\sync_header_invalid_count_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(1),
      I1 => sync_header_invalid_count_i_reg(0),
      I2 => sync_header_invalid_count_i_reg(2),
      I3 => sync_header_invalid_count_i_reg(3),
      O => \p_0_in__7\(3)
    );
\sync_header_invalid_count_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(2),
      I1 => sync_header_invalid_count_i_reg(0),
      I2 => sync_header_invalid_count_i_reg(1),
      I3 => sync_header_invalid_count_i_reg(3),
      I4 => sync_header_invalid_count_i_reg(4),
      O => \p_0_in__7\(4)
    );
\sync_header_invalid_count_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(3),
      I1 => sync_header_invalid_count_i_reg(1),
      I2 => sync_header_invalid_count_i_reg(0),
      I3 => sync_header_invalid_count_i_reg(2),
      I4 => sync_header_invalid_count_i_reg(4),
      I5 => sync_header_invalid_count_i_reg(5),
      O => \p_0_in__7\(5)
    );
\sync_header_invalid_count_i[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I1 => sync_header_invalid_count_i_reg(6),
      O => \p_0_in__7\(6)
    );
\sync_header_invalid_count_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I1 => sync_header_invalid_count_i_reg(6),
      I2 => sync_header_invalid_count_i_reg(7),
      O => \p_0_in__7\(7)
    );
\sync_header_invalid_count_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(6),
      I1 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I2 => sync_header_invalid_count_i_reg(7),
      I3 => sync_header_invalid_count_i_reg(8),
      O => \p_0_in__7\(8)
    );
\sync_header_invalid_count_i[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(7),
      I1 => \sync_header_invalid_count_i[9]_i_2_n_0\,
      I2 => sync_header_invalid_count_i_reg(6),
      I3 => sync_header_invalid_count_i_reg(8),
      I4 => sync_header_invalid_count_i_reg(9),
      O => \p_0_in__7\(9)
    );
\sync_header_invalid_count_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sync_header_invalid_count_i_reg(5),
      I1 => sync_header_invalid_count_i_reg(3),
      I2 => sync_header_invalid_count_i_reg(1),
      I3 => sync_header_invalid_count_i_reg(0),
      I4 => sync_header_invalid_count_i_reg(2),
      I5 => sync_header_invalid_count_i_reg(4),
      O => \sync_header_invalid_count_i[9]_i_2_n_0\
    );
\sync_header_invalid_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(0),
      Q => sync_header_invalid_count_i_reg(0),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(1),
      Q => sync_header_invalid_count_i_reg(1),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(2),
      Q => sync_header_invalid_count_i_reg(2),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(3),
      Q => sync_header_invalid_count_i_reg(3),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(4),
      Q => sync_header_invalid_count_i_reg(4),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(5),
      Q => sync_header_invalid_count_i_reg(5),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(6),
      Q => sync_header_invalid_count_i_reg(6),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(7),
      Q => sync_header_invalid_count_i_reg(7),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(8),
      Q => sync_header_invalid_count_i_reg(8),
      R => begin_r
    );
\sync_header_invalid_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => p_1_in(2),
      D => \p_0_in__7\(9),
      Q => sync_header_invalid_count_i_reg(9),
      R => begin_r
    );
system_reset_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => system_reset_r,
      Q => system_reset_r2,
      R => '0'
    );
system_reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => SR(0),
      Q => system_reset_r,
      R => '0'
    );
test_sh_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2222AAAA0020"
    )
        port map (
      I0 => slip_r_i_2_n_0,
      I1 => \sh_count_equals_max_i__14\,
      I2 => p_1_in(2),
      I3 => RXGEARBOXSLIP_OUT_i_3_n_0,
      I4 => test_sh_r_i_2_n_0,
      I5 => p_1_in(3),
      O => next_test_sh_c
    );
test_sh_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => rxheadervalid_i,
      I1 => test_sh_r,
      I2 => begin_r,
      O => test_sh_r_i_2_n_0
    );
test_sh_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => next_test_sh_c,
      Q => test_sh_r,
      R => system_reset_r2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_CHANNEL_BOND_GEN is
  port (
    gen_ch_bond_i : out STD_LOGIC;
    CLK : in STD_LOGIC;
    TXDATAVALID_IN : in STD_LOGIC;
    \free_count_r_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_ch_bond_int_reg_0 : in STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_CHANNEL_BOND_GEN;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_CHANNEL_BOND_GEN is
  signal data_v_r : STD_LOGIC;
  signal \free_count_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \free_count_r[0]_i_3_n_0\ : STD_LOGIC;
  signal free_count_r_reg : STD_LOGIC_VECTOR ( 0 to 4 );
  signal gen_ch_bond_int_i_1_n_0 : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \free_count_r[0]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \free_count_r[0]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \free_count_r[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \free_count_r[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \free_count_r[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \free_count_r[4]_i_1\ : label is "soft_lutpair14";
begin
data_v_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => TXDATAVALID_IN,
      Q => data_v_r,
      R => '0'
    );
\free_count_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => data_v_r,
      I1 => free_count_r_reg(0),
      I2 => \free_count_r[0]_i_3_n_0\,
      I3 => \free_count_r_reg[4]_0\(0),
      O => \free_count_r[0]_i_1_n_0\
    );
\free_count_r[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => free_count_r_reg(1),
      I1 => free_count_r_reg(3),
      I2 => free_count_r_reg(4),
      I3 => free_count_r_reg(2),
      I4 => free_count_r_reg(0),
      O => \p_0_in__3\(4)
    );
\free_count_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => free_count_r_reg(3),
      I1 => free_count_r_reg(4),
      I2 => free_count_r_reg(2),
      I3 => free_count_r_reg(1),
      O => \free_count_r[0]_i_3_n_0\
    );
\free_count_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => free_count_r_reg(2),
      I1 => free_count_r_reg(4),
      I2 => free_count_r_reg(3),
      I3 => free_count_r_reg(1),
      O => \p_0_in__3\(3)
    );
\free_count_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => free_count_r_reg(3),
      I1 => free_count_r_reg(4),
      I2 => free_count_r_reg(2),
      O => \p_0_in__3\(2)
    );
\free_count_r[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => free_count_r_reg(4),
      I1 => free_count_r_reg(3),
      O => \p_0_in__3\(1)
    );
\free_count_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => free_count_r_reg(4),
      O => \p_0_in__3\(0)
    );
\free_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_v_r,
      D => \p_0_in__3\(4),
      Q => free_count_r_reg(0),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_v_r,
      D => \p_0_in__3\(3),
      Q => free_count_r_reg(1),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_v_r,
      D => \p_0_in__3\(2),
      Q => free_count_r_reg(2),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_v_r,
      D => \p_0_in__3\(1),
      Q => free_count_r_reg(3),
      R => \free_count_r[0]_i_1_n_0\
    );
\free_count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => data_v_r,
      D => \p_0_in__3\(0),
      Q => free_count_r_reg(4),
      R => \free_count_r[0]_i_1_n_0\
    );
gen_ch_bond_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => free_count_r_reg(1),
      I1 => free_count_r_reg(2),
      I2 => free_count_r_reg(4),
      I3 => free_count_r_reg(3),
      I4 => gen_ch_bond_int_reg_0,
      I5 => free_count_r_reg(0),
      O => gen_ch_bond_int_i_1_n_0
    );
gen_ch_bond_int_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => gen_ch_bond_int_i_1_n_0,
      Q => gen_ch_bond_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_CHANNEL_ERR_DETECT is
  port (
    hard_err : out STD_LOGIC;
    hard_err_i : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_CHANNEL_ERR_DETECT;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_CHANNEL_ERR_DETECT is
begin
CHANNEL_HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => hard_err_i,
      Q => hard_err,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_CHANNEL_INIT_SM is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wait_for_lane_up_r_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    CHANNEL_UP_RX_IF_reg_0 : out STD_LOGIC;
    CHANNEL_UP_TX_IF_reg_0 : out STD_LOGIC;
    gen_cc_flop_0_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    CHANNEL_UP_RX_IF_reg_1 : out STD_LOGIC;
    R0 : out STD_LOGIC;
    CHANNEL_UP_RX_IF_reg_2 : out STD_LOGIC;
    reset_lanes_c : in STD_LOGIC;
    CLK : in STD_LOGIC;
    wait_for_lane_up_r_reg_1 : in STD_LOGIC;
    remote_ready_i : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    CHANNEL_UP_RX_IF_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_ch_bond_i : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_pe_data_v_i : in STD_LOGIC;
    rx_pe_data_v_i : in STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_CHANNEL_INIT_SM;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_CHANNEL_INIT_SM is
  signal \^channel_up_rx_if_reg_0\ : STD_LOGIC;
  signal \^channel_up_tx_if_reg_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \TX_DATA[55]_i_3_n_0\ : STD_LOGIC;
  signal any_idles_r : STD_LOGIC;
  signal chan_bond_timeout_val : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of chan_bond_timeout_val : signal is "true";
  signal channel_up_c : STD_LOGIC;
  signal idle_xmit_cntr : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_2_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \idle_xmit_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_wait_for_remote_c : STD_LOGIC;
  signal ready_r : STD_LOGIC;
  signal ready_r_i_2_n_0 : STD_LOGIC;
  signal remote_ready_r : STD_LOGIC;
  signal \^wait_for_lane_up_r_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wait_for_remote_r : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \RX_D[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of RX_SRC_RDY_N_inv_i_1 : label is "soft_lutpair15";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_lanes_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_lanes_flop_0_i : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_lanes_flop_0_i : label is "VCC:CE GND:R";
begin
  CHANNEL_UP_RX_IF_reg_0 <= \^channel_up_rx_if_reg_0\;
  CHANNEL_UP_TX_IF_reg_0 <= \^channel_up_tx_if_reg_0\;
  SR(0) <= \^sr\(0);
  wait_for_lane_up_r_reg_0(0) <= \^wait_for_lane_up_r_reg_0\(0);
CHANNEL_UP_RX_IF_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => remote_ready_r,
      Q => \^channel_up_rx_if_reg_0\,
      R => CHANNEL_UP_RX_IF_reg_3(0)
    );
CHANNEL_UP_TX_IF_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404040"
    )
        port map (
      I0 => \^wait_for_lane_up_r_reg_0\(0),
      I1 => remote_ready_r,
      I2 => ready_r,
      I3 => wait_for_remote_r,
      I4 => \idle_xmit_cntr[0]_i_3_n_0\,
      O => channel_up_c
    );
CHANNEL_UP_TX_IF_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => channel_up_c,
      Q => \^channel_up_tx_if_reg_0\,
      R => CHANNEL_UP_RX_IF_reg_3(0)
    );
DO_CC_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_up_rx_if_reg_0\,
      O => CHANNEL_UP_RX_IF_reg_1
    );
\RX_D[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^channel_up_rx_if_reg_0\,
      I1 => rx_pe_data_v_i,
      O => E(0)
    );
RX_SRC_RDY_N_inv_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^channel_up_rx_if_reg_0\,
      I1 => rx_pe_data_v_i,
      I2 => \^sr\(0),
      O => CHANNEL_UP_RX_IF_reg_2
    );
\TX_DATA[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000A000A000E000A"
    )
        port map (
      I0 => gen_ch_bond_i,
      I1 => \^channel_up_tx_if_reg_0\,
      I2 => rst_pma_init_usrclk,
      I3 => gen_cc_i,
      I4 => Q(0),
      I5 => \TX_DATA[55]_i_3_n_0\,
      O => gen_cc_flop_0_i(0)
    );
\TX_DATA[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0E0A0A"
    )
        port map (
      I0 => gen_cc_i,
      I1 => \^channel_up_tx_if_reg_0\,
      I2 => rst_pma_init_usrclk,
      I3 => gen_ch_bond_i,
      I4 => Q(1),
      I5 => \TX_DATA[55]_i_3_n_0\,
      O => gen_cc_flop_0_i(1)
    );
\TX_DATA[55]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^wait_for_lane_up_r_reg_0\(0),
      I1 => tx_pe_data_v_i,
      O => \TX_DATA[55]_i_3_n_0\
    );
any_idles_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => RX_IDLE,
      Q => any_idles_r,
      R => '0'
    );
gen_cc_flop_0_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^channel_up_tx_if_reg_0\,
      O => R0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(8)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(7)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(6)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(5)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(4)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(3)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => chan_bond_timeout_val(2)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(1)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => chan_bond_timeout_val(0)
    );
\idle_xmit_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC8FF"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[5]\,
      I1 => wait_for_remote_r,
      I2 => any_idles_r,
      I3 => \idle_xmit_cntr[0]_i_3_n_0\,
      I4 => \idle_xmit_cntr[0]_i_4_n_0\,
      O => idle_xmit_cntr
    );
\idle_xmit_cntr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[3]\,
      I1 => \idle_xmit_cntr_reg_n_0_[5]\,
      I2 => \idle_xmit_cntr_reg_n_0_[4]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => \idle_xmit_cntr_reg_n_0_[1]\,
      I5 => \idle_xmit_cntr_reg_n_0_[0]\,
      O => \idle_xmit_cntr[0]_i_2_n_0\
    );
\idle_xmit_cntr[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[0]\,
      I1 => \idle_xmit_cntr_reg_n_0_[1]\,
      I2 => \idle_xmit_cntr_reg_n_0_[2]\,
      I3 => \idle_xmit_cntr_reg_n_0_[4]\,
      I4 => \idle_xmit_cntr_reg_n_0_[5]\,
      I5 => \idle_xmit_cntr_reg_n_0_[3]\,
      O => \idle_xmit_cntr[0]_i_3_n_0\
    );
\idle_xmit_cntr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[4]\,
      I1 => \idle_xmit_cntr_reg_n_0_[1]\,
      I2 => \idle_xmit_cntr_reg_n_0_[0]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => wait_for_remote_r,
      I5 => \idle_xmit_cntr_reg_n_0_[3]\,
      O => \idle_xmit_cntr[0]_i_4_n_0\
    );
\idle_xmit_cntr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[1]\,
      I1 => \idle_xmit_cntr_reg_n_0_[3]\,
      I2 => \idle_xmit_cntr_reg_n_0_[5]\,
      I3 => \idle_xmit_cntr_reg_n_0_[4]\,
      I4 => \idle_xmit_cntr_reg_n_0_[2]\,
      I5 => \idle_xmit_cntr_reg_n_0_[0]\,
      O => \idle_xmit_cntr[1]_i_1_n_0\
    );
\idle_xmit_cntr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA6AAA6AAA6AAA"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[2]\,
      I1 => \idle_xmit_cntr_reg_n_0_[4]\,
      I2 => \idle_xmit_cntr_reg_n_0_[5]\,
      I3 => \idle_xmit_cntr_reg_n_0_[3]\,
      I4 => \idle_xmit_cntr_reg_n_0_[1]\,
      I5 => \idle_xmit_cntr_reg_n_0_[0]\,
      O => \idle_xmit_cntr[2]_i_1_n_0\
    );
\idle_xmit_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA6A6A6A6A6A6A6A"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[3]\,
      I1 => \idle_xmit_cntr_reg_n_0_[5]\,
      I2 => \idle_xmit_cntr_reg_n_0_[4]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => \idle_xmit_cntr_reg_n_0_[0]\,
      I5 => \idle_xmit_cntr_reg_n_0_[1]\,
      O => \idle_xmit_cntr[3]_i_1_n_0\
    );
\idle_xmit_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5555555AAAAAAAA"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[5]\,
      I1 => \idle_xmit_cntr_reg_n_0_[1]\,
      I2 => \idle_xmit_cntr_reg_n_0_[0]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      I4 => \idle_xmit_cntr_reg_n_0_[3]\,
      I5 => \idle_xmit_cntr_reg_n_0_[4]\,
      O => \idle_xmit_cntr[4]_i_1_n_0\
    );
\idle_xmit_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[1]\,
      I1 => \idle_xmit_cntr_reg_n_0_[0]\,
      I2 => \idle_xmit_cntr_reg_n_0_[2]\,
      I3 => \idle_xmit_cntr_reg_n_0_[3]\,
      I4 => \idle_xmit_cntr_reg_n_0_[4]\,
      I5 => \idle_xmit_cntr_reg_n_0_[5]\,
      O => \idle_xmit_cntr[5]_i_1_n_0\
    );
\idle_xmit_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[0]_i_2_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[0]\,
      R => \^wait_for_lane_up_r_reg_0\(0)
    );
\idle_xmit_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[1]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[1]\,
      R => \^wait_for_lane_up_r_reg_0\(0)
    );
\idle_xmit_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[2]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[2]\,
      R => \^wait_for_lane_up_r_reg_0\(0)
    );
\idle_xmit_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[3]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[3]\,
      R => \^wait_for_lane_up_r_reg_0\(0)
    );
\idle_xmit_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[4]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[4]\,
      R => \^wait_for_lane_up_r_reg_0\(0)
    );
\idle_xmit_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => idle_xmit_cntr,
      D => \idle_xmit_cntr[5]_i_1_n_0\,
      Q => \idle_xmit_cntr_reg_n_0_[5]\,
      R => \^wait_for_lane_up_r_reg_0\(0)
    );
\ready_r_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEA0000AAAA0000"
    )
        port map (
      I0 => ready_r,
      I1 => \idle_xmit_cntr_reg_n_0_[0]\,
      I2 => \idle_xmit_cntr_reg_n_0_[1]\,
      I3 => ready_r_i_2_n_0,
      I4 => remote_ready_r,
      I5 => wait_for_remote_r,
      O => next_ready_c
    );
ready_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \idle_xmit_cntr_reg_n_0_[3]\,
      I1 => \idle_xmit_cntr_reg_n_0_[5]\,
      I2 => \idle_xmit_cntr_reg_n_0_[4]\,
      I3 => \idle_xmit_cntr_reg_n_0_[2]\,
      O => ready_r_i_2_n_0
    );
ready_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => next_ready_c,
      Q => ready_r,
      R => wait_for_lane_up_r_reg_1
    );
remote_ready_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => remote_ready_i,
      Q => remote_ready_r,
      R => '0'
    );
reset_lanes_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_lanes_c,
      Q => \^sr\(0),
      R => '0'
    );
wait_for_lane_up_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => wait_for_lane_up_r_reg_1,
      Q => \^wait_for_lane_up_r_reg_0\(0),
      R => '0'
    );
wait_for_remote_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF544"
    )
        port map (
      I0 => remote_ready_r,
      I1 => ready_r,
      I2 => \idle_xmit_cntr[0]_i_3_n_0\,
      I3 => wait_for_remote_r,
      I4 => \^wait_for_lane_up_r_reg_0\(0),
      O => next_wait_for_remote_c
    );
wait_for_remote_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => next_wait_for_remote_c,
      Q => wait_for_remote_r,
      R => wait_for_lane_up_r_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_DESCRAMBLER_64B66B is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    valid_btf_detect_c : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    CB_detect0 : out STD_LOGIC;
    \descrambler_reg[39]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    CC_detect_dlyd1 : in STD_LOGIC;
    rxdatavalid_to_fifo_i : in STD_LOGIC;
    CB_detect_dlyd0p5 : in STD_LOGIC;
    CB_detect_dlyd0p5_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    \descrambler_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \unscrambled_data_i_reg[13]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zynq_bd_C2C1_PHY_0_DESCRAMBLER_64B66B;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_DESCRAMBLER_64B66B is
  signal CC_detect_dlyd1_i_2_n_0 : STD_LOGIC;
  signal CC_detect_dlyd1_i_3_n_0 : STD_LOGIC;
  signal CC_detect_dlyd1_i_4_n_0 : STD_LOGIC;
  signal CC_detect_dlyd1_i_5_n_0 : STD_LOGIC;
  signal CC_detect_pulse_r_i_2_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \descrambler[57]_i_1_n_0\ : STD_LOGIC;
  signal \^descrambler_reg[39]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \descrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[52]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[53]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[54]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[55]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[56]\ : STD_LOGIC;
  signal \descrambler_reg_n_0_[57]\ : STD_LOGIC;
  signal p_100_in : STD_LOGIC;
  signal p_67_in : STD_LOGIC;
  signal p_69_in : STD_LOGIC;
  signal p_73_in : STD_LOGIC;
  signal p_75_in : STD_LOGIC;
  signal p_78_in : STD_LOGIC;
  signal p_80_in : STD_LOGIC;
  signal p_84_in : STD_LOGIC;
  signal p_86_in : STD_LOGIC;
  signal p_89_in : STD_LOGIC;
  signal p_91_in : STD_LOGIC;
  signal p_95_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal poly : STD_LOGIC_VECTOR ( 57 downto 32 );
  signal tempData : STD_LOGIC_VECTOR ( 0 to 17 );
  signal unscrambled_data_i0 : STD_LOGIC;
  signal unscrambled_data_i012_out : STD_LOGIC;
  signal unscrambled_data_i016_out : STD_LOGIC;
  signal unscrambled_data_i020_out : STD_LOGIC;
  signal unscrambled_data_i024_out : STD_LOGIC;
  signal unscrambled_data_i028_out : STD_LOGIC;
  signal unscrambled_data_i032_out : STD_LOGIC;
  signal unscrambled_data_i036_out : STD_LOGIC;
  signal unscrambled_data_i040_out : STD_LOGIC;
  signal unscrambled_data_i044_out : STD_LOGIC;
  signal unscrambled_data_i048_out : STD_LOGIC;
  signal unscrambled_data_i04_out : STD_LOGIC;
  signal unscrambled_data_i08_out : STD_LOGIC;
  signal \wdth_conv_1stage[38]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of CC_detect_pulse_r_i_1 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of CC_detect_pulse_r_i_2 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \unscrambled_data_i[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \unscrambled_data_i[10]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \unscrambled_data_i[11]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \unscrambled_data_i[12]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \unscrambled_data_i[19]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \unscrambled_data_i[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \unscrambled_data_i[20]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \unscrambled_data_i[21]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \unscrambled_data_i[22]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \unscrambled_data_i[23]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \unscrambled_data_i[24]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \unscrambled_data_i[25]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \unscrambled_data_i[26]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \unscrambled_data_i[27]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \unscrambled_data_i[28]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \unscrambled_data_i[29]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \unscrambled_data_i[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \unscrambled_data_i[30]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \unscrambled_data_i[31]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \unscrambled_data_i[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \unscrambled_data_i[4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \unscrambled_data_i[5]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \unscrambled_data_i[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \unscrambled_data_i[7]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \unscrambled_data_i[8]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \unscrambled_data_i[9]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \wdth_conv_1stage[38]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \wdth_conv_1stage[38]_i_2\ : label is "soft_lutpair40";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  \descrambler_reg[39]_0\(1 downto 0) <= \^descrambler_reg[39]_0\(1 downto 0);
CB_detect_dlyd0p5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => CC_detect_dlyd1_i_2_n_0,
      I1 => CC_detect_dlyd1_i_4_n_0,
      I2 => \^q\(22),
      I3 => \^q\(23),
      I4 => rxdatavalid_to_fifo_i,
      I5 => CC_detect_dlyd1_i_3_n_0,
      O => CB_detect0
    );
CC_detect_dlyd1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => CC_detect_dlyd1_i_2_n_0,
      I1 => CC_detect_dlyd1_i_3_n_0,
      I2 => rxdatavalid_to_fifo_i,
      I3 => \^q\(22),
      I4 => \^q\(23),
      I5 => CC_detect_dlyd1_i_4_n_0,
      O => valid_btf_detect_c
    );
CC_detect_dlyd1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(24),
      I1 => \^q\(26),
      I2 => \^q\(16),
      I3 => \^q\(20),
      I4 => CC_detect_dlyd1_i_5_n_0,
      O => CC_detect_dlyd1_i_2_n_0
    );
CC_detect_dlyd1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^q\(28),
      I1 => CB_detect_dlyd0p5_reg(1),
      I2 => \^q\(29),
      I3 => CB_detect_dlyd0p5_reg(0),
      O => CC_detect_dlyd1_i_3_n_0
    );
CC_detect_dlyd1_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^q\(27),
      I1 => \^q\(30),
      I2 => \^q\(19),
      I3 => \^q\(21),
      O => CC_detect_dlyd1_i_4_n_0
    );
CC_detect_dlyd1_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(25),
      I2 => \^q\(31),
      I3 => \^q\(17),
      O => CC_detect_dlyd1_i_5_n_0
    );
CC_detect_pulse_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => CC_detect_pulse_r_i_2_n_0,
      I1 => CC_detect_dlyd1_i_2_n_0,
      I2 => CC_detect_dlyd1,
      O => D(1)
    );
CC_detect_pulse_r_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => CC_detect_dlyd1_i_4_n_0,
      I1 => \^q\(23),
      I2 => \^q\(22),
      I3 => rxdatavalid_to_fifo_i,
      I4 => CC_detect_dlyd1_i_3_n_0,
      O => CC_detect_pulse_r_i_2_n_0
    );
\descrambler[57]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in0,
      O => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(0),
      Q => poly(32),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(10),
      Q => poly(42),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(11),
      Q => poly(43),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(12),
      Q => poly(44),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(13),
      Q => poly(45),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(14),
      Q => poly(46),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(15),
      Q => poly(47),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[16]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(16),
      Q => poly(48),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(17),
      Q => poly(49),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(18),
      Q => poly(50),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(19),
      Q => poly(51),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(1),
      Q => poly(33),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[20]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(20),
      Q => \^descrambler_reg[39]_0\(0),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(21),
      Q => poly(53),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[22]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(22),
      Q => poly(54),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(23),
      Q => poly(55),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(24),
      Q => poly(56),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(25),
      Q => poly(57),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(26),
      Q => p_67_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(27),
      Q => p_69_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[28]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(28),
      Q => p_73_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(29),
      Q => p_75_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(2),
      Q => poly(34),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[30]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(30),
      Q => p_78_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(31),
      Q => p_80_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[32]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(32),
      Q => p_84_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(33),
      Q => p_86_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(34),
      Q => p_89_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(35),
      Q => p_91_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(36),
      Q => p_95_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(37),
      Q => p_97_in,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[38]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(38),
      Q => p_100_in,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(39),
      Q => \^descrambler_reg[39]_0\(1),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(3),
      Q => poly(35),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[40]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(40),
      Q => \descrambler_reg_n_0_[40]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(41),
      Q => \descrambler_reg_n_0_[41]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[42]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(42),
      Q => \descrambler_reg_n_0_[42]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(43),
      Q => \descrambler_reg_n_0_[43]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[44]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(44),
      Q => \descrambler_reg_n_0_[44]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(45),
      Q => \descrambler_reg_n_0_[45]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[46]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(46),
      Q => \descrambler_reg_n_0_[46]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(47),
      Q => \descrambler_reg_n_0_[47]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[48]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(48),
      Q => \descrambler_reg_n_0_[48]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(49),
      Q => \descrambler_reg_n_0_[49]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(4),
      Q => poly(36),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[50]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(50),
      Q => \descrambler_reg_n_0_[50]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(51),
      Q => \descrambler_reg_n_0_[51]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[52]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \^descrambler_reg[39]_0\(0),
      Q => \descrambler_reg_n_0_[52]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(53),
      Q => \descrambler_reg_n_0_[53]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[54]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(54),
      Q => \descrambler_reg_n_0_[54]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(55),
      Q => \descrambler_reg_n_0_[55]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(56),
      Q => \descrambler_reg_n_0_[56]\,
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => poly(57),
      Q => \descrambler_reg_n_0_[57]\,
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(5),
      Q => poly(37),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(6),
      Q => poly(38),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(7),
      Q => poly(39),
      R => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(8),
      Q => poly(40),
      S => \descrambler[57]_i_1_n_0\
    );
\descrambler_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \descrambler_reg[31]_0\(9),
      Q => poly(41),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(39),
      I1 => \descrambler_reg[31]_0\(0),
      I2 => p_67_in,
      O => unscrambled_data_i0
    );
\unscrambled_data_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(49),
      I1 => \descrambler_reg[31]_0\(10),
      I2 => p_95_in,
      O => unscrambled_data_i040_out
    );
\unscrambled_data_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(50),
      I1 => \descrambler_reg[31]_0\(11),
      I2 => p_97_in,
      O => unscrambled_data_i044_out
    );
\unscrambled_data_i[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(51),
      I1 => \descrambler_reg[31]_0\(12),
      I2 => p_100_in,
      O => unscrambled_data_i048_out
    );
\unscrambled_data_i[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(53),
      I1 => \descrambler_reg[31]_0\(14),
      I2 => \descrambler_reg_n_0_[40]\,
      O => tempData(17)
    );
\unscrambled_data_i[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(54),
      I1 => \descrambler_reg[31]_0\(15),
      I2 => \descrambler_reg_n_0_[41]\,
      O => tempData(16)
    );
\unscrambled_data_i[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(55),
      I1 => \descrambler_reg[31]_0\(16),
      I2 => \descrambler_reg_n_0_[42]\,
      O => tempData(15)
    );
\unscrambled_data_i[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(56),
      I1 => \descrambler_reg[31]_0\(17),
      I2 => \descrambler_reg_n_0_[43]\,
      O => tempData(14)
    );
\unscrambled_data_i[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(57),
      I1 => \descrambler_reg[31]_0\(18),
      I2 => \descrambler_reg_n_0_[44]\,
      O => tempData(13)
    );
\unscrambled_data_i[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_67_in,
      I1 => \descrambler_reg[31]_0\(19),
      I2 => \descrambler_reg_n_0_[45]\,
      O => tempData(12)
    );
\unscrambled_data_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(40),
      I1 => \descrambler_reg[31]_0\(1),
      I2 => p_69_in,
      O => unscrambled_data_i04_out
    );
\unscrambled_data_i[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_69_in,
      I1 => \descrambler_reg[31]_0\(20),
      I2 => \descrambler_reg_n_0_[46]\,
      O => tempData(11)
    );
\unscrambled_data_i[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_73_in,
      I1 => \descrambler_reg[31]_0\(21),
      I2 => \descrambler_reg_n_0_[47]\,
      O => tempData(10)
    );
\unscrambled_data_i[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_75_in,
      I1 => \descrambler_reg[31]_0\(22),
      I2 => \descrambler_reg_n_0_[48]\,
      O => tempData(9)
    );
\unscrambled_data_i[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_78_in,
      I1 => \descrambler_reg[31]_0\(23),
      I2 => \descrambler_reg_n_0_[49]\,
      O => tempData(8)
    );
\unscrambled_data_i[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_80_in,
      I1 => \descrambler_reg[31]_0\(24),
      I2 => \descrambler_reg_n_0_[50]\,
      O => tempData(7)
    );
\unscrambled_data_i[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_84_in,
      I1 => \descrambler_reg[31]_0\(25),
      I2 => \descrambler_reg_n_0_[51]\,
      O => tempData(6)
    );
\unscrambled_data_i[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_86_in,
      I1 => \descrambler_reg[31]_0\(26),
      I2 => \descrambler_reg_n_0_[52]\,
      O => tempData(5)
    );
\unscrambled_data_i[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_89_in,
      I1 => \descrambler_reg[31]_0\(27),
      I2 => \descrambler_reg_n_0_[53]\,
      O => tempData(4)
    );
\unscrambled_data_i[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_91_in,
      I1 => \descrambler_reg[31]_0\(28),
      I2 => \descrambler_reg_n_0_[54]\,
      O => tempData(3)
    );
\unscrambled_data_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_95_in,
      I1 => \descrambler_reg[31]_0\(29),
      I2 => \descrambler_reg_n_0_[55]\,
      O => tempData(2)
    );
\unscrambled_data_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(41),
      I1 => \descrambler_reg[31]_0\(2),
      I2 => p_73_in,
      O => unscrambled_data_i08_out
    );
\unscrambled_data_i[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => \descrambler_reg[31]_0\(30),
      I2 => \descrambler_reg_n_0_[56]\,
      O => tempData(1)
    );
\unscrambled_data_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_100_in,
      I1 => \descrambler_reg[31]_0\(31),
      I2 => \descrambler_reg_n_0_[57]\,
      O => tempData(0)
    );
\unscrambled_data_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(42),
      I1 => \descrambler_reg[31]_0\(3),
      I2 => p_75_in,
      O => unscrambled_data_i012_out
    );
\unscrambled_data_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(43),
      I1 => \descrambler_reg[31]_0\(4),
      I2 => p_78_in,
      O => unscrambled_data_i016_out
    );
\unscrambled_data_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(44),
      I1 => \descrambler_reg[31]_0\(5),
      I2 => p_80_in,
      O => unscrambled_data_i020_out
    );
\unscrambled_data_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(45),
      I1 => \descrambler_reg[31]_0\(6),
      I2 => p_84_in,
      O => unscrambled_data_i024_out
    );
\unscrambled_data_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(46),
      I1 => \descrambler_reg[31]_0\(7),
      I2 => p_86_in,
      O => unscrambled_data_i028_out
    );
\unscrambled_data_i[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(47),
      I1 => \descrambler_reg[31]_0\(8),
      I2 => p_89_in,
      O => unscrambled_data_i032_out
    );
\unscrambled_data_i[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(48),
      I1 => \descrambler_reg[31]_0\(9),
      I2 => p_91_in,
      O => unscrambled_data_i036_out
    );
\unscrambled_data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i0,
      Q => \^q\(0),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i040_out,
      Q => \^q\(10),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i044_out,
      Q => \^q\(11),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i048_out,
      Q => \^q\(12),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => \unscrambled_data_i_reg[13]_0\(0),
      Q => \^q\(13),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(17),
      Q => \^q\(14),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(16),
      Q => \^q\(15),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(15),
      Q => \^q\(16),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(14),
      Q => \^q\(17),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(13),
      Q => \^q\(18),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(12),
      Q => \^q\(19),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i04_out,
      Q => \^q\(1),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(11),
      Q => \^q\(20),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(10),
      Q => \^q\(21),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(9),
      Q => \^q\(22),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(8),
      Q => \^q\(23),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(7),
      Q => \^q\(24),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(6),
      Q => \^q\(25),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(5),
      Q => \^q\(26),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(4),
      Q => \^q\(27),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(3),
      Q => \^q\(28),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(2),
      Q => \^q\(29),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i08_out,
      Q => \^q\(2),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(1),
      Q => \^q\(30),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => tempData(0),
      Q => \^q\(31),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i012_out,
      Q => \^q\(3),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i016_out,
      Q => \^q\(4),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i020_out,
      Q => \^q\(5),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i024_out,
      Q => \^q\(6),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i028_out,
      Q => \^q\(7),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i032_out,
      Q => \^q\(8),
      R => \descrambler[57]_i_1_n_0\
    );
\unscrambled_data_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => E(0),
      D => unscrambled_data_i036_out,
      Q => \^q\(9),
      R => \descrambler[57]_i_1_n_0\
    );
\wdth_conv_1stage[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => CB_detect_dlyd0p5,
      I1 => \wdth_conv_1stage[38]_i_2_n_0\,
      I2 => CC_detect_dlyd1_i_2_n_0,
      O => D(0)
    );
\wdth_conv_1stage[38]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => CC_detect_dlyd1_i_3_n_0,
      I1 => rxdatavalid_to_fifo_i,
      I2 => \^q\(23),
      I3 => \^q\(22),
      I4 => CC_detect_dlyd1_i_4_n_0,
      O => \wdth_conv_1stage[38]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_ERR_DETECT is
  port (
    hard_err_i : out STD_LOGIC;
    SOFT_ERR_reg_0 : out STD_LOGIC;
    SOFT_ERR_reg_1 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    HARD_ERR_reg_0 : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_ERR_DETECT;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_ERR_DETECT is
  signal soft_err_i : STD_LOGIC;
begin
HARD_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => HARD_ERR_reg_0,
      Q => hard_err_i,
      R => '0'
    );
SOFT_ERR_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => SOFT_ERR_reg_1,
      Q => soft_err_i,
      R => '0'
    );
soft_err_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => soft_err_i,
      I1 => channel_up_tx_if,
      O => SOFT_ERR_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_RX_STREAM_DATAPATH is
  port (
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    RX_SRC_RDY_N_reg_inv_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end zynq_bd_C2C1_PHY_0_RX_STREAM_DATAPATH;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_RX_STREAM_DATAPATH is
  attribute inverted : string;
  attribute inverted of RX_SRC_RDY_N_reg_inv : label is "yes";
begin
\RX_D_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(63),
      Q => m_axi_rx_tdata(0),
      R => SR(0)
    );
\RX_D_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(53),
      Q => m_axi_rx_tdata(10),
      R => SR(0)
    );
\RX_D_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(52),
      Q => m_axi_rx_tdata(11),
      R => SR(0)
    );
\RX_D_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(51),
      Q => m_axi_rx_tdata(12),
      R => SR(0)
    );
\RX_D_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(50),
      Q => m_axi_rx_tdata(13),
      R => SR(0)
    );
\RX_D_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(49),
      Q => m_axi_rx_tdata(14),
      R => SR(0)
    );
\RX_D_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(48),
      Q => m_axi_rx_tdata(15),
      R => SR(0)
    );
\RX_D_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(47),
      Q => m_axi_rx_tdata(16),
      R => SR(0)
    );
\RX_D_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(46),
      Q => m_axi_rx_tdata(17),
      R => SR(0)
    );
\RX_D_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(45),
      Q => m_axi_rx_tdata(18),
      R => SR(0)
    );
\RX_D_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(44),
      Q => m_axi_rx_tdata(19),
      R => SR(0)
    );
\RX_D_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(62),
      Q => m_axi_rx_tdata(1),
      R => SR(0)
    );
\RX_D_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(43),
      Q => m_axi_rx_tdata(20),
      R => SR(0)
    );
\RX_D_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(42),
      Q => m_axi_rx_tdata(21),
      R => SR(0)
    );
\RX_D_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(41),
      Q => m_axi_rx_tdata(22),
      R => SR(0)
    );
\RX_D_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(40),
      Q => m_axi_rx_tdata(23),
      R => SR(0)
    );
\RX_D_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(39),
      Q => m_axi_rx_tdata(24),
      R => SR(0)
    );
\RX_D_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(38),
      Q => m_axi_rx_tdata(25),
      R => SR(0)
    );
\RX_D_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(37),
      Q => m_axi_rx_tdata(26),
      R => SR(0)
    );
\RX_D_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(36),
      Q => m_axi_rx_tdata(27),
      R => SR(0)
    );
\RX_D_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(35),
      Q => m_axi_rx_tdata(28),
      R => SR(0)
    );
\RX_D_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(34),
      Q => m_axi_rx_tdata(29),
      R => SR(0)
    );
\RX_D_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(61),
      Q => m_axi_rx_tdata(2),
      R => SR(0)
    );
\RX_D_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(33),
      Q => m_axi_rx_tdata(30),
      R => SR(0)
    );
\RX_D_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(32),
      Q => m_axi_rx_tdata(31),
      R => SR(0)
    );
\RX_D_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(31),
      Q => m_axi_rx_tdata(32),
      R => SR(0)
    );
\RX_D_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(30),
      Q => m_axi_rx_tdata(33),
      R => SR(0)
    );
\RX_D_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(29),
      Q => m_axi_rx_tdata(34),
      R => SR(0)
    );
\RX_D_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(28),
      Q => m_axi_rx_tdata(35),
      R => SR(0)
    );
\RX_D_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(27),
      Q => m_axi_rx_tdata(36),
      R => SR(0)
    );
\RX_D_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(26),
      Q => m_axi_rx_tdata(37),
      R => SR(0)
    );
\RX_D_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(25),
      Q => m_axi_rx_tdata(38),
      R => SR(0)
    );
\RX_D_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(24),
      Q => m_axi_rx_tdata(39),
      R => SR(0)
    );
\RX_D_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(60),
      Q => m_axi_rx_tdata(3),
      R => SR(0)
    );
\RX_D_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(23),
      Q => m_axi_rx_tdata(40),
      R => SR(0)
    );
\RX_D_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(22),
      Q => m_axi_rx_tdata(41),
      R => SR(0)
    );
\RX_D_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(21),
      Q => m_axi_rx_tdata(42),
      R => SR(0)
    );
\RX_D_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(20),
      Q => m_axi_rx_tdata(43),
      R => SR(0)
    );
\RX_D_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(19),
      Q => m_axi_rx_tdata(44),
      R => SR(0)
    );
\RX_D_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(18),
      Q => m_axi_rx_tdata(45),
      R => SR(0)
    );
\RX_D_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(17),
      Q => m_axi_rx_tdata(46),
      R => SR(0)
    );
\RX_D_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(16),
      Q => m_axi_rx_tdata(47),
      R => SR(0)
    );
\RX_D_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(15),
      Q => m_axi_rx_tdata(48),
      R => SR(0)
    );
\RX_D_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(14),
      Q => m_axi_rx_tdata(49),
      R => SR(0)
    );
\RX_D_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(59),
      Q => m_axi_rx_tdata(4),
      R => SR(0)
    );
\RX_D_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(13),
      Q => m_axi_rx_tdata(50),
      R => SR(0)
    );
\RX_D_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(12),
      Q => m_axi_rx_tdata(51),
      R => SR(0)
    );
\RX_D_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(11),
      Q => m_axi_rx_tdata(52),
      R => SR(0)
    );
\RX_D_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(10),
      Q => m_axi_rx_tdata(53),
      R => SR(0)
    );
\RX_D_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(9),
      Q => m_axi_rx_tdata(54),
      R => SR(0)
    );
\RX_D_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(8),
      Q => m_axi_rx_tdata(55),
      R => SR(0)
    );
\RX_D_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(7),
      Q => m_axi_rx_tdata(56),
      R => SR(0)
    );
\RX_D_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(6),
      Q => m_axi_rx_tdata(57),
      R => SR(0)
    );
\RX_D_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(5),
      Q => m_axi_rx_tdata(58),
      R => SR(0)
    );
\RX_D_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(4),
      Q => m_axi_rx_tdata(59),
      R => SR(0)
    );
\RX_D_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(58),
      Q => m_axi_rx_tdata(5),
      R => SR(0)
    );
\RX_D_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(3),
      Q => m_axi_rx_tdata(60),
      R => SR(0)
    );
\RX_D_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(2),
      Q => m_axi_rx_tdata(61),
      R => SR(0)
    );
\RX_D_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(1),
      Q => m_axi_rx_tdata(62),
      R => SR(0)
    );
\RX_D_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(0),
      Q => m_axi_rx_tdata(63),
      R => SR(0)
    );
\RX_D_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(57),
      Q => m_axi_rx_tdata(6),
      R => SR(0)
    );
\RX_D_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(56),
      Q => m_axi_rx_tdata(7),
      R => SR(0)
    );
\RX_D_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(55),
      Q => m_axi_rx_tdata(8),
      R => SR(0)
    );
\RX_D_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => E(0),
      D => D(54),
      Q => m_axi_rx_tdata(9),
      R => SR(0)
    );
RX_SRC_RDY_N_reg_inv: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => RX_SRC_RDY_N_reg_inv_0,
      Q => m_axi_rx_tvalid,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_SCRAMBLER_64B66B is
  port (
    \txseq_counter_i_reg[0]\ : out STD_LOGIC;
    scrambler : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[63]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[24]_0\ : in STD_LOGIC_VECTOR ( 57 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[63]_1\ : in STD_LOGIC;
    tempData : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end zynq_bd_C2C1_PHY_0_SCRAMBLER_64B66B;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_SCRAMBLER_64B66B is
  signal data_valid_i : STD_LOGIC;
  signal p_101_in : STD_LOGIC;
  signal p_105_in : STD_LOGIC;
  signal p_109_in : STD_LOGIC;
  signal p_113_in : STD_LOGIC;
  signal p_117_in : STD_LOGIC;
  signal p_121_in : STD_LOGIC;
  signal p_125_in : STD_LOGIC;
  signal p_129_in : STD_LOGIC;
  signal p_133_in : STD_LOGIC;
  signal p_137_in : STD_LOGIC;
  signal p_141_in : STD_LOGIC;
  signal p_145_in : STD_LOGIC;
  signal p_149_in : STD_LOGIC;
  signal p_177_in : STD_LOGIC;
  signal p_181_in : STD_LOGIC;
  signal p_185_in : STD_LOGIC;
  signal p_189_in : STD_LOGIC;
  signal p_193_in : STD_LOGIC;
  signal p_197_in : STD_LOGIC;
  signal p_201_in : STD_LOGIC;
  signal p_205_in : STD_LOGIC;
  signal p_209_in : STD_LOGIC;
  signal p_213_in : STD_LOGIC;
  signal p_217_in : STD_LOGIC;
  signal p_221_in : STD_LOGIC;
  signal p_225_in : STD_LOGIC;
  signal p_229_in : STD_LOGIC;
  signal p_233_in : STD_LOGIC;
  signal p_237_in : STD_LOGIC;
  signal p_241_in : STD_LOGIC;
  signal p_245_in : STD_LOGIC;
  signal p_249_in : STD_LOGIC;
  signal p_97_in : STD_LOGIC;
  signal \^scrambler\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \scrambler_reg_n_0_[39]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[40]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[41]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[42]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[43]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[44]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[45]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[46]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[47]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[48]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[49]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[50]\ : STD_LOGIC;
  signal \scrambler_reg_n_0_[51]\ : STD_LOGIC;
  signal tempData0100_out : STD_LOGIC;
  signal tempData0104_out : STD_LOGIC;
  signal tempData0108_out : STD_LOGIC;
  signal tempData0112_out : STD_LOGIC;
  signal tempData0116_out : STD_LOGIC;
  signal tempData0120_out : STD_LOGIC;
  signal tempData0124_out : STD_LOGIC;
  signal tempData0128_out : STD_LOGIC;
  signal tempData0132_out : STD_LOGIC;
  signal tempData0136_out : STD_LOGIC;
  signal tempData0140_out : STD_LOGIC;
  signal tempData0144_out : STD_LOGIC;
  signal tempData0148_out : STD_LOGIC;
  signal tempData0152_out : STD_LOGIC;
  signal tempData0156_out : STD_LOGIC;
  signal tempData0160_out : STD_LOGIC;
  signal tempData0164_out : STD_LOGIC;
  signal tempData0168_out : STD_LOGIC;
  signal tempData0172_out : STD_LOGIC;
  signal tempData0176_out : STD_LOGIC;
  signal tempData0180_out : STD_LOGIC;
  signal tempData0184_out : STD_LOGIC;
  signal tempData0188_out : STD_LOGIC;
  signal tempData0192_out : STD_LOGIC;
  signal tempData0196_out : STD_LOGIC;
  signal tempData0200_out : STD_LOGIC;
  signal tempData0204_out : STD_LOGIC;
  signal tempData0208_out : STD_LOGIC;
  signal tempData0212_out : STD_LOGIC;
  signal tempData0216_out : STD_LOGIC;
  signal tempData0220_out : STD_LOGIC;
  signal tempData0224_out : STD_LOGIC;
  signal tempData0228_out : STD_LOGIC;
  signal tempData0232_out : STD_LOGIC;
  signal tempData0236_out : STD_LOGIC;
  signal tempData0240_out : STD_LOGIC;
  signal tempData0244_out : STD_LOGIC;
  signal tempData0248_out : STD_LOGIC;
  signal tempData024_out : STD_LOGIC;
  signal tempData0252_out : STD_LOGIC;
  signal tempData028_out : STD_LOGIC;
  signal tempData032_out : STD_LOGIC;
  signal tempData036_out : STD_LOGIC;
  signal tempData040_out : STD_LOGIC;
  signal tempData044_out : STD_LOGIC;
  signal tempData048_out : STD_LOGIC;
  signal tempData052_out : STD_LOGIC;
  signal tempData056_out : STD_LOGIC;
  signal tempData060_out : STD_LOGIC;
  signal tempData064_out : STD_LOGIC;
  signal tempData068_out : STD_LOGIC;
  signal tempData072_out : STD_LOGIC;
  signal tempData076_out : STD_LOGIC;
  signal tempData080_out : STD_LOGIC;
  signal tempData084_out : STD_LOGIC;
  signal tempData088_out : STD_LOGIC;
  signal tempData092_out : STD_LOGIC;
  signal tempData096_out : STD_LOGIC;
  signal \^txseq_counter_i_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[58]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[59]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[60]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[61]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[62]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \SCRAMBLED_DATA_OUT[63]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \scrambler[10]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \scrambler[11]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \scrambler[12]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \scrambler[13]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \scrambler[14]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \scrambler[15]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \scrambler[16]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \scrambler[17]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \scrambler[18]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \scrambler[19]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \scrambler[20]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \scrambler[21]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \scrambler[22]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \scrambler[23]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \scrambler[24]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \scrambler[25]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \scrambler[44]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \scrambler[45]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \scrambler[46]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \scrambler[47]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \scrambler[48]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \scrambler[49]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \scrambler[50]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \scrambler[51]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \scrambler[52]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \scrambler[53]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \scrambler[54]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \scrambler[55]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \scrambler[56]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \scrambler[57]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \scrambler[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \scrambler[7]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \scrambler[8]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \scrambler[9]_i_1\ : label is "soft_lutpair70";
begin
  scrambler(11 downto 0) <= \^scrambler\(11 downto 0);
  \txseq_counter_i_reg[0]\ <= \^txseq_counter_i_reg[0]\;
\SCRAMBLED_DATA_OUT[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_229_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(52),
      I2 => \^scrambler\(6),
      O => tempData0232_out
    );
\SCRAMBLED_DATA_OUT[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_233_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(53),
      I2 => \^scrambler\(7),
      O => tempData0236_out
    );
\SCRAMBLED_DATA_OUT[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_237_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(54),
      I2 => \^scrambler\(8),
      O => tempData0240_out
    );
\SCRAMBLED_DATA_OUT[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_241_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(55),
      I2 => \^scrambler\(9),
      O => tempData0244_out
    );
\SCRAMBLED_DATA_OUT[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_245_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(56),
      I2 => \^scrambler\(10),
      O => tempData0248_out
    );
\SCRAMBLED_DATA_OUT[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_249_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(57),
      I2 => \^scrambler\(11),
      O => tempData0252_out
    );
\SCRAMBLED_DATA_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(0),
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(0),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData040_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(10),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData044_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(11),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData048_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(12),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData052_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(13),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData056_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(14),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData060_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(15),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData064_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(16),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData068_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(17),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData072_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(18),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData076_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(19),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(1),
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(1),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData080_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(20),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData084_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(21),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData088_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(22),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData092_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(23),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData096_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(24),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0100_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(25),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0104_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(26),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0108_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(27),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0112_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(28),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0116_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(29),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(2),
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(2),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0120_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(30),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0124_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(31),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0128_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(32),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0132_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(33),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0136_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(34),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0140_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(35),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0144_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(36),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0148_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(37),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0152_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(38),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0156_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(39),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(3),
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(3),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0160_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(40),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0164_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(41),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0168_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(42),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0172_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(43),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0176_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(44),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0180_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(45),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0184_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(46),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0188_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(47),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0192_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(48),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0196_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(49),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(4),
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(4),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0200_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(50),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0204_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(51),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0208_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(52),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0212_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(53),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0216_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(54),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0220_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(55),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0224_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(56),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0228_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(57),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0232_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(58),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0236_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(59),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(5),
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(5),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0240_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(60),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0244_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(61),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0248_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(62),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0252_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(63),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData024_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(6),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData028_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(7),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData032_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(8),
      R => '0'
    );
\SCRAMBLED_DATA_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData036_out,
      Q => \SCRAMBLED_DATA_OUT_reg[63]_0\(9),
      R => '0'
    );
\scrambler[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[43]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(43),
      I2 => p_193_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(4),
      I4 => p_113_in,
      O => tempData040_out
    );
\scrambler[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[44]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(44),
      I2 => p_197_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(5),
      I4 => p_117_in,
      O => tempData044_out
    );
\scrambler[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[45]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(45),
      I2 => p_201_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(6),
      I4 => p_121_in,
      O => tempData048_out
    );
\scrambler[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[46]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(46),
      I2 => p_205_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(7),
      I4 => p_125_in,
      O => tempData052_out
    );
\scrambler[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[47]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(47),
      I2 => p_209_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(8),
      I4 => p_129_in,
      O => tempData056_out
    );
\scrambler[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[48]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(48),
      I2 => p_213_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(9),
      I4 => p_133_in,
      O => tempData060_out
    );
\scrambler[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[49]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(49),
      I2 => p_217_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(10),
      I4 => p_137_in,
      O => tempData064_out
    );
\scrambler[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[50]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(50),
      I2 => p_221_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(11),
      I4 => p_141_in,
      O => tempData068_out
    );
\scrambler[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[51]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(51),
      I2 => p_225_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(12),
      I4 => p_145_in,
      O => tempData072_out
    );
\scrambler[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(6),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(52),
      I2 => p_229_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(13),
      I4 => p_149_in,
      O => tempData076_out
    );
\scrambler[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(7),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(53),
      I2 => p_233_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(14),
      I4 => \^scrambler\(0),
      O => tempData080_out
    );
\scrambler[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(8),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(54),
      I2 => p_237_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(15),
      I4 => \^scrambler\(1),
      O => tempData084_out
    );
\scrambler[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(9),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(55),
      I2 => p_241_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(16),
      I4 => \^scrambler\(2),
      O => tempData088_out
    );
\scrambler[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(10),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(56),
      I2 => p_245_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(17),
      I4 => \^scrambler\(3),
      O => tempData092_out
    );
\scrambler[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^scrambler\(11),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(57),
      I2 => p_249_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(18),
      I4 => \^scrambler\(4),
      O => tempData096_out
    );
\scrambler[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_97_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(19),
      I2 => \^scrambler\(5),
      O => tempData0100_out
    );
\scrambler[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_101_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(20),
      I2 => p_177_in,
      O => tempData0104_out
    );
\scrambler[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_105_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(21),
      I2 => p_181_in,
      O => tempData0108_out
    );
\scrambler[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_109_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(22),
      I2 => p_185_in,
      O => tempData0112_out
    );
\scrambler[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_113_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(23),
      I2 => p_189_in,
      O => tempData0116_out
    );
\scrambler[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_117_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(24),
      I2 => p_193_in,
      O => tempData0120_out
    );
\scrambler[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_121_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(25),
      I2 => p_197_in,
      O => tempData0124_out
    );
\scrambler[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_125_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(26),
      I2 => p_201_in,
      O => tempData0128_out
    );
\scrambler[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_129_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(27),
      I2 => p_205_in,
      O => tempData0132_out
    );
\scrambler[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_133_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(28),
      I2 => p_209_in,
      O => tempData0136_out
    );
\scrambler[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_137_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(29),
      I2 => p_213_in,
      O => tempData0140_out
    );
\scrambler[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_141_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(30),
      I2 => p_217_in,
      O => tempData0144_out
    );
\scrambler[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_145_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(31),
      I2 => p_221_in,
      O => tempData0148_out
    );
\scrambler[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_149_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(32),
      I2 => p_225_in,
      O => tempData0152_out
    );
\scrambler[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(0),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(33),
      I2 => p_229_in,
      O => tempData0156_out
    );
\scrambler[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(1),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(34),
      I2 => p_233_in,
      O => tempData0160_out
    );
\scrambler[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(2),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(35),
      I2 => p_237_in,
      O => tempData0164_out
    );
\scrambler[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(3),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(36),
      I2 => p_241_in,
      O => tempData0168_out
    );
\scrambler[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(4),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(37),
      I2 => p_245_in,
      O => tempData0172_out
    );
\scrambler[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^scrambler\(5),
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(38),
      I2 => p_249_in,
      O => tempData0176_out
    );
\scrambler[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_177_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(39),
      I2 => \scrambler_reg_n_0_[39]\,
      O => tempData0180_out
    );
\scrambler[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_181_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(40),
      I2 => \scrambler_reg_n_0_[40]\,
      O => tempData0184_out
    );
\scrambler[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_185_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(41),
      I2 => \scrambler_reg_n_0_[41]\,
      O => tempData0188_out
    );
\scrambler[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_189_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(42),
      I2 => \scrambler_reg_n_0_[42]\,
      O => tempData0192_out
    );
\scrambler[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_193_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(43),
      I2 => \scrambler_reg_n_0_[43]\,
      O => tempData0196_out
    );
\scrambler[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_197_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(44),
      I2 => \scrambler_reg_n_0_[44]\,
      O => tempData0200_out
    );
\scrambler[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_201_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(45),
      I2 => \scrambler_reg_n_0_[45]\,
      O => tempData0204_out
    );
\scrambler[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_205_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(46),
      I2 => \scrambler_reg_n_0_[46]\,
      O => tempData0208_out
    );
\scrambler[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_209_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(47),
      I2 => \scrambler_reg_n_0_[47]\,
      O => tempData0212_out
    );
\scrambler[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_213_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(48),
      I2 => \scrambler_reg_n_0_[48]\,
      O => tempData0216_out
    );
\scrambler[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_217_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(49),
      I2 => \scrambler_reg_n_0_[49]\,
      O => tempData0220_out
    );
\scrambler[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_221_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(50),
      I2 => \scrambler_reg_n_0_[50]\,
      O => tempData0224_out
    );
\scrambler[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(6),
      I5 => \^txseq_counter_i_reg[0]\,
      O => data_valid_i
    );
\scrambler[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_225_in,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(51),
      I2 => \scrambler_reg_n_0_[51]\,
      O => tempData0228_out
    );
\scrambler[57]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \^txseq_counter_i_reg[0]\
    );
\scrambler[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[39]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(39),
      I2 => p_177_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(0),
      I4 => p_97_in,
      O => tempData024_out
    );
\scrambler[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[40]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(40),
      I2 => p_181_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(1),
      I4 => p_101_in,
      O => tempData028_out
    );
\scrambler[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[41]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(41),
      I2 => p_185_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(2),
      I4 => p_105_in,
      O => tempData032_out
    );
\scrambler[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \scrambler_reg_n_0_[42]\,
      I1 => \SCRAMBLED_DATA_OUT_reg[24]_0\(42),
      I2 => p_189_in,
      I3 => \SCRAMBLED_DATA_OUT_reg[24]_0\(3),
      I4 => p_109_in,
      O => tempData036_out
    );
\scrambler_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(0),
      Q => p_97_in,
      R => '0'
    );
\scrambler_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData040_out,
      Q => p_137_in,
      R => '0'
    );
\scrambler_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData044_out,
      Q => p_141_in,
      R => '0'
    );
\scrambler_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData048_out,
      Q => p_145_in,
      R => '0'
    );
\scrambler_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData052_out,
      Q => p_149_in,
      R => '0'
    );
\scrambler_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData056_out,
      Q => \^scrambler\(0),
      R => '0'
    );
\scrambler_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData060_out,
      Q => \^scrambler\(1),
      R => '0'
    );
\scrambler_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData064_out,
      Q => \^scrambler\(2),
      R => '0'
    );
\scrambler_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData068_out,
      Q => \^scrambler\(3),
      R => '0'
    );
\scrambler_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData072_out,
      Q => \^scrambler\(4),
      R => '0'
    );
\scrambler_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData076_out,
      Q => \^scrambler\(5),
      R => '0'
    );
\scrambler_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(1),
      Q => p_101_in,
      R => '0'
    );
\scrambler_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData080_out,
      Q => p_177_in,
      R => '0'
    );
\scrambler_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData084_out,
      Q => p_181_in,
      R => '0'
    );
\scrambler_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData088_out,
      Q => p_185_in,
      R => '0'
    );
\scrambler_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData092_out,
      Q => p_189_in,
      R => '0'
    );
\scrambler_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData096_out,
      Q => p_193_in,
      R => '0'
    );
\scrambler_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0100_out,
      Q => p_197_in,
      R => '0'
    );
\scrambler_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0104_out,
      Q => p_201_in,
      R => '0'
    );
\scrambler_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0108_out,
      Q => p_205_in,
      R => '0'
    );
\scrambler_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0112_out,
      Q => p_209_in,
      R => '0'
    );
\scrambler_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0116_out,
      Q => p_213_in,
      R => '0'
    );
\scrambler_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(2),
      Q => p_105_in,
      R => '0'
    );
\scrambler_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0120_out,
      Q => p_217_in,
      R => '0'
    );
\scrambler_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0124_out,
      Q => p_221_in,
      R => '0'
    );
\scrambler_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0128_out,
      Q => p_225_in,
      R => '0'
    );
\scrambler_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0132_out,
      Q => p_229_in,
      R => '0'
    );
\scrambler_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0136_out,
      Q => p_233_in,
      R => '0'
    );
\scrambler_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0140_out,
      Q => p_237_in,
      R => '0'
    );
\scrambler_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0144_out,
      Q => p_241_in,
      R => '0'
    );
\scrambler_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0148_out,
      Q => p_245_in,
      R => '0'
    );
\scrambler_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0152_out,
      Q => p_249_in,
      R => '0'
    );
\scrambler_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0156_out,
      Q => \scrambler_reg_n_0_[39]\,
      R => '0'
    );
\scrambler_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(3),
      Q => p_109_in,
      R => '0'
    );
\scrambler_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0160_out,
      Q => \scrambler_reg_n_0_[40]\,
      R => '0'
    );
\scrambler_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0164_out,
      Q => \scrambler_reg_n_0_[41]\,
      R => '0'
    );
\scrambler_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0168_out,
      Q => \scrambler_reg_n_0_[42]\,
      R => '0'
    );
\scrambler_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0172_out,
      Q => \scrambler_reg_n_0_[43]\,
      R => '0'
    );
\scrambler_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0176_out,
      Q => \scrambler_reg_n_0_[44]\,
      R => '0'
    );
\scrambler_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0180_out,
      Q => \scrambler_reg_n_0_[45]\,
      R => '0'
    );
\scrambler_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0184_out,
      Q => \scrambler_reg_n_0_[46]\,
      R => '0'
    );
\scrambler_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0188_out,
      Q => \scrambler_reg_n_0_[47]\,
      R => '0'
    );
\scrambler_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0192_out,
      Q => \scrambler_reg_n_0_[48]\,
      R => '0'
    );
\scrambler_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0196_out,
      Q => \scrambler_reg_n_0_[49]\,
      R => '0'
    );
\scrambler_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(4),
      Q => p_113_in,
      R => '0'
    );
\scrambler_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0200_out,
      Q => \scrambler_reg_n_0_[50]\,
      R => '0'
    );
\scrambler_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0204_out,
      Q => \scrambler_reg_n_0_[51]\,
      R => '0'
    );
\scrambler_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0208_out,
      Q => \^scrambler\(6),
      R => '0'
    );
\scrambler_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0212_out,
      Q => \^scrambler\(7),
      R => '0'
    );
\scrambler_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0216_out,
      Q => \^scrambler\(8),
      R => '0'
    );
\scrambler_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0220_out,
      Q => \^scrambler\(9),
      R => '0'
    );
\scrambler_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0224_out,
      Q => \^scrambler\(10),
      R => '0'
    );
\scrambler_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData0228_out,
      Q => \^scrambler\(11),
      R => '0'
    );
\scrambler_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData(5),
      Q => p_117_in,
      R => '0'
    );
\scrambler_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData024_out,
      Q => p_121_in,
      R => '0'
    );
\scrambler_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData028_out,
      Q => p_125_in,
      R => '0'
    );
\scrambler_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData032_out,
      Q => p_129_in,
      R => '0'
    );
\scrambler_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \SCRAMBLED_DATA_OUT_reg[63]_1\,
      CE => data_valid_i,
      D => tempData036_out,
      Q => p_133_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_STANDARD_CC_MODULE is
  port (
    do_cc_r_reg0 : out STD_LOGIC;
    Q : out STD_LOGIC;
    SR : in STD_LOGIC;
    CLK : in STD_LOGIC;
    extend_cc_r : in STD_LOGIC;
    \count_16d_srl_r_reg[0]_0\ : in STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_STANDARD_CC_MODULE;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_STANDARD_CC_MODULE is
  signal DO_CC0_n_0 : STD_LOGIC;
  signal DO_CC_i_2_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  signal \cc_count_r_reg_n_0_[5]\ : STD_LOGIC;
  signal count_13d_flop_r : STD_LOGIC;
  signal count_13d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_13d_flop_r_i_2_n_0 : STD_LOGIC;
  signal count_13d_flop_r_i_3_n_0 : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_13d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal count_16d_flop_r : STD_LOGIC;
  signal count_16d_flop_r0 : STD_LOGIC;
  signal count_16d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_16d_flop_r_i_3_n_0 : STD_LOGIC;
  signal count_16d_flop_r_i_4_n_0 : STD_LOGIC;
  signal \count_16d_srl_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_16d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal count_24d_flop_r : STD_LOGIC;
  signal count_24d_flop_r0 : STD_LOGIC;
  signal count_24d_flop_r_i_1_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_3_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_4_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_5_n_0 : STD_LOGIC;
  signal count_24d_flop_r_i_6_n_0 : STD_LOGIC;
  signal count_24d_srl_r0 : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_24d_srl_r_reg_n_0_[9]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_2_out : STD_LOGIC_VECTOR ( 5 to 5 );
  signal reset_r : STD_LOGIC;
begin
  Q <= \^q\;
DO_CC0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \cc_count_r_reg_n_0_[5]\,
      I2 => p_1_in(3),
      I3 => p_1_in(4),
      I4 => p_1_in(1),
      I5 => p_1_in(2),
      O => DO_CC0_n_0
    );
DO_CC_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => DO_CC0_n_0,
      I1 => reset_r,
      I2 => \count_13d_srl_r_reg_n_0_[11]\,
      I3 => \count_16d_srl_r_reg_n_0_[14]\,
      I4 => \count_24d_srl_r_reg_n_0_[22]\,
      O => DO_CC_i_2_n_0
    );
DO_CC_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => DO_CC_i_2_n_0,
      Q => \^q\,
      R => SR
    );
\cc_count_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[22]\,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => \count_13d_srl_r_reg_n_0_[11]\,
      I3 => \count_16d_srl_r_reg[0]_0\,
      O => p_2_out(5)
    );
\cc_count_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_2_out(5),
      Q => p_1_in(4),
      R => '0'
    );
\cc_count_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_1_in(4),
      Q => p_1_in(3),
      R => '0'
    );
\cc_count_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_1_in(3),
      Q => p_1_in(2),
      R => '0'
    );
\cc_count_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_1_in(2),
      Q => p_1_in(1),
      R => '0'
    );
\cc_count_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_1_in(1),
      Q => p_1_in(0),
      R => '0'
    );
\cc_count_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_1_in(0),
      Q => \cc_count_r_reg_n_0_[5]\,
      R => '0'
    );
count_13d_flop_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => count_13d_flop_r_i_2_n_0,
      I2 => count_13d_flop_r_i_3_n_0,
      I3 => reset_r,
      O => count_13d_flop_r_i_1_n_0
    );
count_13d_flop_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[9]\,
      I1 => \count_13d_srl_r_reg_n_0_[8]\,
      I2 => \count_13d_srl_r_reg_n_0_[11]\,
      I3 => \count_13d_srl_r_reg_n_0_[10]\,
      I4 => \count_13d_srl_r_reg_n_0_[6]\,
      I5 => \count_13d_srl_r_reg_n_0_[7]\,
      O => count_13d_flop_r_i_2_n_0
    );
count_13d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[3]\,
      I1 => \count_13d_srl_r_reg_n_0_[2]\,
      I2 => \count_13d_srl_r_reg_n_0_[5]\,
      I3 => \count_13d_srl_r_reg_n_0_[4]\,
      I4 => \count_13d_srl_r_reg_n_0_[0]\,
      I5 => \count_13d_srl_r_reg_n_0_[1]\,
      O => count_13d_flop_r_i_3_n_0
    );
count_13d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => count_13d_flop_r_i_1_n_0,
      Q => count_13d_flop_r,
      R => SR
    );
\count_13d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => count_13d_flop_r,
      Q => \count_13d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_13d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[9]\,
      Q => \count_13d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_13d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[10]\,
      Q => \count_13d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_13d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[0]\,
      Q => \count_13d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_13d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[1]\,
      Q => \count_13d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_13d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[2]\,
      Q => \count_13d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_13d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[3]\,
      Q => \count_13d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_13d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[4]\,
      Q => \count_13d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_13d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[5]\,
      Q => \count_13d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_13d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[6]\,
      Q => \count_13d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_13d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[7]\,
      Q => \count_13d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_13d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \count_13d_srl_r_reg_n_0_[8]\,
      Q => \count_13d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
count_16d_flop_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[14]\,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => count_16d_flop_r0,
      I3 => count_16d_flop_r,
      O => count_16d_flop_r_i_1_n_0
    );
count_16d_flop_r_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => count_16d_flop_r_i_3_n_0,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => reset_r,
      I3 => \count_16d_srl_r_reg_n_0_[12]\,
      I4 => \count_16d_srl_r_reg_n_0_[13]\,
      I5 => count_16d_flop_r_i_4_n_0,
      O => count_16d_flop_r0
    );
count_16d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[3]\,
      I1 => \count_16d_srl_r_reg_n_0_[2]\,
      I2 => \count_16d_srl_r_reg_n_0_[5]\,
      I3 => \count_16d_srl_r_reg_n_0_[4]\,
      I4 => \count_16d_srl_r_reg_n_0_[0]\,
      I5 => \count_16d_srl_r_reg_n_0_[1]\,
      O => count_16d_flop_r_i_3_n_0
    );
count_16d_flop_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_16d_srl_r_reg_n_0_[9]\,
      I1 => \count_16d_srl_r_reg_n_0_[8]\,
      I2 => \count_16d_srl_r_reg_n_0_[11]\,
      I3 => \count_16d_srl_r_reg_n_0_[10]\,
      I4 => \count_16d_srl_r_reg_n_0_[6]\,
      I5 => \count_16d_srl_r_reg_n_0_[7]\,
      O => count_16d_flop_r_i_4_n_0
    );
count_16d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => count_16d_flop_r_i_1_n_0,
      Q => count_16d_flop_r,
      R => SR
    );
\count_16d_srl_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => \count_16d_srl_r_reg[0]_0\,
      O => \count_16d_srl_r[0]_i_1_n_0\
    );
\count_16d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => count_16d_flop_r,
      Q => \count_16d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_16d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[9]\,
      Q => \count_16d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_16d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[10]\,
      Q => \count_16d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_16d_srl_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[11]\,
      Q => \count_16d_srl_r_reg_n_0_[12]\,
      R => '0'
    );
\count_16d_srl_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[12]\,
      Q => \count_16d_srl_r_reg_n_0_[13]\,
      R => '0'
    );
\count_16d_srl_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[13]\,
      Q => \count_16d_srl_r_reg_n_0_[14]\,
      R => '0'
    );
\count_16d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[0]\,
      Q => \count_16d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_16d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[1]\,
      Q => \count_16d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_16d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[2]\,
      Q => \count_16d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_16d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[3]\,
      Q => \count_16d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_16d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[4]\,
      Q => \count_16d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_16d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[5]\,
      Q => \count_16d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_16d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[6]\,
      Q => \count_16d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_16d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[7]\,
      Q => \count_16d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_16d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => \count_16d_srl_r[0]_i_1_n_0\,
      D => \count_16d_srl_r_reg_n_0_[8]\,
      Q => \count_16d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
count_24d_flop_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[22]\,
      I1 => \count_13d_srl_r_reg_n_0_[11]\,
      I2 => \count_16d_srl_r_reg_n_0_[14]\,
      I3 => count_24d_flop_r0,
      I4 => count_24d_flop_r,
      O => count_24d_flop_r_i_1_n_0
    );
count_24d_flop_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => count_24d_flop_r_i_3_n_0,
      I1 => count_24d_flop_r_i_4_n_0,
      I2 => count_24d_flop_r_i_5_n_0,
      I3 => count_24d_flop_r_i_6_n_0,
      O => count_24d_flop_r0
    );
count_24d_flop_r_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[9]\,
      I1 => \count_24d_srl_r_reg_n_0_[8]\,
      I2 => \count_24d_srl_r_reg_n_0_[11]\,
      I3 => \count_24d_srl_r_reg_n_0_[10]\,
      I4 => \count_24d_srl_r_reg_n_0_[6]\,
      I5 => \count_24d_srl_r_reg_n_0_[7]\,
      O => count_24d_flop_r_i_3_n_0
    );
count_24d_flop_r_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[21]\,
      I1 => \count_24d_srl_r_reg_n_0_[20]\,
      I2 => reset_r,
      I3 => \count_24d_srl_r_reg_n_0_[22]\,
      I4 => \count_24d_srl_r_reg_n_0_[18]\,
      I5 => \count_24d_srl_r_reg_n_0_[19]\,
      O => count_24d_flop_r_i_4_n_0
    );
count_24d_flop_r_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[15]\,
      I1 => \count_24d_srl_r_reg_n_0_[14]\,
      I2 => \count_24d_srl_r_reg_n_0_[17]\,
      I3 => \count_24d_srl_r_reg_n_0_[16]\,
      I4 => \count_24d_srl_r_reg_n_0_[12]\,
      I5 => \count_24d_srl_r_reg_n_0_[13]\,
      O => count_24d_flop_r_i_5_n_0
    );
count_24d_flop_r_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count_24d_srl_r_reg_n_0_[3]\,
      I1 => \count_24d_srl_r_reg_n_0_[2]\,
      I2 => \count_24d_srl_r_reg_n_0_[5]\,
      I3 => \count_24d_srl_r_reg_n_0_[4]\,
      I4 => \count_24d_srl_r_reg_n_0_[0]\,
      I5 => \count_24d_srl_r_reg_n_0_[1]\,
      O => count_24d_flop_r_i_6_n_0
    );
count_24d_flop_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => count_24d_flop_r_i_1_n_0,
      Q => count_24d_flop_r,
      R => SR
    );
\count_24d_srl_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \count_13d_srl_r_reg_n_0_[11]\,
      I1 => \count_16d_srl_r_reg_n_0_[14]\,
      I2 => \count_16d_srl_r_reg[0]_0\,
      O => count_24d_srl_r0
    );
\count_24d_srl_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => count_24d_flop_r,
      Q => \count_24d_srl_r_reg_n_0_[0]\,
      R => '0'
    );
\count_24d_srl_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[9]\,
      Q => \count_24d_srl_r_reg_n_0_[10]\,
      R => '0'
    );
\count_24d_srl_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[10]\,
      Q => \count_24d_srl_r_reg_n_0_[11]\,
      R => '0'
    );
\count_24d_srl_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[11]\,
      Q => \count_24d_srl_r_reg_n_0_[12]\,
      R => '0'
    );
\count_24d_srl_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[12]\,
      Q => \count_24d_srl_r_reg_n_0_[13]\,
      R => '0'
    );
\count_24d_srl_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[13]\,
      Q => \count_24d_srl_r_reg_n_0_[14]\,
      R => '0'
    );
\count_24d_srl_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[14]\,
      Q => \count_24d_srl_r_reg_n_0_[15]\,
      R => '0'
    );
\count_24d_srl_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[15]\,
      Q => \count_24d_srl_r_reg_n_0_[16]\,
      R => '0'
    );
\count_24d_srl_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[16]\,
      Q => \count_24d_srl_r_reg_n_0_[17]\,
      R => '0'
    );
\count_24d_srl_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[17]\,
      Q => \count_24d_srl_r_reg_n_0_[18]\,
      R => '0'
    );
\count_24d_srl_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[18]\,
      Q => \count_24d_srl_r_reg_n_0_[19]\,
      R => '0'
    );
\count_24d_srl_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[0]\,
      Q => \count_24d_srl_r_reg_n_0_[1]\,
      R => '0'
    );
\count_24d_srl_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[19]\,
      Q => \count_24d_srl_r_reg_n_0_[20]\,
      R => '0'
    );
\count_24d_srl_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[20]\,
      Q => \count_24d_srl_r_reg_n_0_[21]\,
      R => '0'
    );
\count_24d_srl_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[21]\,
      Q => \count_24d_srl_r_reg_n_0_[22]\,
      R => '0'
    );
\count_24d_srl_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[1]\,
      Q => \count_24d_srl_r_reg_n_0_[2]\,
      R => '0'
    );
\count_24d_srl_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[2]\,
      Q => \count_24d_srl_r_reg_n_0_[3]\,
      R => '0'
    );
\count_24d_srl_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[3]\,
      Q => \count_24d_srl_r_reg_n_0_[4]\,
      R => '0'
    );
\count_24d_srl_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[4]\,
      Q => \count_24d_srl_r_reg_n_0_[5]\,
      R => '0'
    );
\count_24d_srl_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[5]\,
      Q => \count_24d_srl_r_reg_n_0_[6]\,
      R => '0'
    );
\count_24d_srl_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[6]\,
      Q => \count_24d_srl_r_reg_n_0_[7]\,
      R => '0'
    );
\count_24d_srl_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[7]\,
      Q => \count_24d_srl_r_reg_n_0_[8]\,
      R => '0'
    );
\count_24d_srl_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => count_24d_srl_r0,
      D => \count_24d_srl_r_reg_n_0_[8]\,
      Q => \count_24d_srl_r_reg_n_0_[9]\,
      R => '0'
    );
do_cc_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\,
      I1 => extend_cc_r,
      O => do_cc_r_reg0
    );
reset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => SR,
      Q => reset_r,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_SYM_DEC is
  port (
    rx_pe_data_v_i : out STD_LOGIC;
    illegal_btf_i : out STD_LOGIC;
    RX_IDLE : out STD_LOGIC;
    remote_ready_i : out STD_LOGIC;
    \RX_PE_DATA_reg[0]_0\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    rxdatavalid_i : in STD_LOGIC;
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \RX_DATA_REG_reg[0]_0\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \remote_rdy_cntr_reg[2]_0\ : in STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_SYM_DEC;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_SYM_DEC is
  signal ILLEGAL_BTF0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_2_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_3_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_4_n_0 : STD_LOGIC;
  signal ILLEGAL_BTF_i_5_n_0 : STD_LOGIC;
  signal RXDATAVALID_IN_REG : STD_LOGIC;
  signal RX_IDLE_i_2_n_0 : STD_LOGIC;
  signal RX_NA_IDLE : STD_LOGIC;
  signal RX_NA_IDLE_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal remote_rdy_cntr : STD_LOGIC_VECTOR ( 0 to 2 );
  signal remote_rdy_cntr01_out : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \remote_rdy_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal remote_ready_det : STD_LOGIC;
  signal remote_ready_det0 : STD_LOGIC;
  signal rx_idle_c : STD_LOGIC;
  signal rx_na_idle_c : STD_LOGIC;
  signal \rx_na_idles_cntr[4]_i_1_n_0\ : STD_LOGIC;
  signal rx_na_idles_cntr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rxdata_s : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal sync_header_c : STD_LOGIC_VECTOR ( 0 to 1 );
  signal valid_d : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ILLEGAL_BTF_i_3 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of RX_NA_IDLE_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[0]_i_4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \remote_rdy_cntr[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of remote_ready_r_i_1 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rx_na_idles_cntr[4]_i_2\ : label is "soft_lutpair3";
begin
ILLEGAL_BTF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0000EEEB0000"
    )
        port map (
      I0 => ILLEGAL_BTF_i_2_n_0,
      I1 => p_0_in(6),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => ILLEGAL_BTF_i_3_n_0,
      I5 => p_0_in(5),
      O => ILLEGAL_BTF0
    );
ILLEGAL_BTF_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ILLEGAL_BTF_i_4_n_0,
      I1 => p_0_in(9),
      I2 => p_0_in(8),
      I3 => p_0_in(11),
      I4 => p_0_in(10),
      I5 => ILLEGAL_BTF_i_5_n_0,
      O => ILLEGAL_BTF_i_2_n_0
    );
ILLEGAL_BTF_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => RXDATAVALID_IN_REG,
      I1 => sync_header_c(0),
      I2 => sync_header_c(1),
      I3 => \remote_rdy_cntr_reg[2]_0\,
      O => ILLEGAL_BTF_i_3_n_0
    );
ILLEGAL_BTF_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => p_0_in(13),
      I1 => p_0_in(12),
      I2 => p_0_in(14),
      I3 => p_0_in(15),
      O => ILLEGAL_BTF_i_4_n_0
    );
ILLEGAL_BTF_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      O => ILLEGAL_BTF_i_5_n_0
    );
ILLEGAL_BTF_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ILLEGAL_BTF0,
      Q => illegal_btf_i,
      R => SR(0)
    );
RXDATAVALID_IN_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdatavalid_i,
      Q => RXDATAVALID_IN_REG,
      R => '0'
    );
\RX_DATA_REG_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(0),
      Q => rxdata_s(56),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(10),
      Q => rxdata_s(50),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(11),
      Q => rxdata_s(51),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(12),
      Q => rxdata_s(52),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(13),
      Q => rxdata_s(53),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(14),
      Q => rxdata_s(54),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(15),
      Q => rxdata_s(55),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(16),
      Q => rxdata_s(40),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(17),
      Q => rxdata_s(41),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(18),
      Q => rxdata_s(42),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(19),
      Q => rxdata_s(43),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(1),
      Q => rxdata_s(57),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(20),
      Q => rxdata_s(44),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(21),
      Q => rxdata_s(45),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(22),
      Q => rxdata_s(46),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(23),
      Q => rxdata_s(47),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(24),
      Q => rxdata_s(32),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(25),
      Q => rxdata_s(33),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(26),
      Q => rxdata_s(34),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(27),
      Q => rxdata_s(35),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(28),
      Q => rxdata_s(36),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(29),
      Q => rxdata_s(37),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(2),
      Q => rxdata_s(58),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(30),
      Q => rxdata_s(38),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(31),
      Q => rxdata_s(39),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(32),
      Q => rxdata_s(24),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(33),
      Q => rxdata_s(25),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(34),
      Q => rxdata_s(26),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(35),
      Q => rxdata_s(27),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(36),
      Q => rxdata_s(28),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(37),
      Q => rxdata_s(29),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(38),
      Q => rxdata_s(30),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(39),
      Q => rxdata_s(31),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(3),
      Q => rxdata_s(59),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(40),
      Q => rxdata_s(16),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(41),
      Q => rxdata_s(17),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(42),
      Q => rxdata_s(18),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(43),
      Q => rxdata_s(19),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(44),
      Q => rxdata_s(20),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(45),
      Q => rxdata_s(21),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(46),
      Q => rxdata_s(22),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(47),
      Q => rxdata_s(23),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(48),
      Q => p_0_in(0),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(49),
      Q => p_0_in(1),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(4),
      Q => rxdata_s(60),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(50),
      Q => p_0_in(2),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(51),
      Q => p_0_in(3),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(52),
      Q => p_0_in(4),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(53),
      Q => p_0_in(5),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(54),
      Q => p_0_in(6),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(55),
      Q => p_0_in(7),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(56),
      Q => p_0_in(8),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(57),
      Q => p_0_in(9),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(58),
      Q => p_0_in(10),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(59),
      Q => p_0_in(11),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(5),
      Q => rxdata_s(61),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(60),
      Q => p_0_in(12),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(61),
      Q => p_0_in(13),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(62),
      Q => p_0_in(14),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(63),
      Q => p_0_in(15),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(6),
      Q => rxdata_s(62),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(7),
      Q => rxdata_s(63),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(8),
      Q => rxdata_s(48),
      R => \RX_DATA_REG_reg[0]_0\
    );
\RX_DATA_REG_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(9),
      Q => rxdata_s(49),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_HEADER_0_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(64),
      Q => sync_header_c(1),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_HEADER_1_REG_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dout(65),
      Q => sync_header_c(0),
      R => \RX_DATA_REG_reg[0]_0\
    );
RX_IDLE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => RX_IDLE_i_2_n_0,
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => sync_header_c(1),
      I4 => sync_header_c(0),
      I5 => ILLEGAL_BTF_i_2_n_0,
      O => rx_idle_c
    );
RX_IDLE_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      O => RX_IDLE_i_2_n_0
    );
RX_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rx_idle_c,
      Q => RX_IDLE,
      R => SR(0)
    );
RX_NA_IDLE_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => RX_NA_IDLE_i_2_n_0,
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => p_0_in(6),
      I5 => ILLEGAL_BTF_i_2_n_0,
      O => rx_na_idle_c
    );
RX_NA_IDLE_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync_header_c(1),
      I1 => sync_header_c(0),
      I2 => RXDATAVALID_IN_REG,
      O => RX_NA_IDLE_i_2_n_0
    );
RX_NA_IDLE_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rx_na_idle_c,
      Q => RX_NA_IDLE,
      R => SR(0)
    );
RX_PE_DATA_V_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sync_header_c(0),
      I1 => RXDATAVALID_IN_REG,
      I2 => sync_header_c(1),
      O => valid_d
    );
RX_PE_DATA_V_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => valid_d,
      Q => rx_pe_data_v_i,
      R => SR(0)
    );
\RX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(63),
      Q => \RX_PE_DATA_reg[0]_0\(63),
      R => SR(0)
    );
\RX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(53),
      Q => \RX_PE_DATA_reg[0]_0\(53),
      R => SR(0)
    );
\RX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(52),
      Q => \RX_PE_DATA_reg[0]_0\(52),
      R => SR(0)
    );
\RX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(51),
      Q => \RX_PE_DATA_reg[0]_0\(51),
      R => SR(0)
    );
\RX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(50),
      Q => \RX_PE_DATA_reg[0]_0\(50),
      R => SR(0)
    );
\RX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(49),
      Q => \RX_PE_DATA_reg[0]_0\(49),
      R => SR(0)
    );
\RX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(48),
      Q => \RX_PE_DATA_reg[0]_0\(48),
      R => SR(0)
    );
\RX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(47),
      Q => \RX_PE_DATA_reg[0]_0\(47),
      R => SR(0)
    );
\RX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(46),
      Q => \RX_PE_DATA_reg[0]_0\(46),
      R => SR(0)
    );
\RX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(45),
      Q => \RX_PE_DATA_reg[0]_0\(45),
      R => SR(0)
    );
\RX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(44),
      Q => \RX_PE_DATA_reg[0]_0\(44),
      R => SR(0)
    );
\RX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(62),
      Q => \RX_PE_DATA_reg[0]_0\(62),
      R => SR(0)
    );
\RX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(43),
      Q => \RX_PE_DATA_reg[0]_0\(43),
      R => SR(0)
    );
\RX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(42),
      Q => \RX_PE_DATA_reg[0]_0\(42),
      R => SR(0)
    );
\RX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(41),
      Q => \RX_PE_DATA_reg[0]_0\(41),
      R => SR(0)
    );
\RX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(40),
      Q => \RX_PE_DATA_reg[0]_0\(40),
      R => SR(0)
    );
\RX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(39),
      Q => \RX_PE_DATA_reg[0]_0\(39),
      R => SR(0)
    );
\RX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(38),
      Q => \RX_PE_DATA_reg[0]_0\(38),
      R => SR(0)
    );
\RX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(37),
      Q => \RX_PE_DATA_reg[0]_0\(37),
      R => SR(0)
    );
\RX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(36),
      Q => \RX_PE_DATA_reg[0]_0\(36),
      R => SR(0)
    );
\RX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(35),
      Q => \RX_PE_DATA_reg[0]_0\(35),
      R => SR(0)
    );
\RX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(34),
      Q => \RX_PE_DATA_reg[0]_0\(34),
      R => SR(0)
    );
\RX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(61),
      Q => \RX_PE_DATA_reg[0]_0\(61),
      R => SR(0)
    );
\RX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(33),
      Q => \RX_PE_DATA_reg[0]_0\(33),
      R => SR(0)
    );
\RX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(32),
      Q => \RX_PE_DATA_reg[0]_0\(32),
      R => SR(0)
    );
\RX_PE_DATA_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(31),
      Q => \RX_PE_DATA_reg[0]_0\(31),
      R => SR(0)
    );
\RX_PE_DATA_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(30),
      Q => \RX_PE_DATA_reg[0]_0\(30),
      R => SR(0)
    );
\RX_PE_DATA_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(29),
      Q => \RX_PE_DATA_reg[0]_0\(29),
      R => SR(0)
    );
\RX_PE_DATA_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(28),
      Q => \RX_PE_DATA_reg[0]_0\(28),
      R => SR(0)
    );
\RX_PE_DATA_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(27),
      Q => \RX_PE_DATA_reg[0]_0\(27),
      R => SR(0)
    );
\RX_PE_DATA_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(26),
      Q => \RX_PE_DATA_reg[0]_0\(26),
      R => SR(0)
    );
\RX_PE_DATA_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(25),
      Q => \RX_PE_DATA_reg[0]_0\(25),
      R => SR(0)
    );
\RX_PE_DATA_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(24),
      Q => \RX_PE_DATA_reg[0]_0\(24),
      R => SR(0)
    );
\RX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(60),
      Q => \RX_PE_DATA_reg[0]_0\(60),
      R => SR(0)
    );
\RX_PE_DATA_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(23),
      Q => \RX_PE_DATA_reg[0]_0\(23),
      R => SR(0)
    );
\RX_PE_DATA_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(22),
      Q => \RX_PE_DATA_reg[0]_0\(22),
      R => SR(0)
    );
\RX_PE_DATA_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(21),
      Q => \RX_PE_DATA_reg[0]_0\(21),
      R => SR(0)
    );
\RX_PE_DATA_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(20),
      Q => \RX_PE_DATA_reg[0]_0\(20),
      R => SR(0)
    );
\RX_PE_DATA_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(19),
      Q => \RX_PE_DATA_reg[0]_0\(19),
      R => SR(0)
    );
\RX_PE_DATA_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(18),
      Q => \RX_PE_DATA_reg[0]_0\(18),
      R => SR(0)
    );
\RX_PE_DATA_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(17),
      Q => \RX_PE_DATA_reg[0]_0\(17),
      R => SR(0)
    );
\RX_PE_DATA_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(16),
      Q => \RX_PE_DATA_reg[0]_0\(16),
      R => SR(0)
    );
\RX_PE_DATA_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(7),
      Q => \RX_PE_DATA_reg[0]_0\(15),
      R => SR(0)
    );
\RX_PE_DATA_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(6),
      Q => \RX_PE_DATA_reg[0]_0\(14),
      R => SR(0)
    );
\RX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(59),
      Q => \RX_PE_DATA_reg[0]_0\(59),
      R => SR(0)
    );
\RX_PE_DATA_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(5),
      Q => \RX_PE_DATA_reg[0]_0\(13),
      R => SR(0)
    );
\RX_PE_DATA_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(4),
      Q => \RX_PE_DATA_reg[0]_0\(12),
      R => SR(0)
    );
\RX_PE_DATA_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(3),
      Q => \RX_PE_DATA_reg[0]_0\(11),
      R => SR(0)
    );
\RX_PE_DATA_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(2),
      Q => \RX_PE_DATA_reg[0]_0\(10),
      R => SR(0)
    );
\RX_PE_DATA_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(1),
      Q => \RX_PE_DATA_reg[0]_0\(9),
      R => SR(0)
    );
\RX_PE_DATA_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(0),
      Q => \RX_PE_DATA_reg[0]_0\(8),
      R => SR(0)
    );
\RX_PE_DATA_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(15),
      Q => \RX_PE_DATA_reg[0]_0\(7),
      R => SR(0)
    );
\RX_PE_DATA_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(14),
      Q => \RX_PE_DATA_reg[0]_0\(6),
      R => SR(0)
    );
\RX_PE_DATA_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(13),
      Q => \RX_PE_DATA_reg[0]_0\(5),
      R => SR(0)
    );
\RX_PE_DATA_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(12),
      Q => \RX_PE_DATA_reg[0]_0\(4),
      R => SR(0)
    );
\RX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(58),
      Q => \RX_PE_DATA_reg[0]_0\(58),
      R => SR(0)
    );
\RX_PE_DATA_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(11),
      Q => \RX_PE_DATA_reg[0]_0\(3),
      R => SR(0)
    );
\RX_PE_DATA_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(10),
      Q => \RX_PE_DATA_reg[0]_0\(2),
      R => SR(0)
    );
\RX_PE_DATA_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(9),
      Q => \RX_PE_DATA_reg[0]_0\(1),
      R => SR(0)
    );
\RX_PE_DATA_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => p_0_in(8),
      Q => \RX_PE_DATA_reg[0]_0\(0),
      R => SR(0)
    );
\RX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(57),
      Q => \RX_PE_DATA_reg[0]_0\(57),
      R => SR(0)
    );
\RX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(56),
      Q => \RX_PE_DATA_reg[0]_0\(56),
      R => SR(0)
    );
\RX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(55),
      Q => \RX_PE_DATA_reg[0]_0\(55),
      R => SR(0)
    );
\RX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => valid_d,
      D => rxdata_s(54),
      Q => \RX_PE_DATA_reg[0]_0\(54),
      R => SR(0)
    );
\remote_rdy_cntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004000FFFFFFFF"
    )
        port map (
      I0 => \remote_rdy_cntr[0]_i_4_n_0\,
      I1 => remote_rdy_cntr(0),
      I2 => remote_rdy_cntr(2),
      I3 => remote_rdy_cntr(1),
      I4 => rx_na_idles_cntr_reg(4),
      I5 => \remote_rdy_cntr_reg[2]_0\,
      O => \remote_rdy_cntr[0]_i_1_n_0\
    );
\remote_rdy_cntr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F00"
    )
        port map (
      I0 => remote_rdy_cntr(0),
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(1),
      I3 => remote_ready_det,
      O => remote_rdy_cntr01_out
    );
\remote_rdy_cntr[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => remote_rdy_cntr(1),
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(0),
      O => \remote_rdy_cntr[0]_i_3_n_0\
    );
\remote_rdy_cntr[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(2),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(1),
      I3 => rx_na_idles_cntr_reg(3),
      O => \remote_rdy_cntr[0]_i_4_n_0\
    );
\remote_rdy_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => remote_rdy_cntr(2),
      I1 => remote_rdy_cntr(1),
      O => \remote_rdy_cntr[1]_i_1_n_0\
    );
\remote_rdy_cntr[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => remote_rdy_cntr(2),
      O => \remote_rdy_cntr[2]_i_1_n_0\
    );
\remote_rdy_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => remote_rdy_cntr01_out,
      D => \remote_rdy_cntr[0]_i_3_n_0\,
      Q => remote_rdy_cntr(0),
      R => \remote_rdy_cntr[0]_i_1_n_0\
    );
\remote_rdy_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => remote_rdy_cntr01_out,
      D => \remote_rdy_cntr[1]_i_1_n_0\,
      Q => remote_rdy_cntr(1),
      R => \remote_rdy_cntr[0]_i_1_n_0\
    );
\remote_rdy_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => remote_rdy_cntr01_out,
      D => \remote_rdy_cntr[2]_i_1_n_0\,
      Q => remote_rdy_cntr(2),
      R => \remote_rdy_cntr[0]_i_1_n_0\
    );
remote_ready_det_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => ILLEGAL_BTF_i_3_n_0,
      I1 => p_0_in(5),
      I2 => p_0_in(4),
      I3 => p_0_in(7),
      I4 => p_0_in(6),
      I5 => ILLEGAL_BTF_i_2_n_0,
      O => remote_ready_det0
    );
remote_ready_det_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => remote_ready_det0,
      Q => remote_ready_det,
      R => SR(0)
    );
remote_ready_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => remote_rdy_cntr(0),
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(1),
      O => remote_ready_i
    );
\rx_na_idles_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(0),
      O => \p_0_in__0\(0)
    );
\rx_na_idles_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(0),
      I1 => rx_na_idles_cntr_reg(1),
      O => \p_0_in__0\(1)
    );
\rx_na_idles_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(1),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(2),
      O => \p_0_in__0\(2)
    );
\rx_na_idles_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(2),
      I1 => rx_na_idles_cntr_reg(0),
      I2 => rx_na_idles_cntr_reg(1),
      I3 => rx_na_idles_cntr_reg(3),
      O => \p_0_in__0\(3)
    );
\rx_na_idles_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => remote_rdy_cntr(0),
      I1 => remote_rdy_cntr(2),
      I2 => remote_rdy_cntr(1),
      I3 => \remote_rdy_cntr_reg[2]_0\,
      O => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rx_na_idles_cntr_reg(3),
      I1 => rx_na_idles_cntr_reg(1),
      I2 => rx_na_idles_cntr_reg(0),
      I3 => rx_na_idles_cntr_reg(2),
      I4 => rx_na_idles_cntr_reg(4),
      O => \p_0_in__0\(4)
    );
\rx_na_idles_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RX_NA_IDLE,
      D => \p_0_in__0\(0),
      Q => rx_na_idles_cntr_reg(0),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RX_NA_IDLE,
      D => \p_0_in__0\(1),
      Q => rx_na_idles_cntr_reg(1),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RX_NA_IDLE,
      D => \p_0_in__0\(2),
      Q => rx_na_idles_cntr_reg(2),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RX_NA_IDLE,
      D => \p_0_in__0\(3),
      Q => rx_na_idles_cntr_reg(3),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
\rx_na_idles_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => RX_NA_IDLE,
      D => \p_0_in__0\(4),
      Q => rx_na_idles_cntr_reg(4),
      R => \rx_na_idles_cntr[4]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_TX_STREAM_CONTROL_SM is
  port (
    gen_cc_i : out STD_LOGIC;
    do_cc_r : out STD_LOGIC;
    extend_cc_r : out STD_LOGIC;
    gen_cc_flop_0_i_0 : out STD_LOGIC;
    TX_PE_DATA_V_reg : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    s_axi_tx_tvalid_0 : out STD_LOGIC;
    R0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    tx_dst_rdy_n_r0 : in STD_LOGIC;
    do_cc_r_reg0 : in STD_LOGIC;
    extend_cc_r_reg_0 : in STD_LOGIC;
    gen_ch_bond_i : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    \TX_DATA_reg[63]\ : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_TX_STREAM_CONTROL_SM;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_TX_STREAM_CONTROL_SM is
  signal \^do_cc_r\ : STD_LOGIC;
  signal \^gen_cc_flop_0_i_0\ : STD_LOGIC;
  signal \^gen_cc_i\ : STD_LOGIC;
  signal tx_dst_rdy_n_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of TX_PE_DATA_V_i_1 : label is "soft_lutpair16";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gen_cc_flop_0_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of gen_cc_flop_0_i : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of gen_cc_flop_0_i : label is "VCC:CE";
  attribute SOFT_HLUTNM of s_axi_tx_tready_INST_0 : label is "soft_lutpair16";
begin
  do_cc_r <= \^do_cc_r\;
  gen_cc_flop_0_i_0 <= \^gen_cc_flop_0_i_0\;
  gen_cc_i <= \^gen_cc_i\;
\TX_DATA[53]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_cc_i\,
      I1 => gen_ch_bond_i,
      O => \^gen_cc_flop_0_i_0\
    );
\TX_DATA[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA8AAAAA"
    )
        port map (
      I0 => txdatavalid_symgen_i,
      I1 => \^gen_cc_flop_0_i_0\,
      I2 => \TX_DATA_reg[63]\,
      I3 => gen_na_idles_i,
      I4 => channel_up_tx_if,
      I5 => rst_pma_init_usrclk,
      O => TX_PE_DATA_V_reg
    );
TX_PE_DATA_V_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_tx_tvalid,
      I1 => tx_dst_rdy_n_i,
      O => s_axi_tx_tvalid_0
    );
do_cc_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => do_cc_r_reg0,
      Q => \^do_cc_r\,
      R => '0'
    );
extend_cc_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => extend_cc_r_reg_0,
      Q => extend_cc_r,
      R => '0'
    );
gen_cc_flop_0_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \^do_cc_r\,
      Q => \^gen_cc_i\,
      R => R0
    );
s_axi_tx_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_dst_rdy_n_i,
      O => s_axi_tx_tready
    );
tx_dst_rdy_n_r_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => tx_dst_rdy_n_r0,
      Q => tx_dst_rdy_n_i,
      S => R0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_TX_STREAM_DATAPATH is
  port (
    TX_PE_DATA_V_reg_0 : out STD_LOGIC;
    wait_for_lane_up_r_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 61 downto 0 );
    TX_PE_DATA_V_reg_1 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    \TX_DATA_reg[53]\ : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 )
  );
end zynq_bd_C2C1_PHY_0_TX_STREAM_DATAPATH;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_TX_STREAM_DATAPATH is
  signal TX_PE_DATA : STD_LOGIC_VECTOR ( 50 to 51 );
  signal \^tx_pe_data_v_reg_0\ : STD_LOGIC;
begin
  TX_PE_DATA_V_reg_0 <= \^tx_pe_data_v_reg_0\;
\TX_DATA[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000D000D000D"
    )
        port map (
      I0 => \^tx_pe_data_v_reg_0\,
      I1 => gen_na_idles_i,
      I2 => \TX_DATA_reg[53]\,
      I3 => rst_pma_init_usrclk,
      I4 => channel_up_tx_if,
      I5 => TX_PE_DATA(51),
      O => wait_for_lane_up_r_reg(0)
    );
\TX_DATA[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000322200002222"
    )
        port map (
      I0 => gen_na_idles_i,
      I1 => \TX_DATA_reg[53]\,
      I2 => \^tx_pe_data_v_reg_0\,
      I3 => TX_PE_DATA(50),
      I4 => rst_pma_init_usrclk,
      I5 => channel_up_tx_if,
      O => wait_for_lane_up_r_reg(1)
    );
TX_PE_DATA_V_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => TX_PE_DATA_V_reg_1,
      Q => \^tx_pe_data_v_reg_0\,
      R => '0'
    );
\TX_PE_DATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(0),
      Q => Q(61),
      R => '0'
    );
\TX_PE_DATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(10),
      Q => Q(51),
      R => '0'
    );
\TX_PE_DATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(11),
      Q => Q(50),
      R => '0'
    );
\TX_PE_DATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(12),
      Q => Q(49),
      R => '0'
    );
\TX_PE_DATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(13),
      Q => Q(48),
      R => '0'
    );
\TX_PE_DATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(14),
      Q => Q(47),
      R => '0'
    );
\TX_PE_DATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(15),
      Q => Q(46),
      R => '0'
    );
\TX_PE_DATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(16),
      Q => Q(45),
      R => '0'
    );
\TX_PE_DATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(17),
      Q => Q(44),
      R => '0'
    );
\TX_PE_DATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(18),
      Q => Q(43),
      R => '0'
    );
\TX_PE_DATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(19),
      Q => Q(42),
      R => '0'
    );
\TX_PE_DATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(1),
      Q => Q(60),
      R => '0'
    );
\TX_PE_DATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(20),
      Q => Q(41),
      R => '0'
    );
\TX_PE_DATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(21),
      Q => Q(40),
      R => '0'
    );
\TX_PE_DATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(22),
      Q => Q(39),
      R => '0'
    );
\TX_PE_DATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(23),
      Q => Q(38),
      R => '0'
    );
\TX_PE_DATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(24),
      Q => Q(37),
      R => '0'
    );
\TX_PE_DATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(25),
      Q => Q(36),
      R => '0'
    );
\TX_PE_DATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(26),
      Q => Q(35),
      R => '0'
    );
\TX_PE_DATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(27),
      Q => Q(34),
      R => '0'
    );
\TX_PE_DATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(28),
      Q => Q(33),
      R => '0'
    );
\TX_PE_DATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(29),
      Q => Q(32),
      R => '0'
    );
\TX_PE_DATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(2),
      Q => Q(59),
      R => '0'
    );
\TX_PE_DATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(30),
      Q => Q(31),
      R => '0'
    );
\TX_PE_DATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(31),
      Q => Q(30),
      R => '0'
    );
\TX_PE_DATA_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(32),
      Q => Q(29),
      R => '0'
    );
\TX_PE_DATA_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(33),
      Q => Q(28),
      R => '0'
    );
\TX_PE_DATA_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(34),
      Q => Q(27),
      R => '0'
    );
\TX_PE_DATA_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(35),
      Q => Q(26),
      R => '0'
    );
\TX_PE_DATA_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(36),
      Q => Q(25),
      R => '0'
    );
\TX_PE_DATA_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(37),
      Q => Q(24),
      R => '0'
    );
\TX_PE_DATA_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(38),
      Q => Q(23),
      R => '0'
    );
\TX_PE_DATA_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(39),
      Q => Q(22),
      R => '0'
    );
\TX_PE_DATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(3),
      Q => Q(58),
      R => '0'
    );
\TX_PE_DATA_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(40),
      Q => Q(21),
      R => '0'
    );
\TX_PE_DATA_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(41),
      Q => Q(20),
      R => '0'
    );
\TX_PE_DATA_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(42),
      Q => Q(19),
      R => '0'
    );
\TX_PE_DATA_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(43),
      Q => Q(18),
      R => '0'
    );
\TX_PE_DATA_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(44),
      Q => Q(17),
      R => '0'
    );
\TX_PE_DATA_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(45),
      Q => Q(16),
      R => '0'
    );
\TX_PE_DATA_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(46),
      Q => Q(15),
      R => '0'
    );
\TX_PE_DATA_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(47),
      Q => Q(14),
      R => '0'
    );
\TX_PE_DATA_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(48),
      Q => Q(13),
      R => '0'
    );
\TX_PE_DATA_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(49),
      Q => Q(12),
      R => '0'
    );
\TX_PE_DATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(4),
      Q => Q(57),
      R => '0'
    );
\TX_PE_DATA_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(50),
      Q => TX_PE_DATA(50),
      R => '0'
    );
\TX_PE_DATA_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(51),
      Q => TX_PE_DATA(51),
      R => '0'
    );
\TX_PE_DATA_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(52),
      Q => Q(11),
      R => '0'
    );
\TX_PE_DATA_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(53),
      Q => Q(10),
      R => '0'
    );
\TX_PE_DATA_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(54),
      Q => Q(9),
      R => '0'
    );
\TX_PE_DATA_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(55),
      Q => Q(8),
      R => '0'
    );
\TX_PE_DATA_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(56),
      Q => Q(7),
      R => '0'
    );
\TX_PE_DATA_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(57),
      Q => Q(6),
      R => '0'
    );
\TX_PE_DATA_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(58),
      Q => Q(5),
      R => '0'
    );
\TX_PE_DATA_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(59),
      Q => Q(4),
      R => '0'
    );
\TX_PE_DATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(5),
      Q => Q(56),
      R => '0'
    );
\TX_PE_DATA_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(60),
      Q => Q(3),
      R => '0'
    );
\TX_PE_DATA_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(61),
      Q => Q(2),
      R => '0'
    );
\TX_PE_DATA_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(62),
      Q => Q(1),
      R => '0'
    );
\TX_PE_DATA_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(63),
      Q => Q(0),
      R => '0'
    );
\TX_PE_DATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(6),
      Q => Q(55),
      R => '0'
    );
\TX_PE_DATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(7),
      Q => Q(54),
      R => '0'
    );
\TX_PE_DATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(8),
      Q => Q(53),
      R => '0'
    );
\TX_PE_DATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_axi_tx_tdata(9),
      Q => Q(52),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_cdc_sync is
  port (
    \rxheader_from_gtx_i_reg[0]\ : out STD_LOGIC;
    s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_i : in STD_LOGIC;
    RX_NEG_OUT_reg : in STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_cdc_sync;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_cdc_sync is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  p_level_in_int <= s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0;
RX_NEG_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => rxheadervalid_i,
      I3 => s_level_out_d2,
      I4 => RX_NEG_OUT_reg,
      O => \rxheader_from_gtx_i_reg[0]\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_cdc_sync_57 is
  port (
    next_ready_c : out STD_LOGIC;
    next_begin_c : out STD_LOGIC;
    SYSTEM_RESET_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    ready_r_reg : in STD_LOGIC;
    rx_lossofsync_i : in STD_LOGIC;
    ready_r : in STD_LOGIC;
    align_r : in STD_LOGIC;
    polarity_r : in STD_LOGIC;
    rx_polarity_dlyd_i : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    begin_r_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_polarity_r_reg : in STD_LOGIC;
    prev_rx_polarity_r : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_cdc_sync_57 : entity is "zynq_bd_C2C1_PHY_0_cdc_sync";
end zynq_bd_C2C1_PHY_0_cdc_sync_57;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_cdc_sync_57 is
  signal begin_r_i_2_n_0 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal ready_r_i_3_n_0 : STD_LOGIC;
  signal s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  p_level_in_int <= in0;
begin_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFCA0A0"
    )
        port map (
      I0 => rx_lossofsync_i,
      I1 => polarity_r,
      I2 => ready_r,
      I3 => align_r,
      I4 => reset_lanes_i,
      I5 => begin_r_i_2_n_0,
      O => next_begin_c
    );
begin_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => rx_polarity_dlyd_i,
      I2 => polarity_r,
      I3 => begin_r_reg,
      O => begin_r_i_2_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
\ready_r_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888C88"
    )
        port map (
      I0 => ready_r_i_3_n_0,
      I1 => ready_r_reg,
      I2 => rx_lossofsync_i,
      I3 => ready_r,
      I4 => align_r,
      I5 => polarity_r,
      O => next_ready_c
    );
ready_r_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => s_level_out_d2,
      I1 => rx_polarity_dlyd_i,
      I2 => polarity_r,
      I3 => align_r,
      I4 => ready_r,
      O => ready_r_i_3_n_0
    );
rx_polarity_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0454"
    )
        port map (
      I0 => SR(0),
      I1 => rx_polarity_r_reg,
      I2 => s_level_out_d2,
      I3 => prev_rx_polarity_r,
      O => SYSTEM_RESET_reg
    );
s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0\ is
  port (
    gt_cplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0\ : entity is "zynq_bd_C2C1_PHY_0_cdc_sync";
end \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  gt_cplllock(0) <= s_level_out_d5;
  p_level_in_int <= cplllock_out(0);
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    hard_err_rst_int_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \hard_err_cntr_r_reg[0]\ : in STD_LOGIC;
    \hard_err_cntr_r_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    hard_err_rst_int : in STD_LOGIC;
    hard_err_rst_int0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_1\ : entity is "zynq_bd_C2C1_PHY_0_cdc_sync";
end \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_1\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_1\ is
  signal hard_err_rst_int_i_2_n_0 : STD_LOGIC;
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  p_level_in_int <= in0;
\hard_err_cntr_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFFFFFFFFFFFFC"
    )
        port map (
      I0 => \hard_err_cntr_r_reg[0]\,
      I1 => \hard_err_cntr_r_reg[0]_0\,
      I2 => s_level_out_d5,
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => E(0)
    );
hard_err_rst_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0002"
    )
        port map (
      I0 => hard_err_rst_int,
      I1 => Q(0),
      I2 => Q(1),
      I3 => hard_err_rst_int_i_2_n_0,
      I4 => hard_err_rst_int0,
      I5 => SR(0),
      O => hard_err_rst_int_reg
    );
hard_err_rst_int_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_level_out_d5,
      I1 => Q(2),
      I2 => \hard_err_cntr_r_reg[0]_0\,
      O => hard_err_rst_int_i_2_n_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_2\ is
  port (
    rx_fsm_resetdone_ii : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_2\ : entity is "zynq_bd_C2C1_PHY_0_cdc_sync";
end \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_2\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_2\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  p_level_in_int <= \out\;
  rx_fsm_resetdone_ii <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_3\ is
  port (
    tx_fsm_resetdone_ii : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_3\ : entity is "zynq_bd_C2C1_PHY_0_cdc_sync";
end \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_3\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_3\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  p_level_in_int <= \out\;
  tx_fsm_resetdone_ii <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_43\ is
  port (
    \cb_bit_err_ext_cnt_reg[3]\ : out STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_cbcc_comb_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_43\ : entity is "zynq_bd_C2C1_PHY_0_cdc_sync";
end \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_43\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_43\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_level_in_int
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(29)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(28)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(27)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(26)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(25)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(24)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(23)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(22)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(21)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(20)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_199: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(19)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(18)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(17)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(16)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(15)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(14)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(13)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(12)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(11)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(10)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(9)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(8)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(7)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(6)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(5)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(4)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(3)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(2)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(1)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(31)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(30)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
reset_cbcc_comb_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => s_level_out_d5,
      I5 => reset_cbcc_comb_reg(0),
      O => \cb_bit_err_ext_cnt_reg[3]\
    );
s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_50\ is
  port (
    s_level_out_d5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    s_level_out_d5_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_50\ : entity is "zynq_bd_C2C1_PHY_0_cdc_sync";
end \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_50\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_50\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  p_level_in_int <= in0;
CC_RXLOSSOFSYNC_OUT_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_level_out_d5,
      O => s_level_out_d5_reg_0
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_1,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    gt_rxbufstatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    s_level_out_d5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized1\ : entity is "zynq_bd_C2C1_PHY_0_cdc_sync";
end \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized1\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized1\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  \out\ <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
p_level_in_d1_cdc_from_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => gt_rxbufstatus(0),
      Q => p_level_in_int,
      R => '0'
    );
s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized2\ : entity is "zynq_bd_C2C1_PHY_0_cdc_sync";
end \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized2\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized2\ is
  signal p_level_in_int : STD_LOGIC;
  signal s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  \out\ <= s_level_out_d3;
  p_level_in_int <= s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_level_in_int,
      Q => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => '0'
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => '0'
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized3\ is
  port (
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    full : in STD_LOGIC;
    s_level_out_d5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized3\ : entity is "zynq_bd_C2C1_PHY_0_cdc_sync";
end \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized3\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized3\ is
  signal s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => full,
      Q => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_reset_cbstg2_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_reset_cbstg2_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized3_51\ is
  port (
    \out\ : out STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    overflow : in STD_LOGIC;
    s_level_out_d5_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized3_51\ : entity is "zynq_bd_C2C1_PHY_0_cdc_sync";
end \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized3_51\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_cdc_sync__parameterized3_51\ is
  signal s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg : string;
  attribute async_reg of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_bus_d2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d2 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d2 : signal is "no";
  signal s_level_out_bus_d3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d3 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d3 : signal is "no";
  signal s_level_out_bus_d4 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d4 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d4 : signal is "no";
  signal s_level_out_bus_d5 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d5 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d5 : signal is "no";
  signal s_level_out_bus_d6 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s_level_out_bus_d6 : signal is "true";
  attribute shreg_extract of s_level_out_bus_d6 : signal is "no";
  signal s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_level_out_d2 : STD_LOGIC;
  attribute async_reg of s_level_out_d2 : signal is "true";
  attribute shreg_extract of s_level_out_d2 : signal is "no";
  signal s_level_out_d3 : STD_LOGIC;
  attribute async_reg of s_level_out_d3 : signal is "true";
  attribute shreg_extract of s_level_out_d3 : signal is "no";
  signal s_level_out_d4 : STD_LOGIC;
  attribute async_reg of s_level_out_d4 : signal is "true";
  attribute shreg_extract of s_level_out_d4 : signal is "no";
  signal s_level_out_d5 : STD_LOGIC;
  attribute async_reg of s_level_out_d5 : signal is "true";
  attribute shreg_extract of s_level_out_d5 : signal is "no";
  signal s_level_out_d6 : STD_LOGIC;
  attribute async_reg of s_level_out_d6 : signal is "true";
  attribute shreg_extract of s_level_out_d6 : signal is "no";
  signal s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract of s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal s_out_d2 : STD_LOGIC;
  attribute async_reg of s_out_d2 : signal is "true";
  attribute shreg_extract of s_out_d2 : signal is "no";
  signal s_out_d3 : STD_LOGIC;
  attribute async_reg of s_out_d3 : signal is "true";
  attribute shreg_extract of s_out_d3 : signal is "no";
  signal s_out_d4 : STD_LOGIC;
  attribute async_reg of s_out_d4 : signal is "true";
  attribute shreg_extract of s_out_d4 : signal is "no";
  signal s_out_d5 : STD_LOGIC;
  attribute async_reg of s_out_d5 : signal is "true";
  attribute shreg_extract of s_out_d5 : signal is "no";
  signal s_out_d6 : STD_LOGIC;
  attribute async_reg of s_out_d6 : signal is "true";
  attribute shreg_extract of s_out_d6 : signal is "no";
  signal s_out_d7 : STD_LOGIC;
  attribute async_reg of s_out_d7 : signal is "true";
  attribute shreg_extract of s_out_d7 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d2_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d2_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d2_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d3_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d3_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d3_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d4_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d4_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d4_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d5_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d5_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d5_reg : label is "no";
  attribute ASYNC_REG_boolean of s_level_out_d6_reg : label is std.standard.true;
  attribute KEEP of s_level_out_d6_reg : label is "yes";
  attribute SHREG_EXTRACT of s_level_out_d6_reg : label is "no";
begin
  \out\ <= s_level_out_d5;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d1_zynq_bd_C2C1_PHY_0_cdc_to
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d2
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(28)
    );
i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(2)
    );
i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(1)
    );
i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(0)
    );
i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(31)
    );
i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(30)
    );
i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(29)
    );
i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(28)
    );
i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(27)
    );
i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(26)
    );
i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(25)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(27)
    );
i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(24)
    );
i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(23)
    );
i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(22)
    );
i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(21)
    );
i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(20)
    );
i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(19)
    );
i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(18)
    );
i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(17)
    );
i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(16)
    );
i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(15)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(26)
    );
i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(14)
    );
i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(13)
    );
i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(12)
    );
i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(11)
    );
i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(10)
    );
i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(9)
    );
i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(8)
    );
i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(7)
    );
i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(6)
    );
i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(5)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(25)
    );
i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(4)
    );
i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(3)
    );
i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(2)
    );
i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(1)
    );
i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d4(0)
    );
i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(31)
    );
i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(30)
    );
i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(29)
    );
i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(28)
    );
i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(27)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(24)
    );
i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(26)
    );
i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(25)
    );
i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(24)
    );
i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(23)
    );
i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(22)
    );
i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(21)
    );
i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(20)
    );
i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(19)
    );
i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(18)
    );
i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(23)
    );
i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(16)
    );
i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(15)
    );
i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(14)
    );
i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(13)
    );
i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(12)
    );
i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(11)
    );
i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(10)
    );
i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(9)
    );
i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(8)
    );
i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(7)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(22)
    );
i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(6)
    );
i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(5)
    );
i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(4)
    );
i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(3)
    );
i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(2)
    );
i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(1)
    );
i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d5(0)
    );
i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(31)
    );
i_168: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(30)
    );
i_169: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(29)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(21)
    );
i_170: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(28)
    );
i_171: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(27)
    );
i_172: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(26)
    );
i_173: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(25)
    );
i_174: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(24)
    );
i_175: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(23)
    );
i_176: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(22)
    );
i_177: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(21)
    );
i_178: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(20)
    );
i_179: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(19)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(20)
    );
i_180: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(18)
    );
i_181: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(17)
    );
i_182: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(16)
    );
i_183: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(15)
    );
i_184: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(14)
    );
i_185: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(13)
    );
i_186: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(12)
    );
i_187: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(11)
    );
i_188: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(10)
    );
i_189: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(9)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(19)
    );
i_190: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(8)
    );
i_191: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(7)
    );
i_192: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(6)
    );
i_193: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(5)
    );
i_194: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(4)
    );
i_195: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(3)
    );
i_196: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(2)
    );
i_197: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(1)
    );
i_198: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d6(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d3
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(18)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(17)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(16)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(15)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(14)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(13)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(12)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(11)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(10)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d4
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(8)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(7)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(6)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(5)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(4)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(3)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(2)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(1)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(0)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(31)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d5
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(30)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(29)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(28)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(27)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(26)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(25)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(24)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(23)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(22)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(21)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d6
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(20)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(19)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(18)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(17)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(16)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(15)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(14)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(13)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(12)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(11)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_out_d7
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(10)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(9)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(8)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(7)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(6)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(5)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(4)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(3)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(2)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(1)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(31)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d2(0)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(31)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(30)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(29)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(28)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(27)
    );
i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(26)
    );
i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(25)
    );
i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(24)
    );
i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(23)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(30)
    );
i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(22)
    );
i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(21)
    );
i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(20)
    );
i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(19)
    );
i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(18)
    );
i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(17)
    );
i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(16)
    );
i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(15)
    );
i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(14)
    );
i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(13)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d1_zynq_bd_C2C1_PHY_0_cdc_to(29)
    );
i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(12)
    );
i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(11)
    );
i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(10)
    );
i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(9)
    );
i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(8)
    );
i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(7)
    );
i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(6)
    );
i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(5)
    );
i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(4)
    );
i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => s_level_out_bus_d3(3)
    );
s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => overflow,
      Q => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => s_level_out_d2,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d4_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d3,
      Q => s_level_out_d4,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d5_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d4,
      Q => s_level_out_d5,
      R => cbcc_fifo_reset_rd_clk
    );
s_level_out_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg_0,
      CE => '1',
      D => s_level_out_d5,
      Q => s_level_out_d6,
      R => cbcc_fifo_reset_rd_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_common_logic_cbcc is
  port (
    cb_bit_err_out : out STD_LOGIC;
    in0 : out STD_LOGIC;
    master_do_rd_en_i : out STD_LOGIC;
    all_vld_btf_flag_i : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    START_CB_WRITES_OUT : in STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    master_do_rd_en_out_reg_0 : in STD_LOGIC;
    master_do_rd_en_out_reg_1 : in STD_LOGIC;
    ANY_VLD_BTF_FLAG : in STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_common_logic_cbcc;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_common_logic_cbcc is
  signal second_cb_write_failed : STD_LOGIC;
begin
all_start_cb_writes_out_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => START_CB_WRITES_OUT,
      Q => in0,
      R => SR(0)
    );
all_vld_btf_out_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ANY_VLD_BTF_FLAG,
      Q => all_vld_btf_flag_i,
      R => SR(0)
    );
cb_bit_err_out_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => second_cb_write_failed,
      Q => cb_bit_err_out,
      R => SR(0)
    );
master_do_rd_en_out_reg: unisim.vcomponents.FDRE
     port map (
      C => master_do_rd_en_out_reg_1,
      CE => '1',
      D => master_do_rd_en_out_reg_0,
      Q => master_do_rd_en_i,
      R => cbcc_fifo_reset_rd_clk
    );
second_cb_write_failed_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \out\,
      Q => second_cb_write_failed,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : out STD_LOGIC;
    rxresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_14 is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : out STD_LOGIC;
    txresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_14 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_14;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_14 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_15 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_all_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_all_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_15 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_15;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_15 is
  signal gtpowergood_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_all[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF0FAF00CFFFCFFF"
    )
        port map (
      I0 => gtpowergood_sync,
      I1 => \FSM_sequential_sm_reset_all_reg[0]\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => \FSM_sequential_sm_reset_all_reg[0]_0\,
      I5 => Q(1),
      O => E(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtpowergood_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtpowergood_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_16 is
  port (
    gtwiz_reset_rx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_16 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_16;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_16 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sm_reset_rx_pll_timer_sat_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    sm_reset_rx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx[2]_i_3\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_17 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_17;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_17 is
  signal gtwiz_reset_rx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[1]_i_1\ : label is "soft_lutpair127";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_rx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD769976"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => gtwiz_reset_rx_pll_and_datapath_dly,
      I3 => Q(1),
      I4 => \p_0_in11_out__0\,
      O => D(0)
    );
\FSM_sequential_sm_reset_rx[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFF511"
    )
        port map (
      I0 => Q(2),
      I1 => gtwiz_reset_rx_pll_and_datapath_dly,
      I2 => \p_0_in11_out__0\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(1)
    );
\FSM_sequential_sm_reset_rx[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_rx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_rx_pll_and_datapath_dly,
      I4 => gtwiz_reset_rx_datapath_dly,
      O => sm_reset_rx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_18 is
  port (
    gtwiz_reset_tx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_18 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_18;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_18 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_19 is
  port (
    sm_reset_tx_pll_timer_sat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_tx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx[2]_i_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_tx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_19 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_19;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_19 is
  signal gtwiz_reset_tx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[0]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[1]_i_1\ : label is "soft_lutpair128";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_tx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F3E"
    )
        port map (
      I0 => gtwiz_reset_tx_pll_and_datapath_dly,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\FSM_sequential_sm_reset_tx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55AB"
    )
        port map (
      I0 => Q(0),
      I1 => gtwiz_reset_tx_pll_and_datapath_dly,
      I2 => Q(2),
      I3 => Q(1),
      O => D(1)
    );
\FSM_sequential_sm_reset_tx[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_tx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_tx_pll_and_datapath_dly,
      I4 => gtwiz_reset_tx_datapath_dly,
      O => sm_reset_tx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_20 is
  port (
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : out STD_LOGIC;
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_20 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_20;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_20 is
  signal gtwiz_reset_userclk_rx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_rx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxuserrdy_out_i_2 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_2 : label is "soft_lutpair129";
begin
\FSM_sequential_sm_reset_rx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB30BB30BB3088"
    )
        port map (
      I0 => \p_0_in11_out__0\,
      I1 => Q(1),
      I2 => \sm_reset_rx_timer_clr0__0\,
      I3 => Q(0),
      I4 => sm_reset_rx_cdr_to_sat,
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_userclk_rx_active_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_rx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEDED00000800"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \sm_reset_rx_timer_clr0__0\,
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxuserrdy_int\,
      O => \FSM_sequential_sm_reset_rx_reg[0]_0\
    );
rxuserrdy_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg,
      I1 => sm_reset_rx_timer_sat,
      I2 => gtwiz_reset_userclk_rx_active_sync,
      O => \sm_reset_rx_timer_clr0__0\
    );
sm_reset_rx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAFCCFF0AA0CC0F"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_i_2_n_0,
      I1 => sm_reset_rx_timer_clr_reg_0,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => sm_reset_rx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_rx_reg[0]\
    );
sm_reset_rx_timer_clr_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => Q(1),
      I2 => sm_reset_rx_timer_clr_reg,
      I3 => sm_reset_rx_timer_sat,
      I4 => gtwiz_reset_userclk_rx_active_sync,
      O => sm_reset_rx_timer_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_21 is
  port (
    \sm_reset_tx_timer_clr0__0\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[2]\ : out STD_LOGIC;
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sm_reset_tx_timer_clr013_out__0\ : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_21 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_21;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_21 is
  signal gtwiz_reset_userclk_tx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \^sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  \sm_reset_tx_timer_clr0__0\ <= \^sm_reset_tx_timer_clr0__0\;
\FSM_sequential_sm_reset_tx[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg,
      I1 => sm_reset_tx_timer_sat,
      I2 => gtwiz_reset_userclk_tx_active_sync,
      O => \^sm_reset_tx_timer_clr0__0\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_userclk_tx_active_in(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_tx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFACF0AC00ACF"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_i_2_n_0,
      I1 => sm_reset_tx_timer_clr_reg_0,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => sm_reset_tx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
sm_reset_tx_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF00008A800000"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \sm_reset_tx_timer_clr013_out__0\,
      I5 => gtwiz_reset_userclk_tx_active_sync,
      O => sm_reset_tx_timer_clr_i_2_n_0
    );
txuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCCF00000008"
    )
        port map (
      I0 => \^sm_reset_tx_timer_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.txuserrdy_int\,
      O => \FSM_sequential_sm_reset_tx_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_22 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]_0\ : out STD_LOGIC;
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_rx_reg[0]\ : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \p_0_in11_out__0\ : in STD_LOGIC;
    gtwiz_reset_rx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtrxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_22 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_22;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_22 is
  signal \FSM_sequential_sm_reset_rx[2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_sm_reset_rx_reg[1]\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_rx_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_clr_i_3 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_3 : label is "soft_lutpair130";
begin
  \FSM_sequential_sm_reset_rx_reg[1]\ <= \^fsm_sequential_sm_reset_rx_reg[1]\;
\FSM_sequential_sm_reset_rx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\,
      I1 => \FSM_sequential_sm_reset_rx_reg[0]\,
      O => E(0),
      S => Q(2)
    );
gtrxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003E"
    )
        port map (
      I0 => \^fsm_sequential_sm_reset_rx_reg[1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.gtrxreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]_0\
    );
gtwiz_reset_rx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF77FF00800080"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \p_0_in11_out__0\,
      I3 => Q(0),
      I4 => plllock_rx_sync,
      I5 => gtwiz_reset_rx_done_int_reg,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cplllock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_rx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => plllock_rx_sync,
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => \^fsm_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_23 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gtwiz_reset_tx_done_int0__0\ : in STD_LOGIC;
    \sm_reset_tx_timer_clr0__0\ : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_1\ : in STD_LOGIC;
    gtwiz_reset_tx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_23 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_23;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_23 is
  signal \FSM_sequential_sm_reset_tx[2]_i_3_n_0\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_tx_sync : STD_LOGIC;
  signal \sm_reset_tx_timer_clr012_out__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gttxreset_out_i_2 : label is "soft_lutpair131";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_3 : label is "soft_lutpair131";
begin
\FSM_sequential_sm_reset_tx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \gtwiz_reset_tx_done_int0__0\,
      I4 => Q(0),
      I5 => \sm_reset_tx_timer_clr0__0\,
      O => E(0)
    );
\FSM_sequential_sm_reset_tx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_tx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\
    );
gttxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003C"
    )
        port map (
      I0 => \sm_reset_tx_timer_clr012_out__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.gttxreset_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
gttxreset_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I1 => sm_reset_tx_timer_sat,
      I2 => plllock_tx_sync,
      O => \sm_reset_tx_timer_clr012_out__0\
    );
gtwiz_reset_tx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFF00008080"
    )
        port map (
      I0 => \gtwiz_reset_tx_done_int0__0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => plllock_tx_sync,
      I4 => Q(1),
      I5 => gtwiz_reset_tx_done_int_reg,
      O => \FSM_sequential_sm_reset_tx_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cplllock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_tx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_24 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_clr_reg : in STD_LOGIC;
    sm_reset_rx_cdr_to_clr : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_24 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_24;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_24 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_cdr_to_clr0__0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxcdrlock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxprogdivreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000330"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
sm_reset_rx_cdr_to_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3FFF02023303"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => sm_reset_rx_cdr_to_clr_reg,
      I4 => Q(2),
      I5 => sm_reset_rx_cdr_to_clr,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_cdr_to_clr_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => \^i_in_out_reg_0\,
      O => \sm_reset_rx_cdr_to_clr0__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_33 is
  port (
    drprst_in_sync : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \timeout_cntr_reg[0]\ : in STD_LOGIC;
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_33 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_33;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_33 is
  signal \^drprst_in_sync\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_i[2]_i_1\ : label is "soft_lutpair75";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_1\ : label is "soft_lutpair75";
begin
  drprst_in_sync <= \^drprst_in_sync\;
\addr_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^drprst_in_sync\,
      I1 => drpen_in(0),
      O => i_in_out_reg_0(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^drprst_in_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\timeout_cntr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^drprst_in_sync\,
      I1 => \timeout_cntr_reg[0]\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_36 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \cpll_cal_state_reg[0]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_36 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_36;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_36 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
USER_CPLLLOCK_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Q(0),
      I1 => \^i_in_out_reg_0\,
      I2 => cal_on_tx_reset_in_sync,
      I3 => Q(1),
      I4 => USER_CPLLLOCK_OUT_reg,
      O => \cpll_cal_state_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_37 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_37 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_37;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_37 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\,
      I2 => user_txoutclksel_sync(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_38 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_38;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_38 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(1),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => user_txoutclksel_sync(1),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_39 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_39 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_39;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_39 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(2),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\,
      I2 => user_txoutclksel_sync(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_40 is
  port (
    \cpll_cal_state_reg[14]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    freq_counter_rst_reg : in STD_LOGIC;
    freq_counter_rst_reg_0 : in STD_LOGIC;
    \cpll_cal_state_reg[29]\ : in STD_LOGIC;
    freq_counter_rst_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[20]\ : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_40 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_40;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_40 is
  signal freq_counter_rst_i_2_n_0 : STD_LOGIC;
  signal gthe4_txprgdivresetdone_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[30]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \cpll_cal_state[31]_i_1\ : label is "soft_lutpair92";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\cpll_cal_state[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(3),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(2),
      O => D(0)
    );
\cpll_cal_state[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => \cpll_cal_state_reg[20]\,
      I3 => Q(4),
      O => D(1)
    );
\cpll_cal_state[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(6),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(5),
      O => D(2)
    );
\cpll_cal_state[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => Q(7),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(3)
    );
\cpll_cal_state[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => Q(8),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(4)
    );
freq_counter_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFE00303232"
    )
        port map (
      I0 => Q(0),
      I1 => cal_on_tx_reset_in_sync,
      I2 => Q(1),
      I3 => freq_counter_rst_reg,
      I4 => freq_counter_rst_i_2_n_0,
      I5 => freq_counter_rst_reg_0,
      O => \cpll_cal_state_reg[14]\
    );
freq_counter_rst_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BBB"
    )
        port map (
      I0 => freq_counter_rst_reg_1,
      I1 => Q(0),
      I2 => Q(3),
      I3 => gthe4_txprgdivresetdone_sync,
      O => freq_counter_rst_i_2_n_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gthe4_txprgdivresetdone_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_41 is
  port (
    txprogdivreset_int_reg : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_int : in STD_LOGIC;
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_41 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_41;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_41 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal user_txprogdivreset_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txprogdivreset_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txprogdivreset_int,
      I1 => \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\,
      I2 => user_txprogdivreset_sync,
      O => txprogdivreset_int_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gte4_drp_arb is
  port (
    \gen_gtwizard_gthe4.drpen_ch_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.drpwe_ch_int\ : out STD_LOGIC;
    \drp_state_reg[1]_0\ : out STD_LOGIC;
    \gt0_drpaddr[6]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cal_on_tx_drdy : out STD_LOGIC;
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DADDR_O_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \DI_O_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprst_in_sync : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC;
    cal_on_tx_drpwe_out : in STD_LOGIC;
    cal_on_tx_drpen_out : in STD_LOGIC;
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \addr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_i_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \addr_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \addr_i_reg[7]_0\ : in STD_LOGIC;
    \addr_i_reg[6]_0\ : in STD_LOGIC;
    \addr_i_reg[5]_0\ : in STD_LOGIC;
    \addr_i_reg[3]_0\ : in STD_LOGIC;
    \addr_i_reg[0]_0\ : in STD_LOGIC;
    \data_i_reg[47]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \data_i_reg[15]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gte4_drp_arb : entity is "gtwizard_ultrascale_v1_7_17_gte4_drp_arb";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gte4_drp_arb;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gte4_drp_arb is
  signal B : STD_LOGIC_VECTOR ( 1 to 1 );
  signal CEB2 : STD_LOGIC;
  signal \DADDR_O[9]_i_1_n_0\ : STD_LOGIC;
  signal DEN_O_i_1_n_0 : STD_LOGIC;
  signal DEN_O_i_2_n_0 : STD_LOGIC;
  signal \DI_O[15]_i_1_n_0\ : STD_LOGIC;
  signal DO_USR_O0 : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal \DO_USR_O[15]_i_1_n_0\ : STD_LOGIC;
  signal \DO_USR_O[47]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[0]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_2_n_0\ : STD_LOGIC;
  signal addr_i : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal arb_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \arb_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \^cal_on_tx_drdy\ : STD_LOGIC;
  signal daddr : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal daddr0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal data_i : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal di : STD_LOGIC;
  signal \di[0]_i_1_n_0\ : STD_LOGIC;
  signal \di[10]_i_1_n_0\ : STD_LOGIC;
  signal \di[11]_i_1_n_0\ : STD_LOGIC;
  signal \di[12]_i_1_n_0\ : STD_LOGIC;
  signal \di[13]_i_1_n_0\ : STD_LOGIC;
  signal \di[14]_i_1_n_0\ : STD_LOGIC;
  signal \di[15]_i_1_n_0\ : STD_LOGIC;
  signal \di[1]_i_1_n_0\ : STD_LOGIC;
  signal \di[2]_i_1_n_0\ : STD_LOGIC;
  signal \di[3]_i_1_n_0\ : STD_LOGIC;
  signal \di[4]_i_1_n_0\ : STD_LOGIC;
  signal \di[5]_i_1_n_0\ : STD_LOGIC;
  signal \di[6]_i_1_n_0\ : STD_LOGIC;
  signal \di[7]_i_1_n_0\ : STD_LOGIC;
  signal \di[8]_i_1_n_0\ : STD_LOGIC;
  signal \di[9]_i_1_n_0\ : STD_LOGIC;
  signal \di_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_reg_n_0_[9]\ : STD_LOGIC;
  signal do_r : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal done_i_2_n_0 : STD_LOGIC;
  signal done_i_3_n_0 : STD_LOGIC;
  signal done_i_4_n_0 : STD_LOGIC;
  signal done_i_5_n_0 : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal drp_state : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \drp_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \^drprdy_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal en : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \en[0]_i_2_n_0\ : STD_LOGIC;
  signal \en[2]_i_2_n_0\ : STD_LOGIC;
  signal idx : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \idx[0]__0_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd : STD_LOGIC;
  signal rd_i_1_n_0 : STD_LOGIC;
  signal rd_reg_n_0 : STD_LOGIC;
  signal timeout_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \timeout_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal we : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \we[0]_i_1_n_0\ : STD_LOGIC;
  signal \we[2]_i_1_n_0\ : STD_LOGIC;
  signal \we_reg_n_0_[0]\ : STD_LOGIC;
  signal \we_reg_n_0_[2]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal wr_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of DEN_O_i_2 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \DRDY_USR_O[2]_i_2\ : label is "soft_lutpair81";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute SOFT_HLUTNM of \di[15]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \di[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \di[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of done_i_2 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \drp_state[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \drp_state[1]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \drp_state[4]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \drp_state[6]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \drp_state[6]_i_3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \en[0]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \en[2]_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \idx[0]__0_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \idx[1]__0_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \timeout_cntr[0]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \timeout_cntr[1]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \timeout_cntr[2]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \timeout_cntr[5]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \timeout_cntr[6]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \we[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \we[2]_i_1\ : label is "soft_lutpair86";
begin
  cal_on_tx_drdy <= \^cal_on_tx_drdy\;
  drprdy_out(0) <= \^drprdy_out\(0);
\DADDR_O[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000104"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => \drp_state_reg_n_0_[6]\,
      I5 => \drp_state_reg_n_0_[5]\,
      O => \DADDR_O[9]_i_1_n_0\
    );
\DADDR_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(0),
      Q => \DADDR_O_reg[9]_0\(0),
      R => drprst_in_sync
    );
\DADDR_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(1),
      Q => \DADDR_O_reg[9]_0\(1),
      R => drprst_in_sync
    );
\DADDR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(2),
      Q => \DADDR_O_reg[9]_0\(2),
      R => drprst_in_sync
    );
\DADDR_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(3),
      Q => \DADDR_O_reg[9]_0\(3),
      R => drprst_in_sync
    );
\DADDR_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(4),
      Q => \DADDR_O_reg[9]_0\(4),
      R => drprst_in_sync
    );
\DADDR_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(5),
      Q => \DADDR_O_reg[9]_0\(5),
      R => drprst_in_sync
    );
\DADDR_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(6),
      Q => \DADDR_O_reg[9]_0\(6),
      R => drprst_in_sync
    );
\DADDR_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(7),
      Q => \DADDR_O_reg[9]_0\(7),
      R => drprst_in_sync
    );
\DADDR_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(8),
      Q => \DADDR_O_reg[9]_0\(8),
      R => drprst_in_sync
    );
\DADDR_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[9]_i_1_n_0\,
      D => daddr(9),
      Q => \DADDR_O_reg[9]_0\(9),
      R => drprst_in_sync
    );
DEN_O_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010104"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => DEN_O_i_1_n_0
    );
DEN_O_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      O => DEN_O_i_2_n_0
    );
DEN_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => DEN_O_i_2_n_0,
      Q => \gen_gtwizard_gthe4.drpen_ch_int\,
      R => drprst_in_sync
    );
\DI_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => \DI_O[15]_i_1_n_0\
    );
\DI_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[0]\,
      Q => \DI_O_reg[15]_0\(0),
      R => drprst_in_sync
    );
\DI_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[10]\,
      Q => \DI_O_reg[15]_0\(10),
      R => drprst_in_sync
    );
\DI_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[11]\,
      Q => \DI_O_reg[15]_0\(11),
      R => drprst_in_sync
    );
\DI_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[12]\,
      Q => \DI_O_reg[15]_0\(12),
      R => drprst_in_sync
    );
\DI_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[13]\,
      Q => \DI_O_reg[15]_0\(13),
      R => drprst_in_sync
    );
\DI_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[14]\,
      Q => \DI_O_reg[15]_0\(14),
      R => drprst_in_sync
    );
\DI_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[15]\,
      Q => \DI_O_reg[15]_0\(15),
      R => drprst_in_sync
    );
\DI_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[1]\,
      Q => \DI_O_reg[15]_0\(1),
      R => drprst_in_sync
    );
\DI_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[2]\,
      Q => \DI_O_reg[15]_0\(2),
      R => drprst_in_sync
    );
\DI_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[3]\,
      Q => \DI_O_reg[15]_0\(3),
      R => drprst_in_sync
    );
\DI_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[4]\,
      Q => \DI_O_reg[15]_0\(4),
      R => drprst_in_sync
    );
\DI_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[5]\,
      Q => \DI_O_reg[15]_0\(5),
      R => drprst_in_sync
    );
\DI_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[6]\,
      Q => \DI_O_reg[15]_0\(6),
      R => drprst_in_sync
    );
\DI_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[7]\,
      Q => \DI_O_reg[15]_0\(7),
      R => drprst_in_sync
    );
\DI_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[8]\,
      Q => \DI_O_reg[15]_0\(8),
      R => drprst_in_sync
    );
\DI_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[9]\,
      Q => \DI_O_reg[15]_0\(9),
      R => drprst_in_sync
    );
\DO_USR_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(0),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => idx(0),
      I5 => idx(1),
      O => \DO_USR_O[15]_i_1_n_0\
    );
\DO_USR_O[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(0),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => idx(1),
      I5 => idx(0),
      O => \DO_USR_O[47]_i_1_n_0\
    );
\DO_USR_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(32),
      Q => Q(0),
      R => drprst_in_sync
    );
\DO_USR_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(42),
      Q => Q(10),
      R => drprst_in_sync
    );
\DO_USR_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(43),
      Q => Q(11),
      R => drprst_in_sync
    );
\DO_USR_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(44),
      Q => Q(12),
      R => drprst_in_sync
    );
\DO_USR_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(45),
      Q => Q(13),
      R => drprst_in_sync
    );
\DO_USR_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(46),
      Q => Q(14),
      R => drprst_in_sync
    );
\DO_USR_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(47),
      Q => Q(15),
      R => drprst_in_sync
    );
\DO_USR_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(33),
      Q => Q(1),
      R => drprst_in_sync
    );
\DO_USR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(34),
      Q => Q(2),
      R => drprst_in_sync
    );
\DO_USR_O_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(32),
      Q => Q(16),
      R => drprst_in_sync
    );
\DO_USR_O_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(33),
      Q => Q(17),
      R => drprst_in_sync
    );
\DO_USR_O_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(34),
      Q => Q(18),
      R => drprst_in_sync
    );
\DO_USR_O_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(35),
      Q => Q(19),
      R => drprst_in_sync
    );
\DO_USR_O_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(36),
      Q => Q(20),
      R => drprst_in_sync
    );
\DO_USR_O_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(37),
      Q => Q(21),
      R => drprst_in_sync
    );
\DO_USR_O_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(38),
      Q => Q(22),
      R => drprst_in_sync
    );
\DO_USR_O_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(39),
      Q => Q(23),
      R => drprst_in_sync
    );
\DO_USR_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(35),
      Q => Q(3),
      R => drprst_in_sync
    );
\DO_USR_O_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(40),
      Q => Q(24),
      R => drprst_in_sync
    );
\DO_USR_O_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(41),
      Q => Q(25),
      R => drprst_in_sync
    );
\DO_USR_O_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(42),
      Q => Q(26),
      R => drprst_in_sync
    );
\DO_USR_O_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(43),
      Q => Q(27),
      R => drprst_in_sync
    );
\DO_USR_O_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(44),
      Q => Q(28),
      R => drprst_in_sync
    );
\DO_USR_O_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(45),
      Q => Q(29),
      R => drprst_in_sync
    );
\DO_USR_O_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(46),
      Q => Q(30),
      R => drprst_in_sync
    );
\DO_USR_O_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(47),
      Q => Q(31),
      R => drprst_in_sync
    );
\DO_USR_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(36),
      Q => Q(4),
      R => drprst_in_sync
    );
\DO_USR_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(37),
      Q => Q(5),
      R => drprst_in_sync
    );
\DO_USR_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(38),
      Q => Q(6),
      R => drprst_in_sync
    );
\DO_USR_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(39),
      Q => Q(7),
      R => drprst_in_sync
    );
\DO_USR_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(40),
      Q => Q(8),
      R => drprst_in_sync
    );
\DO_USR_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[15]_i_1_n_0\,
      D => DO_USR_O0(41),
      Q => Q(9),
      R => drprst_in_sync
    );
\DRDY_USR_O[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000020"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => \idx[0]__0_i_2_n_0\,
      I3 => arb_state(1),
      I4 => arb_state(0),
      I5 => \^drprdy_out\(0),
      O => \DRDY_USR_O[0]_i_1_n_0\
    );
\DRDY_USR_O[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000002"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => arb_state(1),
      I3 => arb_state(0),
      I4 => \DRDY_USR_O[2]_i_2_n_0\,
      I5 => \^cal_on_tx_drdy\,
      O => \DRDY_USR_O[2]_i_1_n_0\
    );
\DRDY_USR_O[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \DRDY_USR_O[2]_i_2_n_0\
    );
\DRDY_USR_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \DRDY_USR_O[0]_i_1_n_0\,
      Q => \^drprdy_out\(0),
      R => drprst_in_sync
    );
\DRDY_USR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \DRDY_USR_O[2]_i_1_n_0\,
      Q => \^cal_on_tx_drdy\,
      R => drprst_in_sync
    );
DWE_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => \drp_state_reg_n_0_[4]\,
      Q => \gen_gtwizard_gthe4.drpwe_ch_int\,
      R => drprst_in_sync
    );
\addr_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => drpaddr_in(3),
      I1 => drpaddr_in(1),
      I2 => drpaddr_in(4),
      I3 => drpaddr_in(0),
      I4 => drpaddr_in(6),
      I5 => drpaddr_in(5),
      O => \gt0_drpaddr[6]\
    );
\addr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[0]_0\,
      Q => addr_i(0),
      R => drprst_in_sync
    );
\addr_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[2]_0\(0),
      D => \addr_i_reg[2]_1\(0),
      Q => addr_i(1),
      R => '0'
    );
\addr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(0),
      Q => addr_i(21),
      R => drprst_in_sync
    );
\addr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(1),
      Q => addr_i(22),
      R => drprst_in_sync
    );
\addr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(2),
      Q => addr_i(23),
      R => drprst_in_sync
    );
\addr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(3),
      Q => addr_i(24),
      R => drprst_in_sync
    );
\addr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(4),
      Q => addr_i(25),
      R => drprst_in_sync
    );
\addr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(5),
      Q => addr_i(26),
      R => drprst_in_sync
    );
\addr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(6),
      Q => addr_i(27),
      R => drprst_in_sync
    );
\addr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \addr_i_reg[2]_0\(0),
      D => \addr_i_reg[2]_1\(1),
      Q => addr_i(2),
      R => '0'
    );
\addr_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[3]_0\,
      Q => addr_i(3),
      R => drprst_in_sync
    );
\addr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpaddr_in(2),
      Q => addr_i(4),
      R => drprst_in_sync
    );
\addr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[5]_0\,
      Q => addr_i(5),
      R => drprst_in_sync
    );
\addr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[6]_0\,
      Q => addr_i(6),
      R => drprst_in_sync
    );
\addr_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \addr_i_reg[7]_0\,
      Q => addr_i(7),
      R => drprst_in_sync
    );
\addr_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpaddr_in(5),
      Q => addr_i(8),
      R => drprst_in_sync
    );
\addr_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpaddr_in(6),
      Q => addr_i(9),
      R => drprst_in_sync
    );
\arb_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE9"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(0),
      I2 => arb_state(2),
      I3 => arb_state(3),
      O => p_0_in(0)
    );
\arb_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000038"
    )
        port map (
      I0 => \arb_state[3]_i_2_n_0\,
      I1 => arb_state(0),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(2),
      I5 => done_reg_n_0,
      O => p_0_in(1)
    );
\arb_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => done_reg_n_0,
      I3 => arb_state(0),
      I4 => arb_state(1),
      O => p_0_in(2)
    );
\arb_state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020102"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => arb_state(1),
      I3 => arb_state(0),
      I4 => \arb_state[3]_i_2_n_0\,
      O => p_0_in(3)
    );
\arb_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => en(2),
      I1 => idx(1),
      I2 => en(0),
      I3 => idx(0),
      O => \arb_state[3]_i_2_n_0\
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(0),
      Q => arb_state(0),
      S => drprst_in_sync
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(1),
      Q => arb_state(1),
      R => drprst_in_sync
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(2),
      Q => arb_state(2),
      R => drprst_in_sync
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(3),
      Q => arb_state(3),
      R => drprst_in_sync
    );
\daddr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(26),
      I1 => idx(0),
      I2 => idx(1),
      I3 => addr_i(0),
      O => daddr0(0)
    );
\daddr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2320"
    )
        port map (
      I0 => addr_i(21),
      I1 => idx(0),
      I2 => idx(1),
      I3 => addr_i(1),
      O => daddr0(1)
    );
\daddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => addr_i(0),
      I1 => addr_i(2),
      I2 => idx(1),
      I3 => idx(0),
      I4 => addr_i(22),
      O => daddr0(2)
    );
\daddr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => addr_i(1),
      I1 => addr_i(3),
      I2 => idx(1),
      I3 => idx(0),
      I4 => addr_i(23),
      O => daddr0(3)
    );
\daddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => addr_i(2),
      I1 => addr_i(4),
      I2 => idx(1),
      I3 => idx(0),
      I4 => addr_i(24),
      O => daddr0(4)
    );
\daddr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAC00A"
    )
        port map (
      I0 => addr_i(5),
      I1 => addr_i(3),
      I2 => idx(1),
      I3 => idx(0),
      I4 => addr_i(25),
      O => daddr0(5)
    );
\daddr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => addr_i(4),
      I1 => addr_i(6),
      I2 => idx(1),
      I3 => idx(0),
      I4 => addr_i(26),
      O => daddr0(6)
    );
\daddr[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => addr_i(5),
      I1 => addr_i(7),
      I2 => idx(1),
      I3 => idx(0),
      I4 => addr_i(27),
      O => daddr0(7)
    );
\daddr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8380"
    )
        port map (
      I0 => addr_i(6),
      I1 => idx(0),
      I2 => idx(1),
      I3 => addr_i(8),
      O => daddr0(8)
    );
\daddr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \arb_state[3]_i_2_n_0\,
      I1 => arb_state(0),
      I2 => arb_state(1),
      I3 => arb_state(3),
      I4 => arb_state(2),
      O => di
    );
\daddr[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8380"
    )
        port map (
      I0 => addr_i(7),
      I1 => idx(0),
      I2 => idx(1),
      I3 => addr_i(9),
      O => daddr0(9)
    );
\daddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(0),
      Q => daddr(0),
      R => drprst_in_sync
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(1),
      Q => daddr(1),
      R => drprst_in_sync
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(2),
      Q => daddr(2),
      R => drprst_in_sync
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(3),
      Q => daddr(3),
      R => drprst_in_sync
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(4),
      Q => daddr(4),
      R => drprst_in_sync
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(5),
      Q => daddr(5),
      R => drprst_in_sync
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(6),
      Q => daddr(6),
      R => drprst_in_sync
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(7),
      Q => daddr(7),
      R => drprst_in_sync
    );
\daddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(8),
      Q => daddr(8),
      R => drprst_in_sync
    );
\daddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(9),
      Q => daddr(9),
      R => drprst_in_sync
    );
\data_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(0),
      Q => data_i(0),
      R => drprst_in_sync
    );
\data_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(10),
      Q => data_i(10),
      R => drprst_in_sync
    );
\data_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(11),
      Q => data_i(11),
      R => drprst_in_sync
    );
\data_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(12),
      Q => data_i(12),
      R => drprst_in_sync
    );
\data_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(13),
      Q => data_i(13),
      R => drprst_in_sync
    );
\data_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(14),
      Q => data_i(14),
      R => drprst_in_sync
    );
\data_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => \data_i_reg[15]_0\,
      Q => data_i(15),
      R => drprst_in_sync
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(1),
      Q => data_i(1),
      R => drprst_in_sync
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(2),
      Q => data_i(2),
      R => drprst_in_sync
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(0),
      Q => data_i(32),
      R => drprst_in_sync
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(1),
      Q => data_i(33),
      R => drprst_in_sync
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(2),
      Q => data_i(34),
      R => drprst_in_sync
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(3),
      Q => data_i(35),
      R => drprst_in_sync
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(4),
      Q => data_i(36),
      R => drprst_in_sync
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(5),
      Q => data_i(37),
      R => drprst_in_sync
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(6),
      Q => data_i(38),
      R => drprst_in_sync
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(7),
      Q => data_i(39),
      R => drprst_in_sync
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(3),
      Q => data_i(3),
      R => drprst_in_sync
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(8),
      Q => data_i(40),
      R => drprst_in_sync
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(9),
      Q => data_i(41),
      R => drprst_in_sync
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(10),
      Q => data_i(42),
      R => drprst_in_sync
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(11),
      Q => data_i(43),
      R => drprst_in_sync
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(12),
      Q => data_i(44),
      R => drprst_in_sync
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(13),
      Q => data_i(45),
      R => drprst_in_sync
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(14),
      Q => data_i(46),
      R => drprst_in_sync
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(15),
      Q => data_i(47),
      R => drprst_in_sync
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(4),
      Q => data_i(4),
      R => drprst_in_sync
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(5),
      Q => data_i(5),
      R => drprst_in_sync
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(6),
      Q => data_i(6),
      R => drprst_in_sync
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(7),
      Q => data_i(7),
      R => drprst_in_sync
    );
\data_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(8),
      Q => data_i(8),
      R => drprst_in_sync
    );
\data_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drpen_in(0),
      D => drpdi_in(9),
      Q => data_i(9),
      R => drprst_in_sync
    );
\di[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E320"
    )
        port map (
      I0 => data_i(32),
      I1 => idx(0),
      I2 => idx(1),
      I3 => data_i(0),
      O => \di[0]_i_1_n_0\
    );
\di[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(10),
      I1 => data_i(42),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[10]_i_1_n_0\
    );
\di[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(11),
      I1 => data_i(43),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[11]_i_1_n_0\
    );
\di[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(12),
      I1 => data_i(44),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[12]_i_1_n_0\
    );
\di[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(13),
      I1 => data_i(45),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[13]_i_1_n_0\
    );
\di[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(14),
      I1 => data_i(46),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[14]_i_1_n_0\
    );
\di[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0FCA00C"
    )
        port map (
      I0 => data_i(0),
      I1 => data_i(15),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(47),
      O => \di[15]_i_1_n_0\
    );
\di[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(1),
      I1 => data_i(33),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[1]_i_1_n_0\
    );
\di[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(2),
      I1 => data_i(34),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[2]_i_1_n_0\
    );
\di[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(3),
      I1 => data_i(35),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[3]_i_1_n_0\
    );
\di[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(4),
      I1 => data_i(36),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[4]_i_1_n_0\
    );
\di[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(5),
      I1 => data_i(37),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[5]_i_1_n_0\
    );
\di[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(6),
      I1 => data_i(38),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[6]_i_1_n_0\
    );
\di[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(7),
      I1 => data_i(39),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[7]_i_1_n_0\
    );
\di[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(8),
      I1 => data_i(40),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[8]_i_1_n_0\
    );
\di[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => data_i(9),
      I1 => data_i(41),
      I2 => idx(1),
      I3 => idx(0),
      I4 => data_i(0),
      O => \di[9]_i_1_n_0\
    );
\di_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[0]_i_1_n_0\,
      Q => \di_reg_n_0_[0]\,
      R => drprst_in_sync
    );
\di_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[10]_i_1_n_0\,
      Q => \di_reg_n_0_[10]\,
      R => drprst_in_sync
    );
\di_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[11]_i_1_n_0\,
      Q => \di_reg_n_0_[11]\,
      R => drprst_in_sync
    );
\di_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[12]_i_1_n_0\,
      Q => \di_reg_n_0_[12]\,
      R => drprst_in_sync
    );
\di_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[13]_i_1_n_0\,
      Q => \di_reg_n_0_[13]\,
      R => drprst_in_sync
    );
\di_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[14]_i_1_n_0\,
      Q => \di_reg_n_0_[14]\,
      R => drprst_in_sync
    );
\di_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[15]_i_1_n_0\,
      Q => \di_reg_n_0_[15]\,
      R => drprst_in_sync
    );
\di_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[1]_i_1_n_0\,
      Q => \di_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\di_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[2]_i_1_n_0\,
      Q => \di_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\di_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[3]_i_1_n_0\,
      Q => \di_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\di_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[4]_i_1_n_0\,
      Q => \di_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\di_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[5]_i_1_n_0\,
      Q => \di_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\di_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[6]_i_1_n_0\,
      Q => \di_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\di_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[7]_i_1_n_0\,
      Q => \di_reg_n_0_[7]\,
      R => drprst_in_sync
    );
\di_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[8]_i_1_n_0\,
      Q => \di_reg_n_0_[8]\,
      R => drprst_in_sync
    );
\di_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[9]_i_1_n_0\,
      Q => \di_reg_n_0_[9]\,
      R => drprst_in_sync
    );
\do_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(0),
      Q => DO_USR_O0(32),
      R => drprst_in_sync
    );
\do_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(10),
      Q => DO_USR_O0(42),
      R => drprst_in_sync
    );
\do_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(11),
      Q => DO_USR_O0(43),
      R => drprst_in_sync
    );
\do_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(12),
      Q => DO_USR_O0(44),
      R => drprst_in_sync
    );
\do_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(13),
      Q => DO_USR_O0(45),
      R => drprst_in_sync
    );
\do_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(14),
      Q => DO_USR_O0(46),
      R => drprst_in_sync
    );
\do_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(15),
      Q => DO_USR_O0(47),
      R => drprst_in_sync
    );
\do_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(1),
      Q => DO_USR_O0(33),
      R => drprst_in_sync
    );
\do_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(2),
      Q => DO_USR_O0(34),
      R => drprst_in_sync
    );
\do_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(3),
      Q => DO_USR_O0(35),
      R => drprst_in_sync
    );
\do_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(4),
      Q => DO_USR_O0(36),
      R => drprst_in_sync
    );
\do_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(5),
      Q => DO_USR_O0(37),
      R => drprst_in_sync
    );
\do_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(6),
      Q => DO_USR_O0(38),
      R => drprst_in_sync
    );
\do_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(7),
      Q => DO_USR_O0(39),
      R => drprst_in_sync
    );
\do_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(8),
      Q => DO_USR_O0(40),
      R => drprst_in_sync
    );
\do_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => do_r,
      D => D(9),
      Q => DO_USR_O0(41),
      R => drprst_in_sync
    );
done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010101FF01010100"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => done_i_2_n_0,
      I3 => done_i_3_n_0,
      I4 => done_i_4_n_0,
      I5 => done_reg_n_0,
      O => done_i_1_n_0
    );
done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABFFF"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \timeout_cntr_reg_n_0_[6]\,
      I2 => \timeout_cntr_reg_n_0_[7]\,
      I3 => \timeout_cntr[7]_i_4_n_0\,
      I4 => \gen_gtwizard_gthe4.drprdy_int\,
      O => done_i_2_n_0
    );
done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000338"
    )
        port map (
      I0 => \drp_state[6]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state_reg_n_0_[6]\,
      I4 => \drp_state_reg_n_0_[2]\,
      I5 => \drp_state[6]_i_3_n_0\,
      O => done_i_3_n_0
    );
done_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => done_i_5_n_0,
      I1 => \drp_state[4]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state[6]_i_2_n_0\,
      O => done_i_4_n_0
    );
done_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[1]\,
      I4 => \drp_state_reg_n_0_[0]\,
      I5 => \drp_state_reg_n_0_[6]\,
      O => done_i_5_n_0
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => done_i_1_n_0,
      Q => done_reg_n_0,
      R => drprst_in_sync
    );
\drp_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEA"
    )
        port map (
      I0 => \drp_state[0]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[6]\,
      O => drp_state(0)
    );
\drp_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCDFFFFCC33CCCC"
    )
        port map (
      I0 => rd_reg_n_0,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => wr_reg_n_0,
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => DEN_O_i_2_n_0,
      I5 => \drp_state_reg_n_0_[0]\,
      O => \drp_state[0]_i_2_n_0\
    );
\drp_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \drp_state[4]_i_2_n_0\,
      I1 => rd_reg_n_0,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[0]\,
      O => drp_state(1)
    );
\drp_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000130"
    )
        port map (
      I0 => \drp_state[6]_i_2_n_0\,
      I1 => \drp_state[5]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(2)
    );
\drp_state[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \drp_state[4]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => rd_reg_n_0,
      I4 => wr_reg_n_0,
      O => drp_state(4)
    );
\drp_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[6]\,
      O => \drp_state[4]_i_2_n_0\
    );
\drp_state[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000300010000"
    )
        port map (
      I0 => \drp_state[6]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state[5]_i_2_n_0\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(5)
    );
\drp_state[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      O => \drp_state[5]_i_2_n_0\
    );
\drp_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200020000"
    )
        port map (
      I0 => \drp_state[6]_i_2_n_0\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state[6]_i_3_n_0\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => do_r
    );
\drp_state[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.drprdy_int\,
      I1 => \timeout_cntr[7]_i_4_n_0\,
      I2 => \timeout_cntr_reg_n_0_[7]\,
      I3 => \timeout_cntr_reg_n_0_[6]\,
      O => \drp_state[6]_i_2_n_0\
    );
\drp_state[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[1]\,
      O => \drp_state[6]_i_3_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(0),
      Q => \drp_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\drp_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(1),
      Q => \drp_state_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\drp_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(2),
      Q => \drp_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\drp_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(4),
      Q => \drp_state_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\drp_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(5),
      Q => \drp_state_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\drp_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => do_r,
      Q => \drp_state_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\en[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => drpen_in(0),
      I1 => done_reg_n_0,
      I2 => idx(0),
      I3 => idx(1),
      O => we(0)
    );
\en[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => drpen_in(0),
      I1 => done_reg_n_0,
      I2 => idx(0),
      I3 => idx(1),
      O => \en[0]_i_2_n_0\
    );
\en[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => cal_on_tx_drpen_out,
      I1 => idx(0),
      I2 => idx(1),
      I3 => done_reg_n_0,
      O => we(2)
    );
\en[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => cal_on_tx_drpen_out,
      I1 => idx(0),
      I2 => idx(1),
      I3 => done_reg_n_0,
      O => \en[2]_i_2_n_0\
    );
\en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(0),
      D => \en[0]_i_2_n_0\,
      Q => en(0),
      R => drprst_in_sync
    );
\en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \en[2]_i_2_n_0\,
      Q => en(2),
      R => drprst_in_sync
    );
\idx[0]__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => arb_state(0),
      I3 => arb_state(1),
      O => CEB2
    );
\idx[0]__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \idx[0]__0_i_2_n_0\
    );
\idx[1]__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => B(1)
    );
\idx_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[0]__0_i_2_n_0\,
      Q => idx(0),
      R => drprst_in_sync
    );
\idx_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => B(1),
      Q => idx(1),
      R => drprst_in_sync
    );
rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000BFB0000"
    )
        port map (
      I0 => idx(0),
      I1 => \we_reg_n_0_[0]\,
      I2 => idx(1),
      I3 => \we_reg_n_0_[2]\,
      I4 => \arb_state[3]_i_2_n_0\,
      I5 => arb_state(1),
      O => rd_i_1_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => rd,
      D => rd_i_1_n_0,
      Q => rd_reg_n_0,
      R => drprst_in_sync
    );
\timeout_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \drp_state_reg_n_0_[5]\,
      O => timeout_cntr(0)
    );
\timeout_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6660"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[0]\,
      I1 => \timeout_cntr_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(1)
    );
\timeout_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78787800"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(2)
    );
\timeout_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F807F807F800000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[2]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[1]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(3)
    );
\timeout_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[3]\,
      I1 => \timeout_cntr_reg_n_0_[1]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[4]\,
      I5 => DEN_O_i_2_n_0,
      O => timeout_cntr(4)
    );
\timeout_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E00E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \timeout_cntr[5]_i_2_n_0\,
      I3 => \timeout_cntr_reg_n_0_[5]\,
      O => timeout_cntr(5)
    );
\timeout_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[3]\,
      I1 => \timeout_cntr_reg_n_0_[1]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[4]\,
      O => \timeout_cntr[5]_i_2_n_0\
    );
\timeout_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6660"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[6]\,
      I1 => \timeout_cntr[7]_i_4_n_0\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(6)
    );
\timeout_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6C6C6C00"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[6]\,
      I1 => \timeout_cntr_reg_n_0_[7]\,
      I2 => \timeout_cntr[7]_i_4_n_0\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      O => timeout_cntr(7)
    );
\timeout_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFEFEE9"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[0]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state_reg_n_0_[2]\,
      O => \drp_state_reg[1]_0\
    );
\timeout_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[5]\,
      I1 => \timeout_cntr_reg_n_0_[4]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[0]\,
      I4 => \timeout_cntr_reg_n_0_[1]\,
      I5 => \timeout_cntr_reg_n_0_[3]\,
      O => \timeout_cntr[7]_i_4_n_0\
    );
\timeout_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(0),
      Q => \timeout_cntr_reg_n_0_[0]\,
      R => '0'
    );
\timeout_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(1),
      Q => \timeout_cntr_reg_n_0_[1]\,
      R => '0'
    );
\timeout_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(2),
      Q => \timeout_cntr_reg_n_0_[2]\,
      R => '0'
    );
\timeout_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(3),
      Q => \timeout_cntr_reg_n_0_[3]\,
      R => '0'
    );
\timeout_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(4),
      Q => \timeout_cntr_reg_n_0_[4]\,
      R => '0'
    );
\timeout_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(5),
      Q => \timeout_cntr_reg_n_0_[5]\,
      R => '0'
    );
\timeout_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(6),
      Q => \timeout_cntr_reg_n_0_[6]\,
      R => '0'
    );
\timeout_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => E(0),
      D => timeout_cntr(7),
      Q => \timeout_cntr_reg_n_0_[7]\,
      R => '0'
    );
\we[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => drpwe_in(0),
      I1 => done_reg_n_0,
      I2 => idx(0),
      I3 => idx(1),
      O => \we[0]_i_1_n_0\
    );
\we[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AAA"
    )
        port map (
      I0 => cal_on_tx_drpwe_out,
      I1 => idx(0),
      I2 => idx(1),
      I3 => done_reg_n_0,
      O => \we[2]_i_1_n_0\
    );
\we_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(0),
      D => \we[0]_i_1_n_0\,
      Q => \we_reg_n_0_[0]\,
      R => drprst_in_sync
    );
\we_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \we[2]_i_1_n_0\,
      Q => \we_reg_n_0_[2]\,
      R => drprst_in_sync
    );
wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => arb_state(2),
      I1 => arb_state(3),
      I2 => arb_state(0),
      I3 => arb_state(1),
      O => rd
    );
wr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4040000"
    )
        port map (
      I0 => idx(0),
      I1 => \we_reg_n_0_[0]\,
      I2 => idx(1),
      I3 => \we_reg_n_0_[2]\,
      I4 => \arb_state[3]_i_2_n_0\,
      I5 => arb_state(1),
      O => wr
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => rd,
      D => wr,
      Q => wr_reg_n_0,
      R => drprst_in_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_channel is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ : out STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ : in STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\ : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.drpen_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.drpwe_ch_int\ : in STD_LOGIC;
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ : in STD_LOGIC;
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_channel : entity is "gtwizard_ultrascale_v1_7_17_gthe4_channel";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_channel;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_channel is
  signal \^gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_285\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_286\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_301\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_302\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_307\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_308\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_346\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_347\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_354\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_355\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^rxoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  signal \xlnx_opt__2\ : STD_LOGIC;
  signal \xlnx_opt__3\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute OPT_MODIFIED of BUFG_GT_SYNC_1 : label is "MLO";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_4;
  \^lopt_3\ <= lopt_5;
  \gen_gtwizard_gthe4.gtpowergood_int\ <= \^gen_gtwizard_gthe4.gtpowergood_int\;
  lopt_2 <= \xlnx_opt_\;
  lopt_3 <= \xlnx_opt__1\;
  lopt_6 <= \xlnx_opt__2\;
  lopt_7 <= \xlnx_opt__3\;
  rxoutclk_out(0) <= \^rxoutclk_out\(0);
  txoutclk_out(0) <= \^txoutclk_out\(0);
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^txoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__1\
    );
BUFG_GT_SYNC_1: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => \^lopt_2\,
      CESYNC => \xlnx_opt__2\,
      CLK => \^rxoutclk_out\(0),
      CLR => \^lopt_3\,
      CLRSYNC => \xlnx_opt__3\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_gtwizard_gthe4.gtpowergood_int\,
      O => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"1000",
      ADAPT_CFG1 => X"C800",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0000000000",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CAPBYPASS_FORCE => '0',
      CBCC_DATA_SOURCE_SEL => "ENCODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"3C3C",
      CKCAL1_CFG_0 => B"1100000011000000",
      CKCAL1_CFG_1 => B"0101000011000000",
      CKCAL1_CFG_2 => B"0000000000001010",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"1100000011000000",
      CKCAL2_CFG_1 => B"1000000011000000",
      CKCAL2_CFG_2 => B"0000000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CKCAL_RSVD0 => X"0080",
      CKCAL_RSVD1 => X"0400",
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 12,
      CLK_COR_MIN_LAT => 8,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0000000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"0023",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 5,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00001",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => B"100",
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => B"000",
      LPBK_IND_CTRL1 => B"000",
      LPBK_IND_CTRL2 => B"000",
      LPBK_RG_CTRL => B"1110",
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_PLL_SEL_MODE_GEN12 => B"00",
      PCIE_PLL_SEL_MODE_GEN3 => B"11",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"24A4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => B"0000000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 0,
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RTX_BUF_CML_CTRL => B"010",
      RTX_BUF_TERM_CTRL => B"00",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 57,
      RXBUF_THRESH_OVRD => "TRUE",
      RXBUF_THRESH_UNDFLW => 3,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0003",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0269",
      RXCDR_CFG2_GEN2 => B"10" & X"69",
      RXCDR_CFG2_GEN3 => X"0269",
      RXCDR_CFG2_GEN4 => X"0164",
      RXCDR_CFG3 => X"0012",
      RXCDR_CFG3_GEN2 => B"01" & X"2",
      RXCDR_CFG3_GEN3 => X"0012",
      RXCDR_CFG3_GEN4 => X"0012",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_LOCK_CFG3 => X"0001",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0004",
      RXCKCAL1_I_LOOP_RST_CFG => X"0004",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0004",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0004",
      RXCKCAL2_D_LOOP_RST_CFG => X"0004",
      RXCKCAL2_S_LOOP_RST_CFG => X"0004",
      RXCKCAL2_X_LOOP_RST_CFG => X"0004",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A0E2",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"0000",
      RXDFE_KH_CFG1 => X"8000",
      RXDFE_KH_CFG2 => X"2613",
      RXDFE_KH_CFG3 => X"411C",
      RXDFE_OS_CFG0 => X"0000",
      RXDFE_OS_CFG1 => X"8002",
      RXDFE_PWR_SAVING => '1',
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"8033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"8000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_AUTO_BW_SEL_BYPASS => '0',
      RXPI_CFG0 => X"1300",
      RXPI_CFG1 => B"0000000011111101",
      RXPI_LPM => '0',
      RXPI_SEL_LC => B"00",
      RXPI_STARTCODE => B"00",
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"1554",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 4,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE3_LPF => B"11111111",
      RX_DATA_WIDTH => 32,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"011",
      RX_DFELPM_CFG0 => 6,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 1,
      RX_DFE_KL_LPM_KH_CFG1 => 4,
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => 4,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIV2_MODE_B => '0',
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_HI_LR => '1',
      RX_EXT_RL_CTRL => B"000000000",
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 1,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"0000",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"1001",
      RX_SUM_RESLOAD_CTRL => B"0011",
      RX_SUM_VCMTUNE => B"1010",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"00",
      RX_VREG_CTRL => B"101",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"00",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '0',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TEMPERATURE_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010001",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRVBIAS_N => B"1010",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "TRUE",
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000E",
      TXPH_CFG => X"0323",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG => X"03DF",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_LPM => '0',
      TXPI_PPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 4,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 64,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_DRVMUX_CTRL => 2,
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011111",
      TX_MARGIN_FULL_1 => B"1011110",
      TX_MARGIN_FULL_2 => B"1011100",
      TX_MARGIN_FULL_3 => B"1011010",
      TX_MARGIN_FULL_4 => B"1011000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0000",
      TX_PHICAL_CFG1 => X"7E00",
      TX_PHICAL_CFG2 => X"0201",
      TX_PI_BIASSET => 0,
      TX_PI_IBIAS_MID => B"00",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0008",
      TX_PREDRV_CTRL => 2,
      TX_PROGCLK_SEL => "PREPI",
      TX_PROGDIV_CFG => 0.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 4,
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"000",
      TX_VREG_PDB => '0',
      TX_VREG_VREFSEL => B"00",
      TX_XCLK_SEL => "TXOUT",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\,
      BUFGTCEMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\,
      BUFGTCEMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\,
      BUFGTCEMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\,
      BUFGTDIV(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\,
      BUFGTDIV(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\,
      BUFGTDIV(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\,
      BUFGTDIV(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\,
      BUFGTDIV(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\,
      BUFGTDIV(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\,
      BUFGTDIV(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\,
      BUFGTDIV(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\,
      BUFGTDIV(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\,
      BUFGTRESET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\,
      BUFGTRSTMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\,
      BUFGTRSTMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\,
      BUFGTRSTMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\,
      CDRSTEPDIR => '0',
      CDRSTEPSQ => '0',
      CDRSTEPSX => '0',
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\,
      CPLLFREQLOCK => '0',
      CPLLLOCK => in0,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\,
      CPLLREFCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\,
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(15 downto 0) => dmonitorout_out(15 downto 0),
      DMONITOROUTCLK => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\,
      DRPADDR(9 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5\(9 downto 0),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => Q(15 downto 0),
      DRPDO(15 downto 0) => D(15 downto 0),
      DRPEN => \gen_gtwizard_gthe4.drpen_ch_int\,
      DRPRDY => \gen_gtwizard_gthe4.drprdy_int\,
      DRPRST => '0',
      DRPWE => \gen_gtwizard_gthe4.drpwe_ch_int\,
      EYESCANDATAERROR => eyescandataerror_out(0),
      EYESCANRESET => eyescanreset_in(0),
      EYESCANTRIGGER => eyescantrigger_in(0),
      FREQOS => '0',
      GTGREFCLK => '0',
      GTHRXN => gthrxn_in(0),
      GTHRXP => gthrxp_in(0),
      GTHTXN => gthtxn_out(0),
      GTHTXP => gthtxp_out(0),
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTPOWERGOOD => \^gen_gtwizard_gthe4.gtpowergood_int\,
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\,
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      GTRXRESETSEL => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => \gen_gtwizard_gthe4.gttxreset_int\,
      GTTXRESETSEL => '0',
      INCPCTRL => '0',
      LOOPBACK(2 downto 0) => loopback_in(2 downto 0),
      PCIEEQRXEQADAPTDONE => '0',
      PCIERATEGEN3 => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\,
      PCIERATEIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\,
      PCIERATEQPLLPD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\,
      PCIERATEQPLLPD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\,
      PCIERATEQPLLRESET(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\,
      PCIERATEQPLLRESET(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\,
      PCIERSTIDLE => '0',
      PCIERSTTXSYNCSTART => '0',
      PCIESYNCTXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\,
      PCIEUSERGEN3RDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\,
      PCIEUSERPHYSTATUSRST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\,
      PCIEUSERRATEDONE => '0',
      PCIEUSERRATESTART => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\,
      PCSRSVDIN(15 downto 0) => pcsrsvdin_in(15 downto 0),
      PCSRSVDOUT(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\,
      PCSRSVDOUT(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\,
      PCSRSVDOUT(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\,
      PCSRSVDOUT(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\,
      PCSRSVDOUT(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\,
      PCSRSVDOUT(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\,
      PCSRSVDOUT(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\,
      PCSRSVDOUT(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\,
      PCSRSVDOUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\,
      PCSRSVDOUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\,
      PCSRSVDOUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\,
      PCSRSVDOUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\,
      PCSRSVDOUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\,
      PCSRSVDOUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\,
      PCSRSVDOUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\,
      PCSRSVDOUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\,
      PHYSTATUS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\,
      PINRSRVDAS(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\,
      PINRSRVDAS(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\,
      PINRSRVDAS(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\,
      PINRSRVDAS(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\,
      PINRSRVDAS(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\,
      PINRSRVDAS(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\,
      PINRSRVDAS(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\,
      PINRSRVDAS(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\,
      PINRSRVDAS(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\,
      PINRSRVDAS(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\,
      PINRSRVDAS(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\,
      PINRSRVDAS(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\,
      PINRSRVDAS(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\,
      PINRSRVDAS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\,
      PINRSRVDAS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\,
      PINRSRVDAS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\,
      POWERPRESENT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\,
      QPLL0CLK => '0',
      QPLL0FREQLOCK => '0',
      QPLL0REFCLK => '0',
      QPLL1CLK => '0',
      QPLL1FREQLOCK => '0',
      QPLL1REFCLK => '0',
      RESETEXCEPTION => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\,
      RESETOVRD => '0',
      RX8B10BEN => '0',
      RXAFECFOKEN => '1',
      RXBUFRESET => rxbufreset_in(0),
      RXBUFSTATUS(2 downto 0) => rxbufstatus_out(2 downto 0),
      RXBYTEISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\,
      RXBYTEREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => rxcdrhold_in(0),
      RXCDRLOCK => rxcdrlock_out(0),
      RXCDROVRDEN => rxcdrovrden_in(0),
      RXCDRPHDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\,
      RXCDRRESET => '0',
      RXCHANBONDSEQ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\,
      RXCHANISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\,
      RXCHANREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\,
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\,
      RXCHBONDO(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\,
      RXCHBONDO(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\,
      RXCHBONDO(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\,
      RXCHBONDO(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\,
      RXCHBONDSLAVE => '0',
      RXCKCALDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\,
      RXCKCALRESET => '0',
      RXCKCALSTART(6 downto 0) => B"0000000",
      RXCLKCORCNT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_307\,
      RXCLKCORCNT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_308\,
      RXCOMINITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\,
      RXCOMMADET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\,
      RXCOMMADETEN => '0',
      RXCOMSASDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\,
      RXCOMWAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\,
      RXCTRL0(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\,
      RXCTRL0(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\,
      RXCTRL0(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\,
      RXCTRL0(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\,
      RXCTRL0(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\,
      RXCTRL0(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\,
      RXCTRL0(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\,
      RXCTRL0(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\,
      RXCTRL0(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\,
      RXCTRL0(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\,
      RXCTRL0(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\,
      RXCTRL0(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\,
      RXCTRL0(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\,
      RXCTRL0(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\,
      RXCTRL0(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_285\,
      RXCTRL0(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_286\,
      RXCTRL1(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\,
      RXCTRL1(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\,
      RXCTRL1(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\,
      RXCTRL1(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\,
      RXCTRL1(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\,
      RXCTRL1(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\,
      RXCTRL1(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\,
      RXCTRL1(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\,
      RXCTRL1(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\,
      RXCTRL1(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\,
      RXCTRL1(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\,
      RXCTRL1(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\,
      RXCTRL1(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\,
      RXCTRL1(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\,
      RXCTRL1(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_301\,
      RXCTRL1(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_302\,
      RXCTRL2(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\,
      RXCTRL2(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\,
      RXCTRL2(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\,
      RXCTRL2(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\,
      RXCTRL2(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\,
      RXCTRL2(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\,
      RXCTRL2(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_346\,
      RXCTRL2(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_347\,
      RXCTRL3(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\,
      RXCTRL3(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\,
      RXCTRL3(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\,
      RXCTRL3(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\,
      RXCTRL3(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\,
      RXCTRL3(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\,
      RXCTRL3(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_354\,
      RXCTRL3(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_355\,
      RXDATA(127) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\,
      RXDATA(126) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\,
      RXDATA(125) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\,
      RXDATA(124) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\,
      RXDATA(123) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\,
      RXDATA(122) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\,
      RXDATA(121) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\,
      RXDATA(120) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\,
      RXDATA(119) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\,
      RXDATA(118) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\,
      RXDATA(117) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\,
      RXDATA(116) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\,
      RXDATA(115) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\,
      RXDATA(114) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\,
      RXDATA(113) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\,
      RXDATA(112) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\,
      RXDATA(111) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\,
      RXDATA(110) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\,
      RXDATA(109) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\,
      RXDATA(108) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\,
      RXDATA(107) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\,
      RXDATA(106) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\,
      RXDATA(105) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\,
      RXDATA(104) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\,
      RXDATA(103) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\,
      RXDATA(102) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\,
      RXDATA(101) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\,
      RXDATA(100) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\,
      RXDATA(99) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\,
      RXDATA(98) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\,
      RXDATA(97) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\,
      RXDATA(96) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\,
      RXDATA(95) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\,
      RXDATA(94) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\,
      RXDATA(93) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\,
      RXDATA(92) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\,
      RXDATA(91) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\,
      RXDATA(90) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\,
      RXDATA(89) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\,
      RXDATA(88) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\,
      RXDATA(87) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\,
      RXDATA(86) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\,
      RXDATA(85) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\,
      RXDATA(84) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\,
      RXDATA(83) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\,
      RXDATA(82) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\,
      RXDATA(81) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\,
      RXDATA(80) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\,
      RXDATA(79) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\,
      RXDATA(78) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\,
      RXDATA(77) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\,
      RXDATA(76) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\,
      RXDATA(75) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\,
      RXDATA(74) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\,
      RXDATA(73) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\,
      RXDATA(72) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\,
      RXDATA(71) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\,
      RXDATA(70) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\,
      RXDATA(69) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\,
      RXDATA(68) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\,
      RXDATA(67) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\,
      RXDATA(66) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\,
      RXDATA(65) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\,
      RXDATA(64) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\,
      RXDATA(63) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\,
      RXDATA(62) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\,
      RXDATA(61) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\,
      RXDATA(60) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\,
      RXDATA(59) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\,
      RXDATA(58) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\,
      RXDATA(57) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\,
      RXDATA(56) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\,
      RXDATA(55) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\,
      RXDATA(54) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\,
      RXDATA(53) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\,
      RXDATA(52) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\,
      RXDATA(51) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\,
      RXDATA(50) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\,
      RXDATA(49) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\,
      RXDATA(48) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\,
      RXDATA(47) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\,
      RXDATA(46) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\,
      RXDATA(45) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\,
      RXDATA(44) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\,
      RXDATA(43) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\,
      RXDATA(42) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\,
      RXDATA(41) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\,
      RXDATA(40) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\,
      RXDATA(39) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\,
      RXDATA(38) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\,
      RXDATA(37) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\,
      RXDATA(36) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\,
      RXDATA(35) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\,
      RXDATA(34) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\,
      RXDATA(33) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\,
      RXDATA(32) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\,
      RXDATA(31 downto 0) => gtwiz_userdata_rx_out(31 downto 0),
      RXDATAEXTENDRSVD(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\,
      RXDATAEXTENDRSVD(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\,
      RXDATAEXTENDRSVD(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\,
      RXDATAEXTENDRSVD(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\,
      RXDATAEXTENDRSVD(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\,
      RXDATAEXTENDRSVD(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\,
      RXDATAEXTENDRSVD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\,
      RXDATAEXTENDRSVD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\,
      RXDATAVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\,
      RXDATAVALID(0) => rxdatavalid_out(0),
      RXDFEAGCCTRL(1 downto 0) => B"01",
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECFOKFCNUM(3 downto 0) => B"1101",
      RXDFECFOKFEN => '0',
      RXDFECFOKFPULSE => '0',
      RXDFECFOKHOLD => '0',
      RXDFECFOKOVREN => '0',
      RXDFEKHHOLD => '0',
      RXDFEKHOVRDEN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => rxdfelpmreset_in(0),
      RXDFETAP10HOLD => '0',
      RXDFETAP10OVRDEN => '0',
      RXDFETAP11HOLD => '0',
      RXDFETAP11OVRDEN => '0',
      RXDFETAP12HOLD => '0',
      RXDFETAP12OVRDEN => '0',
      RXDFETAP13HOLD => '0',
      RXDFETAP13OVRDEN => '0',
      RXDFETAP14HOLD => '0',
      RXDFETAP14OVRDEN => '0',
      RXDFETAP15HOLD => '0',
      RXDFETAP15OVRDEN => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFETAP8HOLD => '0',
      RXDFETAP8OVRDEN => '0',
      RXDFETAP9HOLD => '0',
      RXDFETAP9OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEXYDEN => '1',
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\,
      RXELECIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXEQTRAINING => '0',
      RXGEARBOXSLIP => rxgearboxslip_in(0),
      RXHEADER(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\,
      RXHEADER(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\,
      RXHEADER(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\,
      RXHEADER(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\,
      RXHEADER(1 downto 0) => rxheader_out(1 downto 0),
      RXHEADERVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\,
      RXHEADERVALID(0) => rxheadervalid_out(0),
      RXLATCLK => '0',
      RXLFPSTRESETDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\,
      RXLFPSU2LPEXITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\,
      RXLFPSU3WAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\,
      RXLPMEN => rxlpmen_in(0),
      RXLPMGCHOLD => '0',
      RXLPMGCOVRDEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXLPMOSHOLD => '0',
      RXLPMOSOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\,
      RXMONITOROUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\,
      RXMONITOROUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\,
      RXMONITOROUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\,
      RXMONITOROUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\,
      RXMONITOROUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\,
      RXMONITOROUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\,
      RXMONITOROUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\,
      RXMONITORSEL(1 downto 0) => B"00",
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\,
      RXOSINTSTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\,
      RXOSINTSTROBEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\,
      RXOSINTSTROBESTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\,
      RXOSOVRDEN => '0',
      RXOUTCLK => \^rxoutclk_out\(0),
      RXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\,
      RXOUTCLKPCS => rxoutclkpcs_out(0),
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => rxpcsreset_in(0),
      RXPD(1) => RXRATE(0),
      RXPD(0) => RXRATE(0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45\,
      RXPHALIGNEN => '0',
      RXPHALIGNERR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\,
      RXPHDLYPD => '1',
      RXPHDLYRESET => '0',
      RXPHOVRDEN => '0',
      RXPLLCLKSEL(1 downto 0) => B"00",
      RXPMARESET => \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\,
      RXPMARESETDONE => rxpmaresetdone_out(0),
      RXPOLARITY => rxpolarity_in(0),
      RXPRBSCNTRESET => rxprbscntreset_in(0),
      RXPRBSERR => rxprbserr_out(0),
      RXPRBSLOCKED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\,
      RXPRBSSEL(3 downto 0) => rxprbssel_in(3 downto 0),
      RXPRGDIVRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\,
      RXPROGDIVRESET => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      RXQPIEN => '0',
      RXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\,
      RXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\,
      RXRATE(2 downto 1) => B"00",
      RXRATE(0) => RXRATE(0),
      RXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\,
      RXRATEMODE => RXRATE(0),
      RXRECCLKOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\,
      RXRESETDONE => rxresetdone_out(0),
      RXSLIDE => '0',
      RXSLIDERDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\,
      RXSLIPDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\,
      RXSLIPOUTCLK => '0',
      RXSLIPOUTCLKRDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\,
      RXSLIPPMA => '0',
      RXSLIPPMARDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\,
      RXSTARTOFSEQ(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\,
      RXSTARTOFSEQ(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\,
      RXSTATUS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\,
      RXSTATUS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\,
      RXSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\,
      RXSYNCALLIN => '0',
      RXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60\,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXTERMINATION => '0',
      RXUSERRDY => \gen_gtwizard_gthe4.rxuserrdy_int\,
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk2_in(0),
      RXVALID => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\,
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFSTATUS(1 downto 0) => txbufstatus_out(1 downto 0),
      TXCOMFINISH => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXCTRL0(15 downto 0) => B"0000000000000000",
      TXCTRL1(15 downto 0) => B"0000000000000000",
      TXCTRL2(7 downto 0) => B"00000000",
      TXDATA(127 downto 64) => B"0000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      TXDATAEXTENDRSVD(7 downto 0) => B"00000000",
      TXDCCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\,
      TXDCCFORCESTART => '0',
      TXDCCRESET => '0',
      TXDEEMPH(1 downto 0) => B"00",
      TXDETECTRX => '0',
      TXDIFFCTRL(4 downto 0) => txdiffctrl_in(4 downto 0),
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXHEADER(5 downto 2) => B"0000",
      TXHEADER(1 downto 0) => txheader_in(1 downto 0),
      TXINHIBIT => txinhibit_in(0),
      TXLATCLK => '0',
      TXLFPSTRESET => '0',
      TXLFPSU2LPEXIT => '0',
      TXLFPSU3WAKE => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXMUXDCDEXHOLD => '0',
      TXMUXDCDORWREN => '0',
      TXONESZEROS => '0',
      TXOUTCLK => \^txoutclk_out\(0),
      TXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\,
      TXOUTCLKPCS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\,
      TXOUTCLKSEL(2 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\(2 downto 0),
      TXPCSRESET => txpcsreset_in(0),
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '1',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPLLCLKSEL(1 downto 0) => B"00",
      TXPMARESET => txpmareset_in(0),
      TXPMARESETDONE => txpmaresetdone_out(0),
      TXPOLARITY => txpolarity_in(0),
      TXPOSTCURSOR(4 downto 0) => txpostcursor_in(4 downto 0),
      TXPRBSFORCEERR => txprbsforceerr_in(0),
      TXPRBSSEL(3 downto 0) => txprbssel_in(3 downto 0),
      TXPRECURSOR(4 downto 0) => txprecursor_in(4 downto 0),
      TXPRGDIVRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\,
      TXPROGDIVRESET => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      TXQPIBIASEN => '0',
      TXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\,
      TXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\,
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\,
      TXRATEMODE => '0',
      TXRESETDONE => txresetdone_out(0),
      TXSEQUENCE(6 downto 0) => txsequence_in(6 downto 0),
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\,
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => \gen_gtwizard_gthe4.txuserrdy_int\,
      TXUSRCLK => txusrclk_in(0),
      TXUSRCLK2 => txusrclk2_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_delay_powergood is
  port (
    \out\ : out STD_LOGIC;
    RXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ : out STD_LOGIC;
    rxoutclkpcs_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ : in STD_LOGIC;
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_delay_powergood : entity is "gtwizard_ultrascale_v1_7_17_gthe4_delay_powergood";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_delay_powergood;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_delay_powergood is
  signal \gen_powergood_delay.int_pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.intclk_rrst_n_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "no";
  signal \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute async_reg of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of \gen_powergood_delay.wait_cnt\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.wait_cnt\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[8]_i_1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[5]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[6]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[7]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[8]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "no";
begin
  \out\ <= \gen_powergood_delay.pwr_on_fsm\;
\gen_powergood_delay.int_pwr_on_fsm_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt\(7),
      O => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\
    );
\gen_powergood_delay.int_pwr_on_fsm_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\,
      Q => \gen_powergood_delay.int_pwr_on_fsm\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => '1',
      Q => \gen_powergood_delay.intclk_rrst_n_r\(0)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(0),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(1)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(1),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(2)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(2),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(3)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(3),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(4)
    );
\gen_powergood_delay.pwr_on_fsm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      D => \gen_powergood_delay.int_pwr_on_fsm\,
      Q => \gen_powergood_delay.pwr_on_fsm\,
      R => '0'
    );
\gen_powergood_delay.wait_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      I1 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(4),
      Q => \gen_powergood_delay.wait_cnt\(0),
      R => '0'
    );
\gen_powergood_delay.wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(0),
      Q => \gen_powergood_delay.wait_cnt\(1),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(1),
      Q => \gen_powergood_delay.wait_cnt\(2),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(2),
      Q => \gen_powergood_delay.wait_cnt\(3),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(3),
      Q => \gen_powergood_delay.wait_cnt\(4),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(4),
      Q => \gen_powergood_delay.wait_cnt\(5),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(5),
      Q => \gen_powergood_delay.wait_cnt\(6),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(6),
      Q => \gen_powergood_delay.wait_cnt\(7),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(7),
      Q => \gen_powergood_delay.wait_cnt\(8),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      I1 => rxpmareset_in(0),
      O => \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXRATE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer is
  port (
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer : entity is "gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_out_i_1_n_0 : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => '1',
      Q => rst_in_meta
    );
rst_in_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => rst_in_out_i_1_n_0
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync3,
      Q => gtwiz_reset_rx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_31 is
  port (
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_31 : entity is "gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_31;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_31 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal \rst_in_out_i_1__0_n_0\ : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => '1',
      Q => rst_in_meta
    );
\rst_in_out_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => \rst_in_out_i_1__0_n_0\
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync3,
      Q => gtwiz_reset_tx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer is
  port (
    gtwiz_reset_all_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_pll_and_datapath_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_rx_pll_and_datapath_in(0),
      Q => gtwiz_reset_all_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_rx_pll_and_datapath_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_rx_pll_and_datapath_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_rx_pll_and_datapath_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_25 is
  port (
    gtwiz_reset_rx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_25 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_25;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_25 is
  signal gtwiz_reset_rx_any : STD_LOGIC;
  signal \^gtwiz_reset_rx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_any_sync <= \^gtwiz_reset_rx_any_sync\;
pllreset_rx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_rx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
rst_in_meta_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_datapath_in(0),
      I2 => gtwiz_reset_rx_pll_and_datapath_in(0),
      I3 => rst_in_out_reg_1,
      O => gtwiz_reset_rx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_rx_any,
      Q => \^gtwiz_reset_rx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_26 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_26 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_26;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_26 is
  signal rst_in0_1 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_rx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => rst_in0_1
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0_1,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0_1,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0_1,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0_1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0_1,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_27 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_27 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_27;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_27 is
  signal p_0_in_0 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_pll_and_datapath_in(0),
      O => p_0_in_0
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => p_0_in_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => p_0_in_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => p_0_in_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => p_0_in_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => p_0_in_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_28 is
  port (
    gtwiz_reset_tx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_28 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_28;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_28 is
  signal \^gtwiz_reset_tx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_tx_any_sync <= \^gtwiz_reset_tx_any_sync\;
pllreset_tx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_tx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_out_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_out_reg_0,
      Q => \^gtwiz_reset_tx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_29 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_29 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_29;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_29 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      Q => rst_in_meta,
      R => '0'
    );
rst_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      Q => in0,
      R => '0'
    );
rst_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      Q => rst_in_sync1,
      R => '0'
    );
rst_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      Q => rst_in_sync2,
      R => '0'
    );
rst_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      Q => rst_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_30 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_30 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_30;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_30 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_out_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_out_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_out_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_32 is
  port (
    rst_in_out_reg_0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_32 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_32;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_32 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0,
      Q => rst_in_out_reg_0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_34 is
  port (
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_34 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_34;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_34 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_in_meta
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => '1',
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => '1',
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => '1',
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_35 is
  port (
    cal_on_tx_reset_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_35 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_35;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_35 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => RESET_IN,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => RESET_IN,
      Q => cal_on_tx_reset_in_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => RESET_IN,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => RESET_IN,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => RESET_IN,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_42 is
  port (
    rst_in_out : out STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_42 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_42;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_42 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => '0',
      PRE => \out\,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync3,
      PRE => \out\,
      Q => rst_in_out
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_meta,
      PRE => \out\,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync1,
      PRE => \out\,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync2,
      PRE => \out\,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_rst_sync is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    pma_init : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_rst_sync;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_rst_sync is
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => pma_init,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => D(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_rst_sync_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_pb : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_rst_sync_0 : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end zynq_bd_C2C1_PHY_0_rst_sync_0;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_rst_sync_0 is
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_pb,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4,
      Q => D(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_rst_sync_53 is
  port (
    link_reset_sync : out STD_LOGIC;
    link_reset_out : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_rst_sync_53 : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end zynq_bd_C2C1_PHY_0_rst_sync_53;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_rst_sync_53 is
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => link_reset_out,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => link_reset_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_rst_sync_54 is
  port (
    power_down_sync : out STD_LOGIC;
    power_down : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_rst_sync_54 : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end zynq_bd_C2C1_PHY_0_rst_sync_54;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_rst_sync_54 is
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => power_down,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => power_down_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_rst_sync_55 is
  port (
    fsm_resetdone_sync : out STD_LOGIC;
    in0 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_rst_sync_55 : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end zynq_bd_C2C1_PHY_0_rst_sync_55;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_rst_sync_55 is
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fsm_resetdone_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_rst_sync_56 is
  port (
    stg5_reg_0 : out STD_LOGIC;
    TX_HEADER_1_reg : out STD_LOGIC;
    stg5_reg_1 : out STD_LOGIC;
    stg5_reg_2 : out STD_LOGIC;
    stg5_reg_3 : out STD_LOGIC;
    stg5_reg_4 : out STD_LOGIC;
    stg5_reg_5 : out STD_LOGIC;
    stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    tx_pe_data_v_i : in STD_LOGIC;
    TX_HEADER_1_reg_0 : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_rst_sync_56 : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end zynq_bd_C2C1_PHY_0_rst_sync_56;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_rst_sync_56 is
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \TX_DATA[59]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \TX_DATA[60]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \TX_DATA[61]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \TX_DATA[62]_i_2\ : label is "soft_lutpair10";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
\TX_DATA[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => channel_up_tx_if,
      I2 => Q(0),
      O => stg5_reg_2
    );
\TX_DATA[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => channel_up_tx_if,
      I2 => Q(1),
      O => stg5_reg_3
    );
\TX_DATA[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => channel_up_tx_if,
      I2 => Q(2),
      O => stg5_reg_4
    );
\TX_DATA[62]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => channel_up_tx_if,
      I2 => Q(3),
      O => stg5_reg_5
    );
TX_HEADER_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000050044444444"
    )
        port map (
      I0 => \^stg5_reg_0\,
      I1 => D(0),
      I2 => TX_HEADER_1_reg_0,
      I3 => tx_pe_data_v_i,
      I4 => gen_na_idles_i,
      I5 => txdatavalid_symgen_i,
      O => stg5_reg_1
    );
TX_HEADER_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEE2EE"
    )
        port map (
      I0 => D(1),
      I1 => txdatavalid_symgen_i,
      I2 => gen_na_idles_i,
      I3 => tx_pe_data_v_i,
      I4 => TX_HEADER_1_reg_0,
      I5 => \^stg5_reg_0\,
      O => TX_HEADER_1_reg
    );
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_rst_sync_58 is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_rst_sync_58 : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end zynq_bd_C2C1_PHY_0_rst_sync_58;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_rst_sync_58 is
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => stg4_reg_n_0,
      Q => SS(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized0\ is
  port (
    stg3_reg_0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    stg3_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized0\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized0\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized0\ is
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
begin
  stg3_reg_0 <= stg3;
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_1,
      CE => '1',
      D => \out\,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_1,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_1,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized0_4\ is
  port (
    \out\ : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized0_4\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized0_4\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized0_4\ is
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
begin
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \out\,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized0_5\ is
  port (
    in0 : out STD_LOGIC;
    \out\ : in STD_LOGIC;
    stg2_reg_0 : in STD_LOGIC;
    FSM_RESETDONE_j_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized0_5\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized0_5\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized0_5\ is
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
begin
\prmry_in_inferred_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => stg3,
      I1 => FSM_RESETDONE_j_reg,
      O => in0
    );
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg2_reg_0,
      CE => '1',
      D => \out\,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg2_reg_0,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg2_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized0_6\ is
  port (
    \out\ : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized0_6\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized0_6\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized0_6\ is
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
begin
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \out\,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_cdr_reset_fsm_r_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1\ is
  signal blocksync_all_lanes_instableclk : STD_LOGIC;
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
\FSM_onehot_cdr_reset_fsm_r[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => Q(1),
      I1 => \FSM_onehot_cdr_reset_fsm_r_reg[0]\,
      I2 => blocksync_all_lanes_instableclk,
      I3 => Q(0),
      I4 => Q(2),
      O => E(0)
    );
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => blocksync_all_lanes_instableclk,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_10\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    in0 : in STD_LOGIC;
    stg5_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \txseq_counter_i_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_10\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_10\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_10\ is
  signal gtx_reset_comb : STD_LOGIC;
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => gtx_reset_comb,
      R => '0'
    );
\txseq_counter_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => Q(0),
      I1 => \txseq_counter_i_reg[0]\,
      I2 => gtx_reset_comb,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_11\ is
  port (
    reset_initclk : out STD_LOGIC;
    stg5_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    fsm_resetdone_initclk : in STD_LOGIC;
    \hard_err_cntr_r_reg[7]\ : in STD_LOGIC;
    \hard_err_cntr_r_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_11\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_11\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_11\ is
  signal \^reset_initclk\ : STD_LOGIC;
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
  reset_initclk <= \^reset_initclk\;
\hard_err_cntr_r[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF45"
    )
        port map (
      I0 => \out\,
      I1 => \^reset_initclk\,
      I2 => fsm_resetdone_initclk,
      I3 => \hard_err_cntr_r_reg[7]\,
      I4 => \hard_err_cntr_r_reg[7]_0\,
      O => stg5_reg_0(0)
    );
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => SR(0),
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^reset_initclk\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_12\ is
  port (
    fsm_resetdone_to_rxreset_in : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_12\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_12\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_12\ is
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fsm_resetdone_to_rxreset_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_13\ is
  port (
    in0 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_13\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_13\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_13\ is
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => E(0),
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => in0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_44\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    stg5_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_44\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_44\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_44\ is
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_45\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    stg3_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_45\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_45\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_45\ is
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0(0),
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_46\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_46\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_46\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_46\ is
  signal fifo_reset_wr_sync3 : STD_LOGIC;
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
prmry_in_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fifo_reset_wr_sync3,
      I1 => stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0,
      O => stg5_reg_0
    );
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fifo_reset_wr_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_47\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    stg3_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_47\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_47\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_47\ is
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg3_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_48\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_48\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_48\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_48\ is
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_49\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    rd_stg1_reg : out STD_LOGIC;
    stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0 : in STD_LOGIC;
    stg5_reg_1 : in STD_LOGIC;
    rd_stg1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_49\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_49\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_49\ is
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal \^stg5_reg_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
  stg5_reg_0 <= \^stg5_reg_0\;
cbcc_reset_cbstg2_rd_clk_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rd_stg1,
      I1 => \^stg5_reg_0\,
      O => rd_stg1_reg
    );
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_1,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^stg5_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_52\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_52\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_52\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_52\ is
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_7\ is
  port (
    rxlossofsync_out_i : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    blocksync_out_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_7\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_7\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_7\ is
  signal allow_block_sync_propagation_inrxclk : STD_LOGIC;
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
rxlossofsync_out_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => allow_block_sync_propagation_inrxclk,
      I1 => blocksync_out_i,
      O => rxlossofsync_out_i
    );
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => allow_block_sync_propagation_inrxclk,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_8\ is
  port (
    stg5_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    fsm_resetdone_to_rxreset_in : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_8\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_8\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_8\ is
  signal fsm_resetdone_to_new_gtx_rx_comb : STD_LOGIC;
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
new_gtx_rx_pcsreset_comb_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => fsm_resetdone_to_new_gtx_rx_comb,
      I1 => fsm_resetdone_to_rxreset_in,
      I2 => \out\(0),
      O => stg5_reg_0
    );
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => fsm_resetdone_to_new_gtx_rx_comb,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_9\ is
  port (
    fsm_resetdone_initclk : out STD_LOGIC;
    \dly_gt_rst_r_reg[18]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    \count_for_reset_r_reg[23]\ : in STD_LOGIC;
    \count_for_reset_r_reg[23]_0\ : in STD_LOGIC;
    reset_initclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    valid_btf_detect_dlyd1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_9\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_9\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_9\ is
  signal \^fsm_resetdone_initclk\ : STD_LOGIC;
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
begin
  fsm_resetdone_initclk <= \^fsm_resetdone_initclk\;
\count_for_reset_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEFFEF"
    )
        port map (
      I0 => \count_for_reset_r_reg[23]\,
      I1 => \count_for_reset_r_reg[23]_0\,
      I2 => \^fsm_resetdone_initclk\,
      I3 => reset_initclk,
      I4 => \out\,
      I5 => valid_btf_detect_dlyd1,
      O => \dly_gt_rst_r_reg[18]\
    );
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => stg4_reg_n_0,
      Q => \^fsm_resetdone_initclk\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized2\ is
  port (
    stg11_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized2\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized2\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized2\ is
  signal stg10 : STD_LOGIC;
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  signal stg6 : STD_LOGIC;
  signal stg7 : STD_LOGIC;
  signal stg8 : STD_LOGIC;
  signal stg9 : STD_LOGIC;
  attribute SHREG_EXTRACT of stg10_reg : label is "no";
  attribute SHREG_EXTRACT of stg11_reg : label is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
  attribute SHREG_EXTRACT of stg6_reg : label is "no";
  attribute SHREG_EXTRACT of stg7_reg : label is "no";
  attribute SHREG_EXTRACT of stg8_reg : label is "no";
  attribute SHREG_EXTRACT of stg9_reg : label is "no";
begin
stg10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg9,
      Q => stg10,
      R => '0'
    );
stg11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg10,
      Q => stg11_reg_0,
      R => '0'
    );
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg5_reg_n_0,
      Q => stg6,
      R => '0'
    );
stg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg6,
      Q => stg7,
      R => '0'
    );
stg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg7,
      Q => stg8,
      R => '0'
    );
stg9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg8,
      Q => stg9,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized3\ is
  port (
    fifo_reset_comb_user_clk_int : out STD_LOGIC;
    dbg_srst_assert0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    dbg_srst_assert_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized3\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized3\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized3\ is
  signal \^fifo_reset_comb_user_clk_int\ : STD_LOGIC;
  signal stg10_reg_n_0 : STD_LOGIC;
  signal stg11 : STD_LOGIC;
  signal stg12 : STD_LOGIC;
  signal stg13 : STD_LOGIC;
  signal stg14 : STD_LOGIC;
  signal stg15 : STD_LOGIC;
  signal stg16 : STD_LOGIC;
  signal stg17 : STD_LOGIC;
  signal stg18 : STD_LOGIC;
  signal stg19 : STD_LOGIC;
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg20 : STD_LOGIC;
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  signal stg6_reg_n_0 : STD_LOGIC;
  signal stg7_reg_n_0 : STD_LOGIC;
  signal stg8_reg_n_0 : STD_LOGIC;
  signal stg9_reg_n_0 : STD_LOGIC;
  attribute SHREG_EXTRACT of stg10_reg : label is "no";
  attribute SHREG_EXTRACT of stg11_reg : label is "no";
  attribute SHREG_EXTRACT of stg12_reg : label is "no";
  attribute SHREG_EXTRACT of stg13_reg : label is "no";
  attribute SHREG_EXTRACT of stg14_reg : label is "no";
  attribute SHREG_EXTRACT of stg15_reg : label is "no";
  attribute SHREG_EXTRACT of stg16_reg : label is "no";
  attribute SHREG_EXTRACT of stg17_reg : label is "no";
  attribute SHREG_EXTRACT of stg18_reg : label is "no";
  attribute SHREG_EXTRACT of stg19_reg : label is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute SHREG_EXTRACT of stg20_reg : label is "no";
  attribute SHREG_EXTRACT of stg21_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
  attribute SHREG_EXTRACT of stg6_reg : label is "no";
  attribute SHREG_EXTRACT of stg7_reg : label is "no";
  attribute SHREG_EXTRACT of stg8_reg : label is "no";
  attribute SHREG_EXTRACT of stg9_reg : label is "no";
begin
  fifo_reset_comb_user_clk_int <= \^fifo_reset_comb_user_clk_int\;
dbg_srst_assert_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dbg_srst_assert_reg,
      I1 => \^fifo_reset_comb_user_clk_int\,
      O => dbg_srst_assert0
    );
stg10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg9_reg_n_0,
      Q => stg10_reg_n_0,
      R => '0'
    );
stg11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg10_reg_n_0,
      Q => stg11,
      R => '0'
    );
stg12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg11,
      Q => stg12,
      R => '0'
    );
stg13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg12,
      Q => stg13,
      R => '0'
    );
stg14_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg13,
      Q => stg14,
      R => '0'
    );
stg15_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg14,
      Q => stg15,
      R => '0'
    );
stg16_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg15,
      Q => stg16,
      R => '0'
    );
stg17_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg16,
      Q => stg17,
      R => '0'
    );
stg18_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg17,
      Q => stg18,
      R => '0'
    );
stg19_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg18,
      Q => stg19,
      R => '0'
    );
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => in0,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg20_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg19,
      Q => stg20,
      R => '0'
    );
stg21_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg20,
      Q => \^fifo_reset_comb_user_clk_int\,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg5_reg_n_0,
      Q => stg6_reg_n_0,
      R => '0'
    );
stg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg6_reg_n_0,
      Q => stg7_reg_n_0,
      R => '0'
    );
stg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg7_reg_n_0,
      Q => stg8_reg_n_0,
      R => '0'
    );
stg9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg8_reg_n_0,
      Q => stg9_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized4\ is
  port (
    stg9_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized4\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized4\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized4\ is
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  signal stg6_reg_n_0 : STD_LOGIC;
  signal stg7_reg_n_0 : STD_LOGIC;
  signal stg8_reg_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
  attribute SHREG_EXTRACT of stg6_reg : label is "no";
  attribute SHREG_EXTRACT of stg7_reg : label is "no";
  attribute SHREG_EXTRACT of stg8_reg : label is "no";
  attribute SHREG_EXTRACT of stg9_reg : label is "no";
begin
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg5_reg_n_0,
      Q => stg6_reg_n_0,
      R => '0'
    );
stg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg6_reg_n_0,
      Q => stg7_reg_n_0,
      R => '0'
    );
stg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg7_reg_n_0,
      Q => stg8_reg_n_0,
      R => '0'
    );
stg9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => stg8_reg_n_0,
      Q => stg9_reg_0(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zynq_bd_C2C1_PHY_0_rst_sync__parameterized5\ is
  port (
    cbcc_fifo_reset_to_fifo_rd_clk : out STD_LOGIC;
    stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0 : in STD_LOGIC;
    stg30_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized5\ : entity is "zynq_bd_C2C1_PHY_0_rst_sync";
end \zynq_bd_C2C1_PHY_0_rst_sync__parameterized5\;

architecture STRUCTURE of \zynq_bd_C2C1_PHY_0_rst_sync__parameterized5\ is
  signal stg10_reg_n_0 : STD_LOGIC;
  signal stg11_reg_n_0 : STD_LOGIC;
  signal stg12_reg_n_0 : STD_LOGIC;
  signal stg13_reg_n_0 : STD_LOGIC;
  signal stg14_reg_n_0 : STD_LOGIC;
  signal stg15_reg_n_0 : STD_LOGIC;
  signal stg16_reg_n_0 : STD_LOGIC;
  signal stg17_reg_n_0 : STD_LOGIC;
  signal stg18_reg_n_0 : STD_LOGIC;
  signal stg19_reg_n_0 : STD_LOGIC;
  signal stg1_zynq_bd_C2C1_PHY_0_cdc_to : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of stg1_zynq_bd_C2C1_PHY_0_cdc_to : signal is "no";
  signal stg2 : STD_LOGIC;
  attribute async_reg of stg2 : signal is "true";
  attribute shreg_extract of stg2 : signal is "no";
  signal stg20_reg_n_0 : STD_LOGIC;
  signal stg21 : STD_LOGIC;
  signal stg22 : STD_LOGIC;
  signal stg23 : STD_LOGIC;
  signal stg24 : STD_LOGIC;
  signal stg25 : STD_LOGIC;
  signal stg26 : STD_LOGIC;
  signal stg27 : STD_LOGIC;
  signal stg28 : STD_LOGIC;
  signal stg29 : STD_LOGIC;
  signal stg3 : STD_LOGIC;
  attribute async_reg of stg3 : signal is "true";
  attribute shreg_extract of stg3 : signal is "no";
  signal stg30 : STD_LOGIC;
  signal stg4_reg_n_0 : STD_LOGIC;
  signal stg5_reg_n_0 : STD_LOGIC;
  signal stg6_reg_n_0 : STD_LOGIC;
  signal stg7_reg_n_0 : STD_LOGIC;
  signal stg8_reg_n_0 : STD_LOGIC;
  signal stg9_reg_n_0 : STD_LOGIC;
  attribute SHREG_EXTRACT of stg10_reg : label is "no";
  attribute SHREG_EXTRACT of stg11_reg : label is "no";
  attribute SHREG_EXTRACT of stg12_reg : label is "no";
  attribute SHREG_EXTRACT of stg13_reg : label is "no";
  attribute SHREG_EXTRACT of stg14_reg : label is "no";
  attribute SHREG_EXTRACT of stg15_reg : label is "no";
  attribute SHREG_EXTRACT of stg16_reg : label is "no";
  attribute SHREG_EXTRACT of stg17_reg : label is "no";
  attribute SHREG_EXTRACT of stg18_reg : label is "no";
  attribute SHREG_EXTRACT of stg19_reg : label is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "yes";
  attribute SHREG_EXTRACT of stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : label is "no";
  attribute SHREG_EXTRACT of stg20_reg : label is "no";
  attribute SHREG_EXTRACT of stg21_reg : label is "no";
  attribute SHREG_EXTRACT of stg22_reg : label is "no";
  attribute SHREG_EXTRACT of stg23_reg : label is "no";
  attribute SHREG_EXTRACT of stg24_reg : label is "no";
  attribute SHREG_EXTRACT of stg25_reg : label is "no";
  attribute SHREG_EXTRACT of stg26_reg : label is "no";
  attribute SHREG_EXTRACT of stg27_reg : label is "no";
  attribute SHREG_EXTRACT of stg28_reg : label is "no";
  attribute SHREG_EXTRACT of stg29_reg : label is "no";
  attribute ASYNC_REG_boolean of stg2_reg : label is std.standard.true;
  attribute KEEP of stg2_reg : label is "yes";
  attribute SHREG_EXTRACT of stg2_reg : label is "no";
  attribute SHREG_EXTRACT of stg30_reg : label is "no";
  attribute SHREG_EXTRACT of stg31_reg : label is "no";
  attribute ASYNC_REG_boolean of stg3_reg : label is std.standard.true;
  attribute KEEP of stg3_reg : label is "yes";
  attribute SHREG_EXTRACT of stg3_reg : label is "no";
  attribute SHREG_EXTRACT of stg4_reg : label is "no";
  attribute SHREG_EXTRACT of stg5_reg : label is "no";
  attribute SHREG_EXTRACT of stg6_reg : label is "no";
  attribute SHREG_EXTRACT of stg7_reg : label is "no";
  attribute SHREG_EXTRACT of stg8_reg : label is "no";
  attribute SHREG_EXTRACT of stg9_reg : label is "no";
begin
stg10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg9_reg_n_0,
      Q => stg10_reg_n_0,
      R => '0'
    );
stg11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg10_reg_n_0,
      Q => stg11_reg_n_0,
      R => '0'
    );
stg12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg11_reg_n_0,
      Q => stg12_reg_n_0,
      R => '0'
    );
stg13_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg12_reg_n_0,
      Q => stg13_reg_n_0,
      R => '0'
    );
stg14_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg13_reg_n_0,
      Q => stg14_reg_n_0,
      R => '0'
    );
stg15_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg14_reg_n_0,
      Q => stg15_reg_n_0,
      R => '0'
    );
stg16_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg15_reg_n_0,
      Q => stg16_reg_n_0,
      R => '0'
    );
stg17_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg16_reg_n_0,
      Q => stg17_reg_n_0,
      R => '0'
    );
stg18_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg17_reg_n_0,
      Q => stg18_reg_n_0,
      R => '0'
    );
stg19_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg18_reg_n_0,
      Q => stg19_reg_n_0,
      R => '0'
    );
stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0,
      Q => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      R => '0'
    );
stg20_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg19_reg_n_0,
      Q => stg20_reg_n_0,
      R => '0'
    );
stg21_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg20_reg_n_0,
      Q => stg21,
      R => '0'
    );
stg22_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg21,
      Q => stg22,
      R => '0'
    );
stg23_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg22,
      Q => stg23,
      R => '0'
    );
stg24_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg23,
      Q => stg24,
      R => '0'
    );
stg25_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg24,
      Q => stg25,
      R => '0'
    );
stg26_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg25,
      Q => stg26,
      R => '0'
    );
stg27_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg26,
      Q => stg27,
      R => '0'
    );
stg28_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg27,
      Q => stg28,
      R => '0'
    );
stg29_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg28,
      Q => stg29,
      R => '0'
    );
stg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg1_zynq_bd_C2C1_PHY_0_cdc_to,
      Q => stg2,
      R => '0'
    );
stg30_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg29,
      Q => stg30,
      R => '0'
    );
stg31_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg30,
      Q => cbcc_fifo_reset_to_fifo_rd_clk,
      R => '0'
    );
stg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg2,
      Q => stg3,
      R => '0'
    );
stg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg3,
      Q => stg4_reg_n_0,
      R => '0'
    );
stg5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg4_reg_n_0,
      Q => stg5_reg_n_0,
      R => '0'
    );
stg6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg5_reg_n_0,
      Q => stg6_reg_n_0,
      R => '0'
    );
stg7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg6_reg_n_0,
      Q => stg7_reg_n_0,
      R => '0'
    );
stg8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg7_reg_n_0,
      Q => stg8_reg_n_0,
      R => '0'
    );
stg9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg30_reg_0,
      CE => '1',
      D => stg8_reg_n_0,
      Q => stg9_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_ultrascale_rx_userclk is
  port (
    gtwiz_reset_clk_freerun_in : in STD_LOGIC;
    gtwiz_userclk_rx_srcclk_in : in STD_LOGIC;
    gtwiz_userclk_rx_reset_in : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC;
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC;
    gtwiz_userclk_rx_active_out : out STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zynq_bd_C2C1_PHY_0_ultrascale_rx_userclk : entity is "yes";
  attribute P_CONTENTS : integer;
  attribute P_CONTENTS of zynq_bd_C2C1_PHY_0_ultrascale_rx_userclk : entity is 0;
  attribute P_FREQ_RATIO_SOURCE_TO_USRCLK : integer;
  attribute P_FREQ_RATIO_SOURCE_TO_USRCLK of zynq_bd_C2C1_PHY_0_ultrascale_rx_userclk : entity is 1;
  attribute P_FREQ_RATIO_USRCLK_TO_USRCLK2 : integer;
  attribute P_FREQ_RATIO_USRCLK_TO_USRCLK2 of zynq_bd_C2C1_PHY_0_ultrascale_rx_userclk : entity is 1;
  attribute P_USRCLK2_DIV : string;
  attribute P_USRCLK2_DIV of zynq_bd_C2C1_PHY_0_ultrascale_rx_userclk : entity is "3'b000";
  attribute P_USRCLK2_INT_DIV : integer;
  attribute P_USRCLK2_INT_DIV of zynq_bd_C2C1_PHY_0_ultrascale_rx_userclk : entity is 0;
  attribute P_USRCLK_DIV : string;
  attribute P_USRCLK_DIV of zynq_bd_C2C1_PHY_0_ultrascale_rx_userclk : entity is "3'b000";
  attribute P_USRCLK_INT_DIV : integer;
  attribute P_USRCLK_INT_DIV of zynq_bd_C2C1_PHY_0_ultrascale_rx_userclk : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of zynq_bd_C2C1_PHY_0_ultrascale_rx_userclk : entity is "soft";
end zynq_bd_C2C1_PHY_0_ultrascale_rx_userclk;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_ultrascale_rx_userclk is
  signal \<const1>\ : STD_LOGIC;
  signal \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2\ : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2\ : signal is "true";
  signal \gen_gtwiz_userclk_rx_main.rx_active_zynq_bd_C2C1_PHY_0_cdc_to\ : STD_LOGIC;
  attribute async_reg of \gen_gtwiz_userclk_rx_main.rx_active_zynq_bd_C2C1_PHY_0_cdc_to\ : signal is "true";
  signal \^gtwiz_userclk_rx_usrclk2_out\ : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst\ : label is "MLO";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_rx_main.rx_active_zynq_bd_C2C1_PHY_0_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP of \gen_gtwiz_userclk_rx_main.rx_active_zynq_bd_C2C1_PHY_0_cdc_to_reg\ : label is "yes";
begin
  \^lopt\ <= lopt_1;
  \^lopt_1\ <= lopt_2;
  gtwiz_userclk_rx_usrclk2_out <= \^gtwiz_userclk_rx_usrclk2_out\;
  gtwiz_userclk_rx_usrclk_out <= \^gtwiz_userclk_rx_usrclk2_out\;
  lopt <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst\: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => gtwiz_userclk_rx_srcclk_in,
      O => \^gtwiz_userclk_rx_usrclk2_out\
    );
\gen_gtwiz_userclk_rx_main.gtwiz_userclk_rx_active_out_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk2_out\,
      CE => '1',
      CLR => gtwiz_userclk_rx_reset_in,
      D => \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2\,
      Q => gtwiz_userclk_rx_active_out
    );
\gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk2_out\,
      CE => '1',
      CLR => gtwiz_userclk_rx_reset_in,
      D => \gen_gtwiz_userclk_rx_main.rx_active_zynq_bd_C2C1_PHY_0_cdc_to\,
      Q => \gen_gtwiz_userclk_rx_main.rx_active_cdc_to_stg2\
    );
\gen_gtwiz_userclk_rx_main.rx_active_zynq_bd_C2C1_PHY_0_cdc_to_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gtwiz_userclk_rx_usrclk2_out\,
      CE => '1',
      CLR => gtwiz_userclk_rx_reset_in,
      D => '1',
      Q => \gen_gtwiz_userclk_rx_main.rx_active_zynq_bd_C2C1_PHY_0_cdc_to\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_ultrascale_tx_userclk is
  port (
    \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0\ : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    mmcm_not_locked_out2 : out STD_LOGIC;
    tx_out_clk : in STD_LOGIC;
    bufg_gt_clr_delayed : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_ultrascale_tx_userclk;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_ultrascale_tx_userclk is
  signal \<const1>\ : STD_LOGIC;
  signal \^gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0\ : STD_LOGIC;
  signal \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2\ : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2\ : signal is "true";
  signal \gen_gtwiz_userclk_tx_main.tx_active_zynq_bd_C2C1_PHY_0_cdc_to\ : STD_LOGIC;
  attribute async_reg of \gen_gtwiz_userclk_tx_main.tx_active_zynq_bd_C2C1_PHY_0_cdc_to\ : signal is "true";
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^mmcm_not_locked_out\ : STD_LOGIC;
  attribute async_reg of mmcm_not_locked_out : signal is "true";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst\ : label is "MLO";
  attribute BOX_TYPE of \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\ : label is "MLO";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2_reg\ : label is std.standard.true;
  attribute KEEP of \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2_reg\ : label is "yes";
  attribute ASYNC_REG_boolean of \gen_gtwiz_userclk_tx_main.tx_active_zynq_bd_C2C1_PHY_0_cdc_to_reg\ : label is std.standard.true;
  attribute KEEP of \gen_gtwiz_userclk_tx_main.tx_active_zynq_bd_C2C1_PHY_0_cdc_to_reg\ : label is "yes";
begin
  \^lopt\ <= lopt_1;
  \^lopt_1\ <= lopt_2;
  \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0\ <= \^gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0\;
  lopt <= \<const1>\;
  mmcm_not_locked_out <= \^mmcm_not_locked_out\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst\: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"001",
      I => tx_out_clk,
      O => \^gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0\
    );
\gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst\: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => tx_out_clk,
      O => sync_clk_out
    );
\gen_gtwiz_userclk_tx_main.gtwiz_userclk_tx_active_out_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0\,
      CE => '1',
      CLR => bufg_gt_clr_delayed,
      D => \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2\,
      Q => \^mmcm_not_locked_out\
    );
\gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0\,
      CE => '1',
      CLR => bufg_gt_clr_delayed,
      D => \gen_gtwiz_userclk_tx_main.tx_active_zynq_bd_C2C1_PHY_0_cdc_to\,
      Q => \gen_gtwiz_userclk_tx_main.tx_active_cdc_to_stg2\
    );
\gen_gtwiz_userclk_tx_main.tx_active_zynq_bd_C2C1_PHY_0_cdc_to_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0\,
      CE => '1',
      CLR => bufg_gt_clr_delayed,
      D => '1',
      Q => \gen_gtwiz_userclk_tx_main.tx_active_zynq_bd_C2C1_PHY_0_cdc_to\
    );
mmcm_not_locked_out2_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mmcm_not_locked_out\,
      O => mmcm_not_locked_out2
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
gcDjvJ18gZEH8C+LHMq/N7AaYWSyHgvjIQn585rdUOTVX2orO9n8j6LNiga3BYkS91+lbHAjAieW
oD/8serz9uvKt9uVuyMIE6oOFFScZR6q2wQk1d1Qzq717+8yPCwgBT9HIhfJIHLujHt+cA2l2L5t
tux9aNBdVKkk1MHv7yY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
exhH3ieiewq538XhQByQWj7PMh1Y+pzdDw+4bALHgOXUMTZleYL0Pvhip/E5VwYBOb3/5i/ElWf3
Vm6OeE9b1Jj8xb7x10akeyRaNdCJYAtTqgb7gFS/crjXeoaYKJgLqCiyaB7LdWR9BiZOWqxEPSxe
/lr/8F8psti0kra2jACCbz94iU3qDIdZWH5kqd21Pp2/YczWpJBQzh+bBz9V+EuMAeZIzY3x2GZy
jOMZPemqiqFhSEcDf09mKK3xKEUxE+TPz82hd9ZrF5OjFst6mWMVye10lkzmY5Hmmx5Y/PVgPx3R
fN0tTAZfIDGH/YUu758U8UWOIcMzBHF6rytqmg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Umfm0FNxPKfdryB9QccnkcrzqkPtalTpE+R0M3D9kxaXOa1YOGT+9jGc1TRZMLcN5NyGN3UIZcH4
LWFVfGg80k9RmFHBDZaHzOXaomQhoPSO++ArXvmvO5zgttfCHEl7jypYkuPgwfQMfjK7YII9Deex
KOC8JtqORVWmhq47cpQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
cm7WeJnXtFlUdJuJH7wHYfinJTaBhpglyFWD2YwmOuS4fmVA4nXbX0IMaU1F1WGO1VK25KlFf8Nm
w8L6BJ6ZpH12xPIl3J17rMT4/3KHv9tpBWqeC080GeV5nISo8JrhOpIKa4+HBHZ6lYLce8LBAu/Z
EiBmDqw22aLsAuPAzAMh9yuHT5rpX9ykD9u0uZ5UplK05S0TsvYMUqcHNQ2hijt/lbxvUxXHTa+W
GJ5RRQAdw98wG1mc65u16hfZPsLimnw4BHwpyNGOPadShqb78rQihc+YiBTn4lgN1HhquWRGqCYZ
ZEjBmtWOJm8WJSTWtcpFEkmPlOTDmNX82e9mnw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a1mMNsEVIHwFCxw3sHygQ6eU3z5whgDQI+YHUmPAwU6q4vqfu2NVxu0z42QL1rV1rCsm39SqZ078
EGEqt7XUt6bdvI3yu4dU8gF+jou5njJ2UU34VmbOw/MQt48Hmi+hxtH1/zSlbNe2iOksDFEFTHmW
WGHgPS2bACG/KtAZMYK3gBtbnb9dtu+p5hxiQtwMOFnv9kQGBxcMaciN0yqy2TE5fygwKcNEua29
jiGUF0qgPS1k6qN+zLrYWkaVT0amR1MFXpv0WcwL+xVkxj6bBQhe5D7t5xCIsfLR4xqa5WVpa0dN
FkxGlIoufL17G/cGRr4nV4QP0sqcDCCHYpRoIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rPFWI49JcHqYFxRrTG2uFixmE4jeIWIero9KijBFo7+FOCC7hJeSlCuNlwb8mBsI0Up57fm7C8t9
tb1l2QCfvy82JqTvEuH49UmS+8/GEnbK1QbVHsDIiv3/8cFn+0zw/VSuVeaN8L0yzeNIo8m59iAq
AQ9wOyqKFEhKKkbn+nVg+hQW3L/P25hisjV06sqmfsA0Rx4bYhFoxEvIw3A4x9LsBIIfDpgDsPzS
NICAEhfA7fWXKK6UsOmuq1NZLTDmFe2zEHijVMovzm/qqvHfu7fCt5POlGtLOPZhXGCDZi0v1yiq
VyT7JTUW5P/rcLgzkfyKToozq36lEkXd6VSaLg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
T4EV2kKcg5a7rlvEGr4AG3uvv0JzSoc0NQb9aIeE2gsKGq0oLel4q0oZ7eO6He8noW5KEowgkY0O
xDnerk/R4qxdSePYeRRmUg3KZ7hAHVEQrHpQ2RbYwK5mUIpQLjxCWRWzBjeWOce2bh0dAMR/4OH6
t95V8b9VWpgepcUXynGvLDv31tVgr+8LtXlgWTNBiJj2mTZ3gEVxpgGRwMGsampw9yKqBKoR+/hg
++FP8JJkrOSdB2bhnNaD4fZotMLkhYDrWvQm9z6rW7fwxA2oEI+oUqi+K+82oiLzeVWy7FhVyzgS
Y273uSE53DWk35UE9A6ebcI/xUl1iGqwdeZihA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gZRrJLrBkbil4BLf1tia07NzGL28f+Pk9zyPElbTDf8NEXCsuwTum6RjR5lvY/odzAYHlcKxpG+6
gwjafT2OV5gHqqtPXrRHcVU4p5LEzOOl5p3puqvK+1z2+YpHqxOZIIZPIH9kjtzNgcBmcU7S2sFN
zTxyAYuLL9sAN+AIQ9UrW4MXDWxUtdkwPaSyFIvuKoxOKUD5IXEY9NtBpz1zsABMKNHneOO8pAix
qg8S/uQ/XJ8Qggr+vE7HDUUMCsijNXvqbkLM3xf6dXFpOqanKxd6/GfTcob4sezm/hMOZ2xiXcfS
hsYUMRdO9H6fmhECfszoK2XMsMt6xM+vlLywWJ0I6u468qVFxROkf9vL+ZDq/tMiJOm7E1p+HDif
98f5v1OybtzlZJP9bDMwWYcsCqcDejCMQyYOgPCgg+2jTR1JezxuK7PpjyliT0rnu7FfI/0tRzbL
d5YqO79RN0byWVTTdIlTWzL/qBD8BLVqXzWs3M+up46dGPxbkzv44od4

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A79lFm/8JnoMxv1MOWkY+AtU24uc6/CeGf6bjoYWLJXkzzHQooKleg9l+jH7oajoC3oVQh/sMXdi
3QmwZ5SKMt6sb03SC5BW7xPky8zyP6w8FRMCI2Tz1/GhozqjIbgSstUfCaemxIgj3rG7GkRYZ/2k
ualG2mpYDNyaxz1lMYaHfm7stH/IQlkCh6HHMbi7ImYJ6pILa828Ls3VREjo7dtXPS2ZDFxreSIH
2SZ3NpLJO0/umchZaUkt1xN0bsxgtGdOzSqGDpTJrU/ltmclBX199pmrXQa5p/q0FSLj2WkB043l
l3x1Rdipn49DvChkvbVzJP9aej4kwSPhvxHnHQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GFpXmWYmUY46GvuVucUW1VOu3+gGtLxYW4Ho/p4wggZ+jWrpUVhz2RSAxu+ufiLHtM9oYgKPaSYT
DOeuIJGTnxGr20Vh6Nn3cc41TyKAf0vxN2fGISEQQWrjh9OOgNcBmJfaHsSq7+5dhCaIWlGrInVr
GD5TqclLzw6cHAuPGxMi2wD4rq16RkDJnQbPf8ptaskWz81NxZfyWAL4T2E24soybpln8+vuF+72
IQYfLQh/dDDsNHKNKwTKAtGjpFS8eVSbYnS+k3Am4loN8JRflh0+c4yGUo4EkuRzUFiIBrJOKylp
qicgwQw7vdbe+yPl6moUlvA1U2CjJ87bsXk5CA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Hzklq501x4qEym07A6+Vh+O6T5Q1srpTjckVi/KQ8/P6I6xpFqHBBikoKASz9mkWuvFaf6aly934
etGfnzZuPuKCoMPixevIcq9cgFblu43p0H0FR4BSbqN+A/K2utwAblPur01qwtH9nc1azxOtPedI
3KLsEBUN2ObidzkZIUbiQlQ72wru0lGZ5uN6iiNcLRnEhqjdjWiOHf5qGo+df2QyP6S5zRR7hGOd
N5h9/9towH2UQ++6hnOd4pjtl7PKHWlU92421M+LhruDkz4Bw6c7d7EVdbIcZ3ub+l/OnCyNwQsr
WUo2E+j4vd3zIVA0gzTA1oLX73BJ1oxwQdO3JA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 15360)
`protect data_block
O8eRvg7XCa4Nb7OG7rDiOM+Vl1sdYfvNHChkqTMSUyW4hdGoRCuSTcYx35kDcHTZTBJ33G990Zmd
6ebBRziAP33EXUgmbbusilbzNm/yB54peE7orT4OYe2l3aO9Mnl8iBLaIOnWKL/xZIeEfb7g+loj
rKfS4KXW7NjL1lB9k8AtUPNWg0FRIxDZeukG6p+sTkKfpThKp/cByyyFSGbMtKYEIcdK/vv5QJ6f
HX+imxhBiUdcN/2J+VXgIf5YWcoSi319SDb/45/lT/fOwGSGxCdndIyTLxSXYmfy12lBkTME5Goq
tQkS9P9JjEWUFwTUu3EFPcB+qLiR6itIMQ3FD5CbXkbLyhwJj97tyBWQ0gW94+vcB1h04/RaRtQD
WyQ8nPBetHhriY8I9l1BkdCTnqtv40M9yLbUUEyTLDt7zE7zSA/qZouwRFuINGF6yLoCuh+qjUVI
CS3fhNksI5jl0yu2ajVe3ijy/UFl+JaRn7GZdShYzmkPKRN5uMCIqYA3BNqEbYf4g9BlahfwbIvQ
JGw1HNIshOBnOA25WtvHPA1ieM/L1hZYfezVp4Rwfxmi8eJspPROd4ltdMAfQh+XKNoAsZ5X3czq
Txfq48TMbTyDJHehFBPxrcnus34Zg3Z4UO4GLXLZVzGb1xH851vwdEA39W/LQ6ChM+dWaqNyiana
bAnqSVYIBqpaRENckXd5txkXsasLWn7gvAC5NZVeZ0P1NNC8T2YPqIgxyw4TzebnjfF9aP051+Nl
iOTY9ew/3exLmDVg7rholyj9z6DAa9FpdsS6HNm4BlAiDvQsLkCv3jBvWnnKjbuKZ9uzmyTK+RgK
bCry1uo/VOTp5vYxxrSdn/3Z8LkLjMBz3Y7g1iVC76ebEu8kbfamwuI5cu63EnPcu3JLMAjEanc9
9CeVNx6Sz+PucvqxbJnczaWHzCJRINMu8tPFrJkJhtpNtk9h99TJrY4VJJnIgIpskNkynwhoA79e
E5O+G4J7OgeA6ESueOX7WUUrhniWGyS9EXqXWh7EHYVgR5T2xjqWwQp48eTOYVoDDda/0zlWJxjc
9Ch1d6tFeP94gQ117QiO9GpRmMXVzVXXg7/s2Ma7GU/IJGR46wVHviExXlSMZuw1AIAtPeGNnZEH
MsVZQsln2nIJGL4p6f/8OpDhxBiYEfA9xUPh9Mnt/apEd7O3KxQmirdbcsGtEL1ueOEp/nepNwiS
0ZSeFoMUwCoTc85Eqaw1dMmUxcKBmUptYAdX0clbyFCFyZroncoc5L+/oQwpkY3xYyfKjuSREozZ
nXcL9zsh4x1i2nhahRcxxCQ0mopsxExYesH9CGvvWHgC1jbgTGsWc5d75lVTH5VoJduaTg8hJMK1
BW9OSTdIczBYzx7tEzKJdfCRGvPXUz2uCNs+ZSSu0aV4cxwre3uYyRHiCux93v2PjxXqJvXtRzX+
k7mi0FxR+5e5eI8SvI02bhcUAG85UENT0D6VAYRH3ypyzLlUSu5xyMG0LJt7RGxHTCxSKzR/cCiZ
b6xqTL5XETLGAncY8u/HRae4Dxm7+Uah8xTfnNE13Ud17ztgNau54/gG7/zLktx/stG8LwM3P++0
h7ADYNVgsezgMfivxlwL47JxoZdQseeTRGbDNTU4Ej1QPP9S88iZ1ARF6BN9p1ydRU1uivEPRl1m
8LLorw/0dX/GNnOjzhue6/tpP7hwbabIkeDMTV6+X2fHmF+RB0g8CUe+io7UYgzkHrgm4qB3UICX
tTFy19Ihgdu2C6HOUGK9nivT+m+XVhBcEZZeplGtb0QDZ+ZPKh9jtFnolA0/Zl0276wc8zm2pxG7
+fXxH7kMaOSdC69kWve6KojzeFAiFlXMp4ZdHiqcyGM51EpgN8ZBDg/FBUsQZkpE9OXnikWsqvqp
KhD+ZsgJWF7KhjFR31kRC44zJlhojd6VAI7ksCNIX8KqnF9T+9y/FGjzffmpoRCtk+RVfr9HYd2q
Iv/q3kfFN5fS9Exuxc5krYRnjOMJpr37BASMvmX8OCwGOp4qmVOPepmJu0DRWzg/SMX4n7XqbyZX
Vz/5wJd13mt4KxrPr3NVpIvuOnYhwbtPuTMgfPUfYqxTbneZU2RsxzA7+Sapm8QKOxkinn9uF0dF
bqpkbBecL97mRz3rkC0gBvLvATjMQbvMwoGLTHrp4Wx8Rqiss1Vs5LRrdEgW8zkJITd2y+4dbC5c
nUHKrKZA2IatWfPCX7GgBax/DAjl2ukwHl8qMSbv/iC8CxJ29GMkTyGbKK5hFBjGSQWXHJtS2oIo
i0fKRpGfCRQSOAhDbrLA9BBmAKZCn87AQ4wLTu+P7xSgtEEGWGDuppp6uCQWmjzzI7Q0MK5OyARw
f1PRY4NmQUoU3TJxl/s3IBr+PTDQ2xY7hgSir6EhvhnWClKm4oYtTtHJTJZzdXcLOmzq4tE351cc
ZqADf3ekgKgsvfaFX/IyyT5BvippShPsmZT7E3JAZBJvflOZu9xJZ6bh0aVsbzJDUV7Sbisy0XNH
mRpOqy4Kk3FZi0q05Tjg+2+qzaCopPKWohgmoy7BWfOIPIMwh8/2P8mQkwxYmIE4z6/t/n1XBHyE
LqiP5ZnbIjBbV0e4JUlQR0CrzDbm0ClUEQMKIgxCX6SREMEdAIYgtT9pMdF2SdXwtATkujEa/UXr
zLEawIAmGUPsLzDDxgE+y9PKVm+vWRcyuna2AbR03z+7hqmI/9suVWbkpUv2mylLW0tL4umIqQ8n
K+qJXwvqQxn+6krAEPxbgde/nlm4owy1cJvaGLRFT/FdDpuXquwlMy6VmBHPjMR/LTW7+OwuYrfm
B1HAvcpcOaZpPhO6P7cTAzTdU07jb+7dOoqIHCIjQgI8zytIOmI46I6PCeKROS4iwGRpfb5Cv9SW
NzAY26eEiBfLW6O71B7BXW5E/J2eiM0zWzZnyp/vrbOQYFjXTWBxvzFTj1yjam3XeLwXiPR9gRpY
fUXTYpzmpzx7PyHla5zxqnuiPoSz9+iN2oSZutGTRwSeausK1D4CY1pb2T6i8v0GNkqtFqyUWOy3
48keDWp88y5B9ln95Ol/Jf2yhglae9fGKzbS7n5BiEc6S2BSXfJ6XdYOAmrjFq9zoT0K7U7T+uc0
t82IMwdxroFDjyDw0wWTghkz7R551py/Ba0D3fLe4Aod9ZwqCkYWBTZXLZqJsrfIUk+F1p9/SBiW
pl1ixOfRgLRM3AiDGZyQV7/RhGBkWzEiw6tYNvIkN29iV7cedD78uSoOvjzQJPogg0sO8jhqJEig
8uGH15QVAbNEUsVF3c2Vav3LrBzyKOM9qOrZCycjqyI1siqfnMKHSYbF2MKwgPunhjsPxHl4401n
riiH33gPlL5edm22L0dnknSwSI3iJHFT+gr/5UKpadR7X2DQWSTeTVVQU1Loq1n+yAS+vy/c8eHA
jkIB3AO9mkn59dXfGK+cSqGZupAlat0LxEPKmUJ0gzPvv22xlINJMLCRd76JHf0533OSNObWZVu0
+JHFs9aqKQqwdKJIBfcvKOIUEdRExmCFfXvMNbvr5IqKWUHdP0v6DJs71cHFV80EHrJLvDPVreUC
AsbYAuabCYXaZZKFJJYveC5VXd3fFMN49EKLf+GDzADBGEx5GDu9KpeXfdB/ndp+lr9ksyE9+LhV
9P3d4Wet9eq/1mVQ011YmMgr/pkGpsPcCIe8Dn8h0TGiBS2n5IFluEVmoYh2eLqQJJmp31bLlDHC
OLYzlD9CFrWv04hCU2w6r48nWsqjLhO/nsnyMfo6/iBIXCeJeW1qGN2/8sl9d+9w2vgblvwuPBxV
p8zciw84SUznISSK8GD32zX3w36Bf/eYaXzMD9Gn33iAru8Nf2vXO0/o5hjgfQsNGf4YnAB5Fe4z
my026MQdDEeSwb7nic4za7KemiilYZfihMrUJIU6ZUK1q7TRcbwRtpiIPbcnj7sdknNPaIrgowyL
9Xjm774FgSlMog5yUKVBDZSPgfsU/vS4/SIHfuvaO64WMCF7m3bmHHucLXMIXng694d2K6WyNIDD
LI7kbD/vk0GUFccfMF4Su6RgwSF7hb2LddSBpPrBbmkyL3sMhW0+jHz3W22TbALW+StTsu9rtbzT
XUnB9gddEp2k06WGLmAm32sZ4y/TSeB/eYdxg8OpaoOhXs+OimiDdPpiMEX9MF4d8Wv7s2A/+Btx
Wd+o6tL8v1/GYORM6fgT77mLKiOCEmhg/N/a9vjdjZ7S0CGnn9hBGfijBO5WFrlfVrpCo2zA78HA
BMHcD8apRotpH7yAhH71Jd1gU8o52qnGYpjEHXem602HVIRr9gPk+Dvbk09Ja5dtm/hYby2ssCzz
mrwIMLjmSW29+r4ECNW5rjhXd4ft+gWdMsCGaJRlVeRLwZx9ao0Go7/H+V0kz12E9VqIPUu/OAmO
XhRLo0+xotbyKkKt1fAYQTdlaAodrdh8VhwYn/wVXF7NbJJcwJzvY3PO+vwwHq5lnUFaEqT6QLDs
N+STwC00WQC08RyG+XJrEgSiscZVdivccSTsZN65uEVKK/rwxy6c7pYyl9oOngXN7bRNaohTfOAu
/EK2dUvQ5XhERXl/bSXAsUtXu9zlzBmddoYAx9gRbRrjFhmnJ4Pgs4LVdFFswMxnE0D4nZDkV0qS
1TPF6ZHkTRMlBasZRoqh8cB6+Q6iPHji3tAwdDeJ0AMEI8LScCEjUfVar+lxmME3nsG3nnJacwU+
QtzR3JTs1LrDgbtwjwtAw08oT+qCGOtsQT2wE6O58PmBfemSZsxqwCs0Kx+5gzMFXpuJx+b6l0Pb
V12jCB8F4UGkbqY4PkJNkXpuvJvh25kG0fWTHTP4ePxBfiLmRN21xi0gyCTCZBOEE7mrVi+rydqv
TWgKIU31JlLx/fOETAsUxP3Yb+a/tPT0VuA4rhwfuhSOEUafD0ykjc1yyrmizmhVR/mR+Se4CHQC
JQ+o0MvgptqD0D1nqyThIg8kma/fHKszTBVR47Qcva+deCrX6l1R6iSewdxQBJws21Vxf4nnhIve
Fn54Mex2a7GoiFwF/vcXyW+ceo+t6KiXuwGUv0A30BmtX76XXqCkWTNB2lIjryUmGwOBGMghULKb
vUzJauFOEDcY4Gjsx1se3F9nOqtdomj/NyLc2SZr/xmv3kUL/Lp8CdBSHhwAZ/UIStY8F67HUwWi
/s/+1Nb9YExnkIyAdZLkk4ZLIkHbpEDF6/dWRqBJAWHqLeDLi0CFMSnvU3pUgCND7pan/Jq07Bhp
dsILd+4IY7CdezPcCxwWRUPF/v8jxjdy3hjO2XURTh14QY3Hqc+jjk6BzDm4+FkWUesrNfeCGFXM
MrOsO6DvYCFtyPV19biaGwR+uXlkstbpwrszhmiEONYbcrNysl0dGyUOp1NrX1hIK2ypmndKWkTp
aIjXfafJ1v8T1g2OcMXwkR8jjvY/KSJ5UQCLrHDgOHvL++NJs7GKhY3DjSLqnOgar5eK5X6i8pTQ
6Xvzb3SRxI0RQRsErGd39sr6olpEbhy/8zkbDyt/DgOgbiAglPMjCX1I50s7fkfvrjA10/U+wn3Y
UoldtzWc0ltqEVyFTgmoXiQnssn+5jFBkCD+MuD83zk41uiTISEaHhxEUba6USM//qM+rgrFnh9Z
08iIdGVua02YENGbXgGwyJMOANwavbQEUXUoDldRRn5VOz7XWNPYJ4R5f/YqncdYH7vBfrGh13x6
wZqO4n8bQJiXflDAV2SjAKLgcVTdnOsEclIjF5wbgc17uwpCHTdXYDs17Q08l2GZ39wt413mCZLo
b8gQ9k5qNz6udlXcL1pi4wBCG9sXvY2Cu1BduEhpVVZf6JqRWHxaV64vnk9MmIh7016mgYqeBHAh
l7hf2aiAUvm2KzZQH7/U9Z5WI2BhLwMNRpsV+/XjSVOmmpqi1AMveOaNT7prBcgsKFw27frc4+3K
CDVhtnrxe70b013gk8I7+JyMOpJEftNW5gkboZK+6RsPzCgaltzsbZ8CXSiQ80KlEZDO7nyBboez
wORMqVPK5fyVBH76s4gqz/Fcczp4PuQCYeD4dBgvLp0pPw3HpK94r3YVi5Pox0NyqHaSyfIm1P3I
8TQv7gOB/tntSRXAUKQJxClKoWSZUAznkTvocuY3VajFMABWP6VXKBlF3/6GDtfqE2uHREdPoO7H
WI160mgmdKx5pjywflHYJGm5htsfPdUgUhu6PvRO/S5J4hrcNl1Am+1zs5EEUwo22mhvbEnQmw9p
LPaGJPqvQ6USgsHxAiMSczgzgpDUO0MERJp4qSw/j+ToHew4Sk9couS5H0NM2Ljebqxj1MwAMD/X
S8PqVt4MNdIzYxaCoq+p5ZlvRp514FNsfJgNJtZbbo9rtrmsFg8qqxcRCw+gZpJZUpEqb4UHhRnl
b9qa13CADn0vXIJKqHddAV+8v2wis2xhdHuEgocRZt8s4NOgB1BXn3Wp4Cradrf6HaStGcA4ZQRS
pCHb4DSmHZNoU850U9wMVqiZG3cFFvxFLXYnlDK/CEeugPu2PjXjKTfI0/2ZPcshPh8K+NTnbiYL
zkz3X+Ni+LrXdbV2105uCOW7Uh0fr7gO4ymUIJZrYXhhyPXZn8Yep19mY8Gdi5ZjKtUisSwp4StV
VvHGdugSo4tT4OaQV/CkW6rTscFAx34pqWOqqZFBVuZmAwN7a/dAAs8cNzgnX98Mst5eHyaFUVLQ
aQH7BhQSdf58nqPHOmUVgpZ6syCJoNq/AfQkqaA+bBKgRKByjDcdQBtFcq3JErte0uVM31r/Msn4
B5epxLLrXo2WELPTjYlDzEmSQ/AJ60QKcnJ8t5e6fPBRzTRCeX19qit0kmdKDfDE6Jl3Cu/VZRdq
sFY3flrfPyzi8b1bh4+W0Is9XeKENVz1UREasqMLWsohTpi8+/1uR3H3IaBBrrl83QCEgIzPBZTo
ZRCc+s6bOa0gDGqIjUrCMICprJ4+Yeg8yO3UNXvRzdBcZ2T1+ou9sFO+q7Ym0dsNZ6uTu6o6+84i
cnsdTtBNMduZ6G3y5kcAxClw2VsqJjYSrCE87CterX7/Cv49iFmsq5tfEQjoI4IXKvV6xAz99zKH
1/ABp6vfnxU1VLwDtngyr+6c5qNH2MwcKFy0p+Dqus61BDpZb4pjW3FpO42wMQzRHJd0L3CVoyST
h+96JGz9wW0QKELDW65hxo12EFXDCfAdvESDy+Uq5GbQF+S/ODMG13Oi0A1by9vNq/KYT8RJUg3f
82+vcIW0bBGyR6MlqJHfrUntlCbCWTr1b9shm2hco+J5WBehT3g5ZwUPT6VKx88MLXaTvIbdoS6n
tvFjh4g51ntKLp/SR7PliFo2dbgLXrl5YE2Jr6V1OBp/6OOBTMaceRjwls+P1FuJebFvY4YSB9IE
4lpuaExYz48WwBL3BCRc//ZRV+baImtSmNX/ZULuPlgIAF5i/3esUoNWkv2Tsp0yZtraG3oh4h3w
l1bQV9wo0RONGYVrcA41L/50KeFRMbb0evcevOqg1qdplCCY06JFr1Qk3tz0buqqLaavf9DQ5cH9
bf+wJ/tmHvIoqWDZmFQ+Vf0wi6B5DFmU8Pt/xATq49swUxG+V3TN2tri2Tn+RlDTH+20ohKrV+/M
BRHgJjJjzafj4K4nEHOonYAuknrIpDx7mWVPzLR9taaFBRPlf8QiseA8Prr76Pp634PdDHDwD7sJ
d6yOumFjkaXNDlrDb8y9lCHoTahh8VS7HcVpqyU/F1p+Li4A5Y5h9iTSmo5K/HAXezBknrogE4Wb
yF7qrl1oCTPxg0Cq3tUFujUkfjKInVTZnMprP7qvD+TFtdABT4QWbkOpmCUke6hULv9LgRH66GX0
HJDuQdjIYFSGjqy8wZ/NdI5icOlpfrMpzeR+cKNRPbMDRBZT7PbqEwrh3HipbQz20F9DxikFUMFA
UIQhERD5M9vkn574e4S8BRDktXYjiLWVehk1Eiqy+RP6F0MiuuDFK97iYpbbMiEDneuJqpHtgggG
onetxR0lFJ4edIUGHKMo8vCzvKO4XhMc+Wr0A1X6wHhXI/tYI1NUJFzGZyfi7wer+5+aMAaS6ub4
SNgYg5A5pEr4iR+4FyLxOX+GiI2FnJxJ1UhY/kAB49w9aCCySjeSfGSFFBIZEraysEzbZF0xXvjp
RrOwVQVfIXppZFLnqkFm5QUJEWENnNYXmNX35JLzEVE9lbj0kDNES+GZyWpUVxBjy9OIJkqhUhJu
mF36U/i5TA3zFLy7AxcLy1UEXGoG3eb3cQHug+L4dmDlM8qWJu8srGS0jUl8nveICrcxlaQwe1Hu
GcyAYXJ14vka9HMzpOwZ9ZeUKjl/EePkSpydGtNOV/8YXj5+wDmKGo/tk8V1lfjq0xjwrWBE5FN0
K43Ygp5tpDZxZZQt042z0ymRbFSaX39uVR/NWkjpRug9c3bdVps32cZVW1em30FA76u6pWVOzJZP
deEqS2gz4cbiCLC5f2j7Ytl1ZZMgmeBYN/nKl/+1FK1RuTxzRS+dcC9p5OAYO++K38bWPTSHjG/i
H0KsDn6cFW3aItT+ge8t+NsFhl1N3BX5Q6ZEal5M9YsvADaUbv3P3lgJnh2eEi6A738QKQARHKXA
/MtcVg/nm8TSqDBgEcsw1PI/ZEuphcCkpxH7uP2PjuldfhHl7dOWlY3uXmyabCCZklZHqAnzKdeL
xHNkrS8UH+cBXK6kQZvz6prDN+qsxT+Uw2yDpqtfURfohCaaIU9Ko7micHV4n/o3KWSS03HPaX1k
cwbdIL0Mn55mMoTTl4Is2ss3zzNUfZCVPaqu+/7clFfG4GW4wxGYCw3ph5YGrN8mrITsYZD0zKrb
k8Ufua6t1viqdZA8OOlJXfV2ee7DZu/JmssMIn3As83iec6izNZKfTgGWyqeclAn5ZUHS8PO7bDu
sWuilHLTd2CJ8N0Ta6nx4qvqO/JXWl0Dq0au6Gn1zVCnjiOJy2nHSSAeQyU7ug9nzzjYvezB575E
EYrGazf2bprQ6dqUkDdrzo88hupcLXxW9oFkU04moAXf+voFnbRIAtzYzK7DA9IcEATt/W2MkGzA
RM4QbRYh7oVTkWVyPc0ZX2a/DbPNijs9I94CK4LLlwwcn2lZODEavoIK4//JW8JJkzSSGvvO89O3
WnhvQNIyOOZUBNvBgSdtyyPg5m22QzaFMJFSa5snyIVasr3Xmh6ftUVBJ3JtAR7OJXgxQm+nGrpa
r45CXmF1MuPqsdtMd4Ss7VZugCsana9WwLBZkJaRwE1YyviUNCT05m6VQdlWXxW2eecKEhLyo8Sa
ueLfbvDcNfbo2KOS1/AE8D90DP83pt3xfjE40UyszExiVV8sXIHe9A6qhEmJAqIy0WP6KPZQYzaH
V60xOTtmljYefIeu2igDPTzJ8Ys9nt7/WUnWH5EBNO0ye940Rngbw7sJL8S7nDWO6HI0xpvN33Vv
+PTE6aL4N7GvO0g9aoO+LGgC2sVn8vCnHcoRbo9nan8q1q2nvBoPDkOJK7pdmPpPKQZhiKdFY6nf
bEk0gzaKyShCKwX+bkLidSs49Cfxo3vL+HoBVFyljh1D5YlLHJ8oIdCIBqdKQ3COnKgxwHykXF9F
Hqyzmtf9/ON5iBceshux9AcjZQodA47zvGElTuD7dVt14kMd8dOOIFxpsQ0CooTFKrtfuGrzEl5N
eGq2DwTOo06SuPibY7s1i+f8bsIQ1/jOZb7eCN+HuSwkBSGz0cE9/PSa4nWTtLKcZcXM2yxEjuUP
lbjIzHW2TF8LQ09vL+Pu3eqmiMinn/iGncithEndrFMKPgOTNY4M4Kmwo2ILfhFP+4LQqirHdnJL
qgAaCoD1oS8gw0pakJ2zDCqZnrzk2yZOwZpAFIDn5ge0uuS3BDeuan3o0+grMYcqVTVa/lBLE8+0
i2XwksIZKJSiqe+LxpLE30tRHef1VfiD0wtuODBHAZTnAW0hpvzz4lrMJw7GJQ5ENCKYC6Cn9VSJ
sgNeXlGolJzSaFsCrr/BpN2bx2VW8kAnQzuTIWbNwgJwo1nuf+TAO7wlRDj4BXSWXBARkq46NKLx
omGC6Evpg7EoUUiiN/XLGZY79O7RiD7AKDYZ+BN8QspTeUqsOVL3wpdFnCHgfqicVZ0C4yYCwrt0
LX5tgaF8Rp/fgkd4y1RkA++spnQ/nab9O8E2mtu8AXOnJPIbrDie0bURITmHlCCQ/sjrDccKUnkN
kRj/YNztblwKfNHf+9717m34XK3oI/v4zDHcGKfx1T7/HyckdMDg/BTz8DOpJMnTYEPxyLNiAZHF
r8MkK6MZIhuiHXRjKL1/YJzqZXWJSPRU1nZcl3zAU8FliIPi10CKsq4617ette8Jw/A7LURSK2d7
pZaOCmIm5jL6smuIflvhIr5kCy76Z3o+dMTjMYf8f7CzwDAjOExIdW/s6/hQeGvodW/sCybr65Dx
4hFIRBpnNgTcQmpE0lINt/kI2hm3Yyf5Xf7EzKFiW5Pt1jojGZrgBsubPTvXYUuHRx8UOQmruKm0
FMLj8dOo+SbjuNxAo8G1DjWWbDPdv62hO+ynToWw3eGRQO7syX2TSfHcvwTmhxwfoYte5sJ9ih2w
kteU6aa9+VgN6+kNvA6olx81c8cHsTrtxEES7dyf6/gj4vJ6BsoPUtBqh3oguHM0qktnyiakJgqi
17q66K5TU31RJ6Z258844BjMlSQkVA9uINYMRGZjXYQ8alxho0NKM0V+zmG+vfncu3y1D6P7+dMg
+O9+BnydXxgdAkKm4fw4Ehe2QTwYr5r7HQ/6+Zm0/1feX8YymWyA/tP54KIenS42daTyVlGrph8X
/c6T9Ak1HedHmnJVz7kbUWoxY+H9OyhLxpP5bve11hs+F39OSq/pFTkW5RxSESRi/xarSjkwkIRQ
ZQoMdCxPczqjxyvJqKe3GT2TKT5rTWMbYw2CoZgYhPe+i4ZQXphfuDJ9PUOHlOMZyzd8iDf0G0hq
bKay6Lx3F9IZbRgNg2AVGCzwBvbd34EvVxQove00o9AA2NWR/0JqCdrToBgXTRGftejh1NZOeKYJ
YcJ4RMqbmWYf2F9J0Dq0sJoTfb1KDuvMV4Wy9YEgmQDA7XBq3pnjn7G6z8TLhAd2sOh1Fcj8EB8s
yG9Y1jyPQTEYSU5LZfTqseS8bsVWlpapp289RFTkKV5zIVCxR2QycQBP0Z1UElF1s1Hq8f5M5oyx
QA11KPGqtB/Sh/S3vn0dWG8CssfobDJTBOyPBvUa5qDspUXZtQCb1FXK3da0rGtDduBZBz74ib43
P0Lf1SD1ZGVN8SjS67jeOHe3Mrxv57TDFqG+oVBZTRW+sc3EGtp3x6NJBMxKRNG/Q6M87t9k6Fl9
O3mj2OmPHOeAhDq/Ne24r2q9u0Y3IKZ7alv9ZUSg9K6de+aGjAI28acdqSExTNtysoXA5EyRnstr
dUr4bEC+Y4vbWGoUeCLZn67qXG7ae4HFA5tV03jlkfsPi/N26i053qyhZsB/vFRo+3uaDySFjAKG
5alNLU9mrkGfu7qnYC7iW0/g+T9HF2njIP/n6IaxIYgtfpIBmMDbcrjRKdDMLo3SybTs/Jql5Cq4
Zb3R/Y7x6d/7acORT573OBzMH6tRoUo8WIIyt/x0FKVJuaZDsFhXs19goHPXXmZOIZeTylZ+Je9o
rfZ8heK1Y9tO8EckGU+8L6QjGK8+kAlWzOSHX1k628ZSyw5jcrwQkbqYHOH9mutvLxjjeEywMEf+
c9tcoJp8GfO2/v5JXj/aClRN6a19CEjwGfc13Q/FdLxP92199JR2dz7nVT62SUUrJxAC5RqDuQNb
aX7ZWyEPCGy72PukpwkU+59e4447PxQgMGuqm+y/jkvmpODtfDPc+8/4x/YyBL4URNdgUM9oOnMp
nz/9mKTRiGqpkMX8OgTRpwb0/CzVtVJUfYKnGlM0EVH9HzrJsYN4El72ViqQQCkx8Ej9AMaDkWhr
ua77kYM+NV3JTgeWtIFXsAGgsyrxduFbu91rxokNZ9A+aMhNkTi/Kd7qWNyLHWBxl2VBYaMIUfpK
AahR2p/xUAzGOpMrAQW3fHDN4r4+lU1cSMAhnFN5DvZtcFimWWiP8CTk2m/4Stt6EwJSao5Wvebh
Gq06pKBazY5E+sn5WX8Qnww5E3ALZi4XK2bJ2cV1AKCNv2v1ZsGH8nHW9AYCVKjkWSk/03w6SdW8
r7f04EGDj+LBbDvmkCBpGeil38t3+MokH0FOp0Z9FtvWa/M+x7Z8Lbzh+SFCG2KYm8d4Fl4IaZtp
o/1nI+ewnTVtxL5D5S5lu3t+gBdU79IDIBSSgv5n79uzsiGQj8XeRS2kUTJMFdJV9zAPRxOBUCP2
IeF5hfInIF4+4LjUhexIHpYiENZMumkDD35ZhXruoSC9ptjyhChOuSHjn2Dk4tDIHhQ5xeE1KQQZ
VV/YNVCNnlaB0ClkAhEuP46fQtL2WdAavd5imGt03IeMSiANKrXUSIaiIMeZluXAuBPXedvBjojF
2jOKoeZ8i5+/eylkFvK+yRixcQ60Rs0yIo5KlOEKZpjNgrtKi4NNABCJFoR4NbeO9117Z+cuz1DT
GUuoLUlBiXKMyCgsBhH/Ik29Eyz/nhznN04s8xYIRtN1mxVIHAnWQG5ndK5VxGsAxoRWXl898oh0
wnHxRWftRDmkZQuuSTba/GS1HTO5+DGFmHadoe11VRoKQ3WdbMtXKfaDMxEhouH0cCW4dhDbZrwC
A08WVUMNsKfJxi7Rcv7R/plxk+Pcrws3X/kD779KGcEWqtxIS97tkxR9tcdiZKcR3eN6HqJB009F
x7eLPgYaZLOWNoK69B6auNj69AFDfJzc5UqvxHJJtH5hnf+kP3RqUoWYlAoUE3gSXRLjgiRGfHJZ
+Tt0JGOWcfJ2Yn9mQtf0rypWCtcuZueV26JXbhvichZ4CBfYuUtH/6H6FHWJViEu5x4l3/jPtnbS
MVQI2M5bbUfcy3+VH7+VCM4SY2NtAouvvcUfu+0T4jFqzdKlJOpWRFP9MsIloL2FLFInTeTuo9t6
ByXb0C7nDjCQYuPfFAkxwUeJngGQn7G48AxVFBqbTmSQNVrREw5FfnVtVGZkctHyJQJBS7XVQWxY
XI9Fg9BDHDYRwVfyztVojgDNVJzwZNminmnDfoChrD+idJYqgf0DBtS8HCMG6ATOd9P1RYdh6XSN
fhSN+vGSPlG4rN/BPf3ux0942xcbrlZrT9hXplhddYjSAtuMjwsnI2riTk/08Z43kapVehb5l8sJ
mpIEFoo+GNK+vm/zE9zaIUBAv3LZeUGbDoytG4YxnuslhAV+PaJXF9aD3B7qb7yM+0GBs/ptzXcB
YgCKHOPg/yHZODqqbtX+TA/sE4lc4PE6NHbvnQFxTm/+Y8NQP7hl/P3ot+g7BYmcY50b0rOeax9p
pkawurOX7iQRpIM3p9rIfezH5J+IwD8gOcBtLOMBOGyKG4EY94DaRXh1GnFpkaHiivX3ymVVSPh3
IXFkT/boKX3acncZRDRR1FEBkMNTMUbobq0MmHGpYgwjS7NZ6IiSQisZnCTxpX9yCOO4cHCs6DL4
2GkyObHJzO8Gir3SruvcdtKALhIF1Bz/Q94p81PrZbNAbxhF9gWJQTMu7zU9liV+YqThbIw+9MTf
8yLzQjJHZwxWpuHgy57uXmE2rbL7o7vFIV86TGoWFA3lvp8NlZdKlxBQLbvwcsUGK9JgynZh041l
Cj6Q7PzjgRSEFBkcb68dcxMPBsy8hIIiVJPDvd1fyGXQZa68v1UDfDRyy7uBkKQlS7qnRumKMnON
m6ymIAtFvXaaO+ahIbGaDIiTJlcfMATs2YfpbCfvBYH6+3cse3oQFI86WxK7mUyYJhCA/XEBbiHR
RDX8XsZIaI7ZhanWY+p36jP8ajAOKUu+udyXiEJyKaxXE3GLY+hdEksSj8R2inMQPVGaS09O/ozG
tALICUM/+L7ZtuYfkueUNjTfXuEJfQzRPs3oFO69PxOIiNiczI8D1OYZXCgl6goLZBwplG0bv1Ta
o1X6rQIudEDla/vxKWmAZhFXwhHGtrQJ3Po4k/QzileTE6WFPiC3hbqUd7XraU3oPJSvkPJ7quWb
Nl+G1HU19eA5NZKKrt5SzheHGUjW1W6tGa11NMubZn6odonCZeLoiUugXnpBEc1dH9be/5T+CECE
pP/ZiO0Htn0bf+nEX48X1a7ZJVvwA+pWU4ql5uF/2yv6ZbjwSQFsV/2AJEFek55Ht6dTwOfCtig/
KnVrfpA9l7tBpqQOLeme1g50rbzaVcw5ZmPqvHCEnrvevkt/KXq0UyOalcYLGxurNYt3a2eB/whR
bsnWaUJjXsJKUAnQv3hhAdGEmh1t5ofJXVQH+Oss0/2nalv4k4bl7K2yX+VQGeLs1EGygSYq/4J8
S2q6Tox+hH2lPmuGHWSntXHSECMw7HwvfL26ECDzvZSPTIVgYpa4CGtfG3CDIR0m9xf5K6/q/7jZ
ZPEAglWW55B7YKthZu1MLa3YUMIdyq+pVhPUrh3vcm/Qq95g0oMNTGhfuxI44NDNs/WCaz5T6Mxp
LpmT7QYPlINmTRIbmWd8la79hTfKkn4QrN44mxDLlRX3k/2z1SKkw/1CbahaSiZk2pCYh5X8u7sV
aaMcTM0VpCi07MXJJmfMVce1OgKKEvr09WpQDZuulHO5XZha8suNsLLiik90us0wOZ/kmS6KSSb+
GY3sxkF10Zr7BT9+X69SQTb+TAEZKg8v5gA9XuF1goCe6LQdwH9zKWPELS+8HJ9eGxB9ttczmoUF
ZibFo3SvZm0tYoApg5QR57z5ObkXkfzdu+GgNrDgYfxbEaK7DzlMGlbz/s7Z87gx1R5fFbZLe+6I
U4UivvzG8bWz9+aJ2klQc8vOXQ2IzHvgE4K9hKKn1gH76sCO1qkGWxYjKiD+q0/Bxi9frU1He149
f0avAGEfed2zF4Dk+5hgIGpY2UIR7P1bMdi5VazyHkWpArZ5z9Zh1S6Ht41zdd0JmhovHxXg4vo2
OJlfTVYHTJhrXYTvMcDeR/9vzRLPyp3NqeX3R04mGk2UoSE91HQJgUUQg4kpShZK30YdlijdrHSD
47g9DVufcpsUyaihZl/ft9Uc1u3y+fdMq3PpZh4NhU67+5GX66EzACT0OFgjbX4GyVBJj9tQfX21
bdZ09pgU6KkgYSVsMB650k2nhxDkpEfxB1674ICTChhDKuy/K8RZlVfV37ByH4Mx8SFkExrAWP6x
eVXuIMxrLOSkqM6sNY6oMjZUFHl25jmhog+H6OAVb9RG88K9XWm2oFIVRrmCkuB19uHS0HcVNDY+
f4g5zFEPp5/1g8dDM8EfmhQErYRhfXqaJbO6WN3bkai8PMvl2NxDZ+q4kn1T84KGvwQVjeuNGAjq
zuKpO2R+jWdXPHGNZFdQ8M6YYAEgeSauHgfksmqx3H1A0rt4XIudFbr+VEI/92+g3v9lze01o90c
QzC42GJo7eG3Rk1XwcaQ6d1Nv5Z1BJz3O9Gt6SSGoX5lSCxa0ovc3hhrz5oPdU0nl6GqIObD+0Hp
qKoqQBXl+whGwmY1ulxnllDIejOktevz+eD8YGhIl+qw27285Rj7ivltu4sY2bun6U8Nt7ouKaTN
RIiAG/MYdb4eKziH5YFMXNxzYuh+8BnvBWO255/oDSYvsN2i5Bp63xCAjPr+Bw2qXybA8VzXMEv5
aj0XmW2KbZ/oBTXQR19j01l724hlbqQvXjrA6hiaAUXL7f8czQ6c2HzTErJ/8MEmA4773JAyotOn
4kAOBmufU3wMqCg3rSw5iT5oR9g6sIolwzVH7aWls8dekd+h8n5wfQF0soWij70TrgYR9pDh2tuh
HMiHOcaK8LVp41IkiGDCrbs7xpRPINCCWpZ9UsYwsKvCu4r0vtE10Rp3pQ3A3IxGEEIy3iMsTN4x
+7Jo3L3x2PXFYzy9G/dU5rmppkRQSDBpsOPuhxd4V7dkRR7la68dP3USmnxd+KWRdHLM4s3j61qF
0KP/4C9Q8lbxuPNrLDlSAfuczaU5T7UbK4ETcq/yuGwVT+/OaI7zrTgibKRsO7SaiNLkgbBf+JhC
kci+SKdRPWHh+BPKRCmcUxuE60KDNnoXCEDdtOug8DcOAXg0yi+xh8na+EB+zXhUr58Jvup2BYop
x5EFYZSO0Ig4ZxfkiS9oc02eCPVoriy/2jAtA3lGeN+046YbwdIofWh1KoEa1ICIQ4rrelEQccsG
9VkYl3m3JUq62sIePrWIf8+jpagInc8RO8lhY9l6EnSKjUr3v++Q6tFqqa04Rr3529VQW3/DLyuK
CZLKrc+xzmuxVqWWsyTXzzhM4KyNMtNFULzQwK9xwky+Ci2ovfiTiJB9EXjDxxIlHkMNAAAu64Kj
rbk+kfHPVaOpA07sYBt4YWOB4NRHI5wWWGH8HQU4ZeJ8vgXYvAE02GhmwYIZ+vZA9jHjaQ5YJV/G
I1emUo3rWi5c+y7D/udew9cf9x44Fv2yPFQpQ6J+gSOllLMoawsu6VY27k+CvlSrjA1akyz5y9Wi
8OrJS1tXHNs+EvL6OvatCuz9bdlYIt5XbT8HkBqd6rxVDoy0YwL9WllAAOG8EKQKFUYKXzMCKgTO
vRzwMNHCMVH8cUreL3yRHuOFirQ1O1Rhzo5qsJcTznoC3nIBXikXTwYJKRVxXbH3I1hhuCMIsMUY
y2yPHKsHXrq57yqFVQjjE0brxIahUJRp7cEKufqHgMEfmyNdqxUj62YjIFYVKM+AX6UUCCMXc4qv
+Apmxn2R38HpGg7COw4S7auQhavV+NlIZW8VqVXqLPQUZK9N0S/4sGOkCVDlC8KEZYZBbdba7osD
N657uvyCGjvsAwlM+Q8Khp4taAPnUtEXrjRxF5gBn3TLcyNvvN44EZ4l+iSdrv4waJL/CxU6qJAf
KKpsc4DVZGzvF4JPcdnlAi5/bStBzo/+siwWWvX5nyZA0FH7Pgcp5+2HI0j3G3zfaonar/80NeEv
609kQmzTMIxttTKakucijVduJUV7tkTxh8NNU+00NYBSxpDubvlX2r2xG0RC/rKaIwvtsLXjF9Pl
PwINIAAFruGeJ2jVWDFjHF09VHALJMaCzkLP/G05/FU9VzfIGyF+mWjehQqgmkTCa6R0PjnZeeg7
N1i3OFQHI1cHUBo+ByqCNTTsQu3wx1Ya46C4AxP5rw2OvLwSYf5up09RVXtr5sxIloGMr2AXas5H
qQUuBYK3grfJVPyiYEvihHqXFkCc5B8uLaW02G5/KgDUlSkypHPJz3ICC9c9QPeYznAqd+yJJwr/
5Y8h4aj8c6woNmqfCvycR2enlbf86JdGLm3wnFCNEztVnMJqKehs/18nKjLWC/4d/Lwb+XJgAfqI
q1RiaKP9x+POdG8Q0TkulTi8GWX/SxEUrRKBsrYEW826xLxzbvGkBcT5eDv8Avz8o7XgQqC4hMH4
LESxeqNFHrxd+jUKo60VE12LZ+WktEr/wFYoK/L1+GpN+PleRF18d8/0X7dQBMK3VD/fp+0l7mXy
5hE0TwWTHr+tIh5FvhRYYgKuq4mBIw7ZBT08QqfcuQIpXEtwIjMcqqMPrWuggLTltO2XEur1W4nz
PnT0Y0fTCFQYdydYdNZV+s/kU41p1fbLhpweqdaT3JjUgq9jqvE6Cptkl8zMR2IT0/Vveptz4GBZ
l6Bh6vp470Dw1runNMcSRHq7XHpE9eHB44q34jCM505Xo82hJOaeRLQ/S2sApFoJ9lWeubD3Kex9
3nh9ouxTcfOVUjUOJENSOF8pRjflmW+CzA8guFJ9gxxIf/eJnYQattPS5Ku0OSl4No/GumUFP/yk
I6vY86hwPtlq7OBpcBY6VvbFTHFDaML08g3BMOra/EM7Tp/mPMh1PE/DhiRkjETD+nUdOQFSLWdu
U88mQ7x7lUfInl6h1Q0KP2/afJpzrqmgV2iwhNYpQI5v80hHtdD3WjavCmBvCLG3LEQueado6Etn
jC2/2IlPDeDiGA/GNqbT8u2AvbmUwVtTYyVm0YhBAk7Bdoke8hMVT5g19nM+CjsE9FE1hXD+GguL
kcI7P5JRvihqb6EmhPcaWuC9/spHseun6JOAtEqKxq6GTEMxgQtXZBUUywCFIFyZr2bGNmv3WGAq
EXXfgZ3HSOt2Ff7qB8NLwqyHxYsPxHDpw9zzLSCnmPHEXeb0CFioKBZyqIZG6n9KZ9liCTL3xgHC
R285zPTKSDBIX0GpG7jDplX53jRxMUF30tOgtcQz3UhGP0cN/i3c/xBn7cYgQmIgivKthcL9xRLV
8wPQ9akCvDBybY9OI5tJOtveuMDnieMyQeFNCUS7ZkZ28qBEvhPGtpK6r1KrW6xJ6phcoh0e88Hc
F8qEN9/R1flV8ZeCZP3zonK60yD35kmAzHRl4Qnujk3+9j018M2hL36WljiaJeuxciOjJTXzJ/eQ
zKBkT1WHeVliN6FvHRlH06JmgkydykIYPiIAkqRM+YiNpx+TmgfJ7D8toZvMZG/2ekqieMUbQ4a/
1N54UQ+YP3Up6YNeSK2LzEjXDePS4k8cdS2Aty8ED/3CS3odFyUhRF4t/v+D5iLsWBLIEfIHcaJ3
vTlbjPkFdzKJHfZLTRZflFY3MWTEhI9F1vV4qBZuxgzD4kTeZ80UPhOJn0dpwxwb3PeyLV4YmWMY
a3q3WAUYlT4EJXJhaQ8henRaK9FS02MAZ2BhieRO4z3Y3vNBtP3vLtfnTDSZ44ewGTYxbe79LC/D
N/E5+tOd+NMp5ANZT9Zd4BMqS2NFjkhp9Q1j8y482KZJgliNKU7WySXAtpIfgUeERZjPepnogYuf
n3OHBg8jvsFWmnMXuARJRWio3qXnS/Jl2g4u4Zd0gSmth754dCwmUo6rsEZsvHUaJnoYUEa6KR8c
CJc8QME7xWIsjojGBqPh2LFANoaxcV2EWdfvt6yZYqiZthapx0yPj/3qOTmob4TT4ICbVQrXMM+Q
Cmno0QPPBkmRhbgOnAhaR8RCKA+CKtYAGAwetRV4k4D0p8VlirU/kliwCuMLQQwx7UuKhLzS4lPY
8Z4xDu8v44ixGCIhd0m9R49zk7qxaTQVuUsRYT4BKV99Jxhn+RNggRJI5dRG5DvU7Zar2Cwj3Fjg
87LoEMIS/WiV2jdS+kIu9tr8NiGAXQk93JW17B2DZe1LwEibNYtgPmADXsC5oAvBJdDSDeUD0Ir/
EH17mhACsXCeY7eLi2kbe4BqhLveGNTyBmUyIzEZk2uVoDMjjTt78RHOakH4JQ9l9oijNsX8e15z
rh/dyJovA96LWY8i7H47YnVkEvu/XxhNrioCLVIX9dTWCuAGIVoRSCWj6/h+3PDAoveH43d/55q6
szuT8pIzuZ1l5EJDzOHNsB+3C2pbYUDbP6N3IaP2uyFGBYMSvSNBSCfE1/CxQlOnRGeh/D0zwv5f
Y0JiRwS/y4KrYuazJpcQ4UpHwLZtQ735eD9V26g928S1xrg31wbaCfjXLK/KHFOjdZXb4JIhC+vV
Pty46isTnHfNGAK4uQCun4mE7e+28n5NDXjverzQEaTzp5NQQoI15t7REUgNUsvI4pwZFcx9M4nH
zKt4EIT5FM3i7WyDSbSR4AKTY7sSZS9JSCi554YK5Ti6dvPc+Bd65bjKLwIPgu/m8OxZoHrIAKVC
E0CEXtzZ8RnJWyGPJ/AG55pEvBbooIMVxRd6vo4tTEYJdDyDAhOFrJTiExtiOXFBsojiYYDAOL+o
+PwaVc0CM5d55EZ7J5DSpgjmDxtjF6ZNVSkr5ONJriaPLFqNq91sScOVdgHjby4KeL8m8r1L56Qn
IIN1lu7FO1tl3noQF3KGLWjOFM4LNkoOnjrqcJqzzOLy2pn88tHtAv2YecipQJ02lPvhwAtY7hYR
nvh+QGwOWdBo93O3PpJ4feEYOWpyRkYzpQ2nO083SVkoRB0pvIdOLBApOUDpan2apWRlCyg/Hjck
toN6v8f6AYNjCFqnZTIiLbMvgw3+7mlRt+smyzle8a8qttpLKgPnQCM7Xty8Gw+ryDro4wFZB23s
Yb3Ole9Wu+ZLwpUP4m1J+Fre3hKlNhRZQ55Z2bnB1zFaUj3hSMPue2Vd6nep7tg0RRWmS+4oR3Ip
2vdqKZ+IV4aT8zMvPOkWL2tUYt2KBsfO2hzDVilgI0Wgkq1czCIWT94yXKNixZzSJCXkFXm6C4Ew
0ykEEgCf2PFduW99nF7V8MrKLXpPFOzPzvdqVy5uN4pUAedwskYgkX1Ot/vwx9Jgpe0fuSBbfj66
tLCsEeGeNLZm2VdksCfQX2X+qnSvPBAwO0QRpRiBIDFGI3+gBr8Odv+KcqHedBGwgHPqwhdYTYYq
KoWwKXgX4bfKKn21AXGnA8+qPFVtSxvIkVNg98TGT/+O1a0jwZRyc8Q+YMGU4URg785OrOJGj34D
lwPpjIteG2zT4fWxpXQIkIhDhXuTdq/aOI8NeqgcPILoCeLSx5+mJCOKcmETGTxPYJpBcVp6vChz
qxz9yaCy9hWKirJ20HZV9LfW8m9cEmLQYV1z
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_CLOCK_MODULE is
  port (
    CLK : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    mmcm_not_locked_out2 : out STD_LOGIC;
    tx_out_clk : in STD_LOGIC;
    bufg_gt_clr_delayed : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_CLOCK_MODULE;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_CLOCK_MODULE is
begin
ultrascale_tx_userclk_1: entity work.zynq_bd_C2C1_PHY_0_ultrascale_tx_userclk
     port map (
      bufg_gt_clr_delayed => bufg_gt_clr_delayed,
      \gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0\ => CLK,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mmcm_not_locked_out => mmcm_not_locked_out,
      mmcm_not_locked_out2 => mmcm_not_locked_out2,
      sync_clk_out => sync_clk_out,
      tx_out_clk => tx_out_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_GLOBAL_LOGIC is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gen_na_idles_i : out STD_LOGIC;
    gen_ch_bond_i : out STD_LOGIC;
    CHANNEL_UP_RX_IF_reg : out STD_LOGIC;
    channel_up_tx_if : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    gen_cc_flop_0_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    CHANNEL_UP_RX_IF_reg_0 : out STD_LOGIC;
    R0 : out STD_LOGIC;
    CHANNEL_UP_RX_IF_reg_1 : out STD_LOGIC;
    reset_lanes_c : in STD_LOGIC;
    CLK : in STD_LOGIC;
    wait_for_lane_up_r_reg : in STD_LOGIC;
    remote_ready_i : in STD_LOGIC;
    RX_IDLE : in STD_LOGIC;
    CHANNEL_UP_RX_IF_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    TXDATAVALID_IN : in STD_LOGIC;
    hard_err_i : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_pe_data_v_i : in STD_LOGIC;
    rx_pe_data_v_i : in STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_GLOBAL_LOGIC;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_GLOBAL_LOGIC is
  signal \^channel_up_tx_if\ : STD_LOGIC;
  signal \^gen_ch_bond_i\ : STD_LOGIC;
begin
  channel_up_tx_if <= \^channel_up_tx_if\;
  gen_ch_bond_i <= \^gen_ch_bond_i\;
channel_bond_gen_i: entity work.zynq_bd_C2C1_PHY_0_CHANNEL_BOND_GEN
     port map (
      CLK => CLK,
      TXDATAVALID_IN => TXDATAVALID_IN,
      \free_count_r_reg[4]_0\(0) => CHANNEL_UP_RX_IF_reg_2(0),
      gen_ch_bond_i => \^gen_ch_bond_i\,
      gen_ch_bond_int_reg_0 => \^channel_up_tx_if\
    );
channel_err_detect_i: entity work.zynq_bd_C2C1_PHY_0_CHANNEL_ERR_DETECT
     port map (
      CLK => CLK,
      hard_err => hard_err,
      hard_err_i => hard_err_i
    );
channel_init_sm_i: entity work.zynq_bd_C2C1_PHY_0_CHANNEL_INIT_SM
     port map (
      CHANNEL_UP_RX_IF_reg_0 => CHANNEL_UP_RX_IF_reg,
      CHANNEL_UP_RX_IF_reg_1 => CHANNEL_UP_RX_IF_reg_0,
      CHANNEL_UP_RX_IF_reg_2 => CHANNEL_UP_RX_IF_reg_1,
      CHANNEL_UP_RX_IF_reg_3(0) => CHANNEL_UP_RX_IF_reg_2(0),
      CHANNEL_UP_TX_IF_reg_0 => \^channel_up_tx_if\,
      CLK => CLK,
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      R0 => R0,
      RX_IDLE => RX_IDLE,
      SR(0) => SR(0),
      gen_cc_flop_0_i(1 downto 0) => gen_cc_flop_0_i(1 downto 0),
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => \^gen_ch_bond_i\,
      remote_ready_i => remote_ready_i,
      reset_lanes_c => reset_lanes_c,
      rst_pma_init_usrclk => rst_pma_init_usrclk,
      rx_pe_data_v_i => rx_pe_data_v_i,
      tx_pe_data_v_i => tx_pe_data_v_i,
      wait_for_lane_up_r_reg_0(0) => gen_na_idles_i,
      wait_for_lane_up_r_reg_1 => wait_for_lane_up_r_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_LANE_INIT_SM is
  port (
    lane_up_flop_i_0 : out STD_LOGIC;
    rst_r_reg_0 : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    rx_polarity_r_reg_0 : out STD_LOGIC;
    check_polarity_r_reg_0 : out STD_LOGIC;
    reset_lanes_c : out STD_LOGIC;
    in0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_count_r0 : in STD_LOGIC;
    ready_r_reg0 : in STD_LOGIC;
    rx_lossofsync_i : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_LANE_INIT_SM;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_LANE_INIT_SM is
  signal align_r : STD_LOGIC;
  signal align_r_i_2_n_0 : STD_LOGIC;
  signal begin_r : STD_LOGIC;
  signal check_polarity_r_i_1_n_0 : STD_LOGIC;
  signal \^check_polarity_r_reg_0\ : STD_LOGIC;
  signal count_8d_done_r : STD_LOGIC;
  signal \counter1_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \counter1_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \^lane_up_flop_i_0\ : STD_LOGIC;
  signal next_align_c : STD_LOGIC;
  signal next_begin_c : STD_LOGIC;
  signal \next_begin_c_inferred__1/i__n_0\ : STD_LOGIC;
  signal next_polarity_c : STD_LOGIC;
  signal next_ready_c : STD_LOGIC;
  signal next_rst_c : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal polarity_r : STD_LOGIC;
  signal prev_rx_polarity_r : STD_LOGIC;
  signal prev_rx_polarity_r_i_1_n_0 : STD_LOGIC;
  signal ready_r : STD_LOGIC;
  signal ready_r_i_4_n_0 : STD_LOGIC;
  signal reset_count_r : STD_LOGIC;
  signal rst_r_i_2_n_0 : STD_LOGIC;
  signal \^rst_r_reg_0\ : STD_LOGIC;
  signal rx_polarity_dlyd_i : STD_LOGIC;
  signal \^rx_polarity_r_reg_0\ : STD_LOGIC;
  signal u_cdc_rxlossofsync_in_n_2 : STD_LOGIC;
  signal NLW_SRLC32E_inst_0_Q31_UNCONNECTED : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_0 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_0 : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/aurora_lane_0_i/lane_init_sm_i/SRLC32E_inst_0 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of align_r_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \counter1_r[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \counter1_r[1]_i_1\ : label is "soft_lutpair2";
  attribute BOX_TYPE of lane_up_flop_i : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of lane_up_flop_i : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of lane_up_flop_i : label is "VCC:CE";
  attribute SOFT_HLUTNM of \next_begin_c_inferred__1/i_\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of rst_r_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of rst_r_i_2 : label is "soft_lutpair0";
begin
  check_polarity_r_reg_0 <= \^check_polarity_r_reg_0\;
  lane_up_flop_i_0 <= \^lane_up_flop_i_0\;
  rst_r_reg_0 <= \^rst_r_reg_0\;
  rx_polarity_r_reg_0 <= \^rx_polarity_r_reg_0\;
ENABLE_ERR_DETECT_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => ready_r,
      Q => enable_err_detect_i,
      R => '0'
    );
SRLC32E_inst_0: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => CLK,
      D => polarity_r,
      Q => rx_polarity_dlyd_i,
      Q31 => NLW_SRLC32E_inst_0_Q31_UNCONNECTED
    );
align_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0000000A0A"
    )
        port map (
      I0 => align_r_i_2_n_0,
      I1 => ready_r_i_4_n_0,
      I2 => ready_r,
      I3 => rx_lossofsync_i,
      I4 => polarity_r,
      I5 => align_r,
      O => next_align_c
    );
align_r_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => begin_r,
      I1 => \^rst_r_reg_0\,
      I2 => count_8d_done_r,
      I3 => reset_lanes_i,
      O => align_r_i_2_n_0
    );
align_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => next_align_c,
      Q => align_r,
      R => ready_r_reg0
    );
begin_r_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => next_begin_c,
      Q => begin_r,
      S => ready_r_reg0
    );
check_polarity_r_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => polarity_r,
      I1 => rx_polarity_dlyd_i,
      I2 => \^check_polarity_r_reg_0\,
      O => check_polarity_r_i_1_n_0
    );
check_polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => check_polarity_r_i_1_n_0,
      Q => \^check_polarity_r_reg_0\,
      R => SR(0)
    );
\counter1_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[1]\,
      I1 => \counter1_r_reg_n_0_[3]\,
      I2 => \counter1_r_reg_n_0_[2]\,
      I3 => count_8d_done_r,
      O => p_0_in(3)
    );
\counter1_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[2]\,
      I1 => \counter1_r_reg_n_0_[3]\,
      I2 => \counter1_r_reg_n_0_[1]\,
      O => p_0_in(2)
    );
\counter1_r[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      I1 => \counter1_r_reg_n_0_[2]\,
      O => p_0_in(1)
    );
\counter1_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter1_r_reg_n_0_[3]\,
      O => p_0_in(0)
    );
\counter1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(3),
      Q => count_8d_done_r,
      R => reset_count_r
    );
\counter1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(2),
      Q => \counter1_r_reg_n_0_[1]\,
      R => reset_count_r
    );
\counter1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(1),
      Q => \counter1_r_reg_n_0_[2]\,
      R => reset_count_r
    );
\counter1_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => p_0_in(0),
      Q => \counter1_r_reg_n_0_[3]\,
      S => reset_count_r
    );
lane_up_flop_i: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => ready_r,
      Q => \^lane_up_flop_i_0\,
      R => SR(0)
    );
\next_begin_c_inferred__1/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => ready_r,
      I1 => polarity_r,
      I2 => align_r,
      I3 => \^rst_r_reg_0\,
      I4 => begin_r,
      O => \next_begin_c_inferred__1/i__n_0\
    );
polarity_r_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000C04040000"
    )
        port map (
      I0 => rx_polarity_dlyd_i,
      I1 => ready_r_i_4_n_0,
      I2 => ready_r,
      I3 => rx_lossofsync_i,
      I4 => polarity_r,
      I5 => align_r,
      O => next_polarity_c
    );
polarity_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => next_polarity_c,
      Q => polarity_r,
      R => ready_r_reg0
    );
prev_rx_polarity_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^rx_polarity_r_reg_0\,
      I1 => polarity_r,
      I2 => \^rst_r_reg_0\,
      I3 => rx_polarity_dlyd_i,
      I4 => prev_rx_polarity_r,
      O => prev_rx_polarity_r_i_1_n_0
    );
prev_rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => prev_rx_polarity_r_i_1_n_0,
      Q => prev_rx_polarity_r,
      R => SR(0)
    );
ready_r_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^rst_r_reg_0\,
      I1 => reset_lanes_i,
      I2 => begin_r,
      O => ready_r_i_4_n_0
    );
ready_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => next_ready_c,
      Q => ready_r,
      R => ready_r_reg0
    );
reset_count_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reset_count_r0,
      Q => reset_count_r,
      R => '0'
    );
reset_lanes_flop_0_i_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \^lane_up_flop_i_0\,
      I1 => gen_na_idles_i,
      I2 => SR(0),
      O => reset_lanes_c
    );
rst_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"14140414"
    )
        port map (
      I0 => rst_r_i_2_n_0,
      I1 => begin_r,
      I2 => \^rst_r_reg_0\,
      I3 => count_8d_done_r,
      I4 => reset_lanes_i,
      O => next_rst_c
    );
rst_r_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => align_r,
      I1 => ready_r,
      I2 => polarity_r,
      O => rst_r_i_2_n_0
    );
rst_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => next_rst_c,
      Q => \^rst_r_reg_0\,
      R => ready_r_reg0
    );
rx_polarity_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => u_cdc_rxlossofsync_in_n_2,
      Q => \^rx_polarity_r_reg_0\,
      R => '0'
    );
u_cdc_rxlossofsync_in: entity work.zynq_bd_C2C1_PHY_0_cdc_sync_57
     port map (
      CLK => CLK,
      SR(0) => SR(0),
      SYSTEM_RESET_reg => u_cdc_rxlossofsync_in_n_2,
      align_r => align_r,
      begin_r_reg => \next_begin_c_inferred__1/i__n_0\,
      in0 => in0,
      next_begin_c => next_begin_c,
      next_ready_c => next_ready_c,
      polarity_r => polarity_r,
      prev_rx_polarity_r => prev_rx_polarity_r,
      ready_r => ready_r,
      ready_r_reg => ready_r_i_4_n_0,
      reset_lanes_i => reset_lanes_i,
      rx_lossofsync_i => rx_lossofsync_i,
      rx_polarity_dlyd_i => rx_polarity_dlyd_i,
      rx_polarity_r_reg => \^rx_polarity_r_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_RESET_LOGIC is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ready_r_reg0 : out STD_LOGIC;
    reset_count_r0 : out STD_LOGIC;
    SYSTEM_RESET_reg_0 : out STD_LOGIC;
    in0 : in STD_LOGIC;
    link_reset_out : in STD_LOGIC;
    power_down : in STD_LOGIC;
    sysreset_from_support : in STD_LOGIC;
    CLK : in STD_LOGIC;
    hard_err_i : in STD_LOGIC;
    tx_reset_i : in STD_LOGIC;
    wait_for_lane_up_r_reg : in STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_RESET_LOGIC;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_RESET_LOGIC is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SYSTEM_RESET0_n_0 : STD_LOGIC;
  signal fsm_resetdone_sync : STD_LOGIC;
  signal link_reset_sync : STD_LOGIC;
  signal power_down_sync : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ready_r_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of wait_for_lane_up_r_i_1 : label is "soft_lutpair11";
begin
  SR(0) <= \^sr\(0);
SYSTEM_RESET0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => link_reset_sync,
      I1 => sysreset_from_support,
      I2 => fsm_resetdone_sync,
      I3 => power_down_sync,
      O => SYSTEM_RESET0_n_0
    );
SYSTEM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => SYSTEM_RESET0_n_0,
      Q => \^sr\(0),
      R => '0'
    );
ready_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sr\(0),
      I1 => hard_err_i,
      O => ready_r_reg0
    );
reset_count_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sr\(0),
      I1 => tx_reset_i,
      O => reset_count_r0
    );
u_link_rst_sync: entity work.zynq_bd_C2C1_PHY_0_rst_sync_53
     port map (
      CLK => CLK,
      link_reset_out => link_reset_out,
      link_reset_sync => link_reset_sync
    );
u_pd_sync: entity work.zynq_bd_C2C1_PHY_0_rst_sync_54
     port map (
      CLK => CLK,
      power_down => power_down,
      power_down_sync => power_down_sync
    );
u_rst_done_sync: entity work.zynq_bd_C2C1_PHY_0_rst_sync_55
     port map (
      CLK => CLK,
      fsm_resetdone_sync => fsm_resetdone_sync,
      in0 => in0
    );
wait_for_lane_up_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sr\(0),
      I1 => wait_for_lane_up_r_reg,
      O => SYSTEM_RESET_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_RX_STREAM is
  port (
    m_axi_rx_tvalid : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    RX_SRC_RDY_N_reg_inv : in STD_LOGIC;
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
end zynq_bd_C2C1_PHY_0_RX_STREAM;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_RX_STREAM is
begin
rx_stream_datapath_i: entity work.zynq_bd_C2C1_PHY_0_RX_STREAM_DATAPATH
     port map (
      CLK => CLK,
      D(63 downto 0) => D(63 downto 0),
      E(0) => E(0),
      RX_SRC_RDY_N_reg_inv_0 => RX_SRC_RDY_N_reg_inv,
      SR(0) => SR(0),
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      m_axi_rx_tvalid => m_axi_rx_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_SUPPORT_RESET_LOGIC is
  port (
    sysreset_from_support : out STD_LOGIC;
    \dly_gt_rst_r_reg[18]_0\ : out STD_LOGIC;
    CLK : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \debounce_gt_rst_r_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end zynq_bd_C2C1_PHY_0_SUPPORT_RESET_LOGIC;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_SUPPORT_RESET_LOGIC is
  signal SYSTEM_RESET0_n_0 : STD_LOGIC;
  signal debounce_gt_rst_r : STD_LOGIC_VECTOR ( 0 to 3 );
  attribute async_reg : string;
  attribute async_reg of debounce_gt_rst_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of debounce_gt_rst_r : signal is "no";
  signal \dly_gt_rst_r_reg[17]_srl18_n_0\ : STD_LOGIC;
  signal gt_rst_r : STD_LOGIC;
  signal gt_rst_r0_n_0 : STD_LOGIC;
  signal reset_debounce_r : STD_LOGIC_VECTOR ( 0 to 3 );
  signal u_rst_sync_gt_n_0 : STD_LOGIC;
  signal \NLW_dly_gt_rst_r_reg[17]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \debounce_gt_rst_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \debounce_gt_rst_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \debounce_gt_rst_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \debounce_gt_rst_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \debounce_gt_rst_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \debounce_gt_rst_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \debounce_gt_rst_r_reg[3]\ : label is "no";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \dly_gt_rst_r_reg[17]_srl18\ : label is "inst/\support_reset_logic_i/dly_gt_rst_r_reg ";
  attribute srl_name : string;
  attribute srl_name of \dly_gt_rst_r_reg[17]_srl18\ : label is "inst/\support_reset_logic_i/dly_gt_rst_r_reg[17]_srl18 ";
begin
SYSTEM_RESET0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => reset_debounce_r(2),
      I1 => reset_debounce_r(3),
      I2 => reset_debounce_r(0),
      I3 => reset_debounce_r(1),
      O => SYSTEM_RESET0_n_0
    );
SYSTEM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => SYSTEM_RESET0_n_0,
      Q => sysreset_from_support,
      R => '0'
    );
\debounce_gt_rst_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \debounce_gt_rst_r_reg[0]_0\(0),
      Q => debounce_gt_rst_r(0),
      R => '0'
    );
\debounce_gt_rst_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => debounce_gt_rst_r(0),
      Q => debounce_gt_rst_r(1),
      R => '0'
    );
\debounce_gt_rst_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => debounce_gt_rst_r(1),
      Q => debounce_gt_rst_r(2),
      R => '0'
    );
\debounce_gt_rst_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => debounce_gt_rst_r(2),
      Q => debounce_gt_rst_r(3),
      R => '0'
    );
\dly_gt_rst_r_reg[17]_srl18\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"0003FFFF"
    )
        port map (
      A(4 downto 0) => B"10001",
      CE => '1',
      CLK => init_clk,
      D => gt_rst_r,
      Q => \dly_gt_rst_r_reg[17]_srl18_n_0\,
      Q31 => \NLW_dly_gt_rst_r_reg[17]_srl18_Q31_UNCONNECTED\
    );
\dly_gt_rst_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => \dly_gt_rst_r_reg[17]_srl18_n_0\,
      Q => \dly_gt_rst_r_reg[18]_0\,
      R => '0'
    );
gt_rst_r0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => debounce_gt_rst_r(2),
      I1 => debounce_gt_rst_r(3),
      I2 => debounce_gt_rst_r(0),
      I3 => debounce_gt_rst_r(1),
      O => gt_rst_r0_n_0
    );
gt_rst_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => gt_rst_r0_n_0,
      Q => gt_rst_r,
      R => '0'
    );
\reset_debounce_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => reset_debounce_r(0),
      S => u_rst_sync_gt_n_0
    );
\reset_debounce_r_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_debounce_r(0),
      Q => reset_debounce_r(1),
      S => u_rst_sync_gt_n_0
    );
\reset_debounce_r_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_debounce_r(1),
      Q => reset_debounce_r(2),
      S => u_rst_sync_gt_n_0
    );
\reset_debounce_r_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_debounce_r(2),
      Q => reset_debounce_r(3),
      S => u_rst_sync_gt_n_0
    );
u_rst_sync_gt: entity work.zynq_bd_C2C1_PHY_0_rst_sync_58
     port map (
      CLK => CLK,
      SS(0) => u_rst_sync_gt_n_0,
      in0 => gt_rst_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_SYM_GEN is
  port (
    stg5_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \TX_DATA_reg[44]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \TX_DATA_reg[63]_0\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : in STD_LOGIC;
    CLK : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    tx_pe_data_v_i : in STD_LOGIC;
    TX_HEADER_1_reg_0 : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[5]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \TX_DATA_reg[59]_0\ : in STD_LOGIC;
    \TX_DATA_reg[55]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[63]_1\ : in STD_LOGIC;
    gen_ch_bond_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_SYM_GEN;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_SYM_GEN is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \TX_DATA[62]_i_1_n_0\ : STD_LOGIC;
  signal \^tx_data_reg[63]_0\ : STD_LOGIC_VECTOR ( 57 downto 0 );
  signal \^stg5_reg\ : STD_LOGIC;
  signal tx_data_i : STD_LOGIC_VECTOR ( 58 to 63 );
  signal u_pma_init_data_sync_n_1 : STD_LOGIC;
  signal u_pma_init_data_sync_n_2 : STD_LOGIC;
  signal u_pma_init_data_sync_n_3 : STD_LOGIC;
  signal u_pma_init_data_sync_n_4 : STD_LOGIC;
  signal u_pma_init_data_sync_n_5 : STD_LOGIC;
  signal u_pma_init_data_sync_n_6 : STD_LOGIC;
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  \TX_DATA_reg[63]_0\(57 downto 0) <= \^tx_data_reg[63]_0\(57 downto 0);
  stg5_reg <= \^stg5_reg\;
\TX_DATA[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFEF00000000"
    )
        port map (
      I0 => gen_ch_bond_i,
      I1 => gen_cc_i,
      I2 => tx_pe_data_v_i,
      I3 => gen_na_idles_i,
      I4 => \^stg5_reg\,
      I5 => txdatavalid_symgen_i,
      O => \TX_DATA[62]_i_1_n_0\
    );
\TX_DATA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(52),
      Q => tx_data_i(63),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(46),
      Q => \^tx_data_reg[63]_0\(4),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(47),
      Q => \^tx_data_reg[63]_0\(5),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(48),
      Q => \^tx_data_reg[63]_0\(6),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(49),
      Q => \^tx_data_reg[63]_0\(7),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(50),
      Q => \^tx_data_reg[63]_0\(8),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(51),
      Q => \^tx_data_reg[63]_0\(9),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(36),
      Q => \^tx_data_reg[63]_0\(10),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(37),
      Q => \^tx_data_reg[63]_0\(11),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(38),
      Q => \^tx_data_reg[63]_0\(12),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(39),
      Q => \^tx_data_reg[63]_0\(13),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(53),
      Q => tx_data_i(62),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(40),
      Q => \^tx_data_reg[63]_0\(14),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(41),
      Q => \^tx_data_reg[63]_0\(15),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(42),
      Q => \^tx_data_reg[63]_0\(16),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(43),
      Q => \^tx_data_reg[63]_0\(17),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(28),
      Q => \^tx_data_reg[63]_0\(18),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(29),
      Q => \^tx_data_reg[63]_0\(19),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(30),
      Q => \^tx_data_reg[63]_0\(20),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(31),
      Q => \^tx_data_reg[63]_0\(21),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(32),
      Q => \^tx_data_reg[63]_0\(22),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(33),
      Q => \^tx_data_reg[63]_0\(23),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(54),
      Q => tx_data_i(61),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(34),
      Q => \^tx_data_reg[63]_0\(24),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(35),
      Q => \^tx_data_reg[63]_0\(25),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(20),
      Q => \^tx_data_reg[63]_0\(26),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(21),
      Q => \^tx_data_reg[63]_0\(27),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(22),
      Q => \^tx_data_reg[63]_0\(28),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(23),
      Q => \^tx_data_reg[63]_0\(29),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(24),
      Q => \^tx_data_reg[63]_0\(30),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(25),
      Q => \^tx_data_reg[63]_0\(31),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(26),
      Q => \^tx_data_reg[63]_0\(32),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(27),
      Q => \^tx_data_reg[63]_0\(33),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(55),
      Q => tx_data_i(60),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(12),
      Q => \^tx_data_reg[63]_0\(34),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(13),
      Q => \^tx_data_reg[63]_0\(35),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(14),
      Q => \^tx_data_reg[63]_0\(36),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(15),
      Q => \^tx_data_reg[63]_0\(37),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(16),
      Q => \^tx_data_reg[63]_0\(38),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(17),
      Q => \^tx_data_reg[63]_0\(39),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(18),
      Q => \^tx_data_reg[63]_0\(40),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(19),
      Q => \^tx_data_reg[63]_0\(41),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(8),
      Q => \^tx_data_reg[63]_0\(42),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(9),
      Q => \^tx_data_reg[63]_0\(43),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(56),
      Q => tx_data_i(59),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(10),
      Q => \^tx_data_reg[63]_0\(44),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(11),
      Q => \^tx_data_reg[63]_0\(45),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => \TX_DATA_reg[55]_0\(0),
      Q => \^tx_data_reg[63]_0\(46),
      R => '0'
    );
\TX_DATA_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => \TX_DATA_reg[55]_0\(1),
      Q => \^tx_data_reg[63]_0\(47),
      R => '0'
    );
\TX_DATA_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => \TX_DATA_reg[55]_0\(2),
      Q => \^tx_data_reg[63]_0\(48),
      R => '0'
    );
\TX_DATA_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => \TX_DATA_reg[55]_0\(3),
      Q => \^tx_data_reg[63]_0\(49),
      R => '0'
    );
\TX_DATA_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(0),
      Q => \^tx_data_reg[63]_0\(50),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(1),
      Q => \^tx_data_reg[63]_0\(51),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(2),
      Q => \^tx_data_reg[63]_0\(52),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[59]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_3,
      Q => \^tx_data_reg[63]_0\(53),
      S => \TX_DATA[62]_i_1_n_0\
    );
\TX_DATA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(57),
      Q => tx_data_i(58),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[60]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_4,
      Q => \^tx_data_reg[63]_0\(54),
      S => \TX_DATA[62]_i_1_n_0\
    );
\TX_DATA_reg[61]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_5,
      Q => \^tx_data_reg[63]_0\(55),
      S => \TX_DATA[62]_i_1_n_0\
    );
\TX_DATA_reg[62]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \TX_DATA_reg[59]_0\,
      D => u_pma_init_data_sync_n_6,
      Q => \^tx_data_reg[63]_0\(56),
      S => \TX_DATA[62]_i_1_n_0\
    );
\TX_DATA_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(7),
      Q => \^tx_data_reg[63]_0\(57),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(58),
      Q => \^tx_data_reg[63]_0\(0),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(59),
      Q => \^tx_data_reg[63]_0\(1),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(44),
      Q => \^tx_data_reg[63]_0\(2),
      R => \TX_DATA_reg[63]_1\
    );
\TX_DATA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => txdatavalid_symgen_i,
      D => Q(45),
      Q => \^tx_data_reg[63]_0\(3),
      R => \TX_DATA_reg[63]_1\
    );
TX_HEADER_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => u_pma_init_data_sync_n_2,
      Q => \^d\(0),
      R => '0'
    );
TX_HEADER_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => u_pma_init_data_sync_n_1,
      Q => \^d\(1),
      R => '0'
    );
\scrambler[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(33),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(0),
      I2 => tx_data_i(63),
      I3 => \^tx_data_reg[63]_0\(52),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(6),
      O => \TX_DATA_reg[44]_0\(0)
    );
\scrambler[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(34),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(1),
      I2 => tx_data_i(62),
      I3 => \^tx_data_reg[63]_0\(53),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(7),
      O => \TX_DATA_reg[44]_0\(1)
    );
\scrambler[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(35),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(2),
      I2 => tx_data_i(61),
      I3 => \^tx_data_reg[63]_0\(54),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(8),
      O => \TX_DATA_reg[44]_0\(2)
    );
\scrambler[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(36),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(3),
      I2 => tx_data_i(60),
      I3 => \^tx_data_reg[63]_0\(55),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(9),
      O => \TX_DATA_reg[44]_0\(3)
    );
\scrambler[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(37),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(4),
      I2 => tx_data_i(59),
      I3 => \^tx_data_reg[63]_0\(56),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(10),
      O => \TX_DATA_reg[44]_0\(4)
    );
\scrambler[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \^tx_data_reg[63]_0\(38),
      I1 => \SCRAMBLED_DATA_OUT_reg[5]\(5),
      I2 => tx_data_i(58),
      I3 => \^tx_data_reg[63]_0\(57),
      I4 => \SCRAMBLED_DATA_OUT_reg[5]\(11),
      O => \TX_DATA_reg[44]_0\(5)
    );
u_pma_init_data_sync: entity work.zynq_bd_C2C1_PHY_0_rst_sync_56
     port map (
      CLK => CLK,
      D(1 downto 0) => \^d\(1 downto 0),
      Q(3 downto 0) => Q(6 downto 3),
      TX_HEADER_1_reg => u_pma_init_data_sync_n_1,
      TX_HEADER_1_reg_0 => TX_HEADER_1_reg_0,
      channel_up_tx_if => channel_up_tx_if,
      gen_na_idles_i => gen_na_idles_i,
      stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0 => stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg,
      stg5_reg_0 => \^stg5_reg\,
      stg5_reg_1 => u_pma_init_data_sync_n_2,
      stg5_reg_2 => u_pma_init_data_sync_n_3,
      stg5_reg_3 => u_pma_init_data_sync_n_4,
      stg5_reg_4 => u_pma_init_data_sync_n_5,
      stg5_reg_5 => u_pma_init_data_sync_n_6,
      tx_pe_data_v_i => tx_pe_data_v_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_TX_STREAM is
  port (
    gen_cc_i : out STD_LOGIC;
    do_cc_r : out STD_LOGIC;
    tx_pe_data_v_i : out STD_LOGIC;
    extend_cc_r : out STD_LOGIC;
    wait_for_lane_up_r_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gen_cc_flop_0_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 61 downto 0 );
    TX_PE_DATA_V_reg : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    R0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    tx_dst_rdy_n_r0 : in STD_LOGIC;
    do_cc_r_reg0 : in STD_LOGIC;
    extend_cc_r_reg : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    gen_ch_bond_i : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 )
  );
end zynq_bd_C2C1_PHY_0_TX_STREAM;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_TX_STREAM is
  signal \^gen_cc_flop_0_i\ : STD_LOGIC;
  signal \^tx_pe_data_v_i\ : STD_LOGIC;
  signal tx_stream_control_sm_i_n_6 : STD_LOGIC;
begin
  gen_cc_flop_0_i <= \^gen_cc_flop_0_i\;
  tx_pe_data_v_i <= \^tx_pe_data_v_i\;
tx_stream_control_sm_i: entity work.zynq_bd_C2C1_PHY_0_TX_STREAM_CONTROL_SM
     port map (
      CLK => CLK,
      R0 => R0,
      \TX_DATA_reg[63]\ => \^tx_pe_data_v_i\,
      TX_PE_DATA_V_reg => TX_PE_DATA_V_reg,
      channel_up_tx_if => channel_up_tx_if,
      do_cc_r => do_cc_r,
      do_cc_r_reg0 => do_cc_r_reg0,
      extend_cc_r => extend_cc_r,
      extend_cc_r_reg_0 => extend_cc_r_reg,
      gen_cc_flop_0_i_0 => \^gen_cc_flop_0_i\,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_na_idles_i => gen_na_idles_i,
      rst_pma_init_usrclk => rst_pma_init_usrclk,
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      s_axi_tx_tvalid_0 => tx_stream_control_sm_i_n_6,
      tx_dst_rdy_n_r0 => tx_dst_rdy_n_r0,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
tx_stream_datapath_i: entity work.zynq_bd_C2C1_PHY_0_TX_STREAM_DATAPATH
     port map (
      CLK => CLK,
      Q(61 downto 0) => Q(61 downto 0),
      \TX_DATA_reg[53]\ => \^gen_cc_flop_0_i\,
      TX_PE_DATA_V_reg_0 => \^tx_pe_data_v_i\,
      TX_PE_DATA_V_reg_1 => tx_stream_control_sm_i_n_6,
      channel_up_tx_if => channel_up_tx_if,
      gen_na_idles_i => gen_na_idles_i,
      rst_pma_init_usrclk => rst_pma_init_usrclk,
      s_axi_tx_tdata(0 to 63) => s_axi_tx_tdata(0 to 63),
      wait_for_lane_up_r_reg(1 downto 0) => wait_for_lane_up_r_reg(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_common_reset_cbcc is
  port (
    cbcc_fifo_reset_rd_clk : out STD_LOGIC;
    stg5_reg : out STD_LOGIC;
    stg9_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst : out STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : out STD_LOGIC;
    stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    stg5_reg_0 : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    cb_bit_err_out : in STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_common_reset_cbcc;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_common_reset_cbcc is
  signal cb_bit_err_ext_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \cb_bit_err_ext_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cb_bit_err_ext_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal cbc_rd_if_reset : STD_LOGIC;
  signal cbc_rd_if_reset_i_1_n_0 : STD_LOGIC;
  signal cbc_wr_if_reset : STD_LOGIC;
  signal cbc_wr_if_reset_i_1_n_0 : STD_LOGIC;
  signal cbcc_data_srst0 : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_rd_clk : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_rd_clk_dlyd : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_wr_clk_dlyd : STD_LOGIC;
  signal \^cbcc_reset_cbstg2_rd_clk\ : STD_LOGIC;
  signal dbg_extend_srst0 : STD_LOGIC;
  signal dbg_extend_srst_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dbg_srst_assert : STD_LOGIC;
  signal dbg_srst_assert0 : STD_LOGIC;
  signal fifo_reset_comb : STD_LOGIC;
  signal fifo_reset_comb_read_clk : STD_LOGIC;
  signal fifo_reset_comb_user_clk : STD_LOGIC;
  signal fifo_reset_comb_user_clk_int : STD_LOGIC;
  signal fifo_reset_comb_user_clk_int_22q : STD_LOGIC;
  signal fifo_reset_rd : STD_LOGIC;
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd_stg1 : STD_LOGIC;
  signal reset_cbcc_comb : STD_LOGIC;
  signal \^stg9_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal u_cdc_chan_bond_reset_n_0 : STD_LOGIC;
  signal u_rst_sync_reset_rd_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_reset_wr_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_rst_cbcc_rd_clk_n_0 : STD_LOGIC;
  signal u_rst_sync_rst_cbcc_rd_clk_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[0]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cb_bit_err_ext_cnt[3]_i_1\ : label is "soft_lutpair36";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of cbc_rd_if_reset_reg : label is "no";
  attribute SHREG_EXTRACT of cbc_wr_if_reset_reg : label is "no";
  attribute SHREG_EXTRACT of cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg : label is "no";
  attribute SHREG_EXTRACT of cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg : label is "no";
  attribute SHREG_EXTRACT of cbcc_reset_cbstg2_rd_clk_reg : label is "no";
  attribute SOFT_HLUTNM of \dbg_extend_srst[0]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dbg_extend_srst[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dbg_extend_srst[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \dbg_extend_srst[3]_i_2\ : label is "soft_lutpair38";
  attribute SHREG_EXTRACT of rd_stg1_reg : label is "no";
  attribute SHREG_EXTRACT of reset_cbcc_comb_reg : label is "no";
begin
  cbcc_reset_cbstg2_rd_clk <= \^cbcc_reset_cbstg2_rd_clk\;
  stg9_reg(0) <= \^stg9_reg\(0);
\cb_bit_err_ext_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5554"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(2),
      I2 => cb_bit_err_ext_cnt(3),
      I3 => cb_bit_err_ext_cnt(1),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[0]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF9998"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(1),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[1]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE1E0"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(1),
      I1 => cb_bit_err_ext_cnt(0),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[2]_i_1_n_0\
    );
\cb_bit_err_ext_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => cb_bit_err_ext_cnt(0),
      I1 => cb_bit_err_ext_cnt(1),
      I2 => cb_bit_err_ext_cnt(2),
      I3 => cb_bit_err_ext_cnt(3),
      I4 => cb_bit_err_out,
      O => \cb_bit_err_ext_cnt[3]_i_1_n_0\
    );
\cb_bit_err_ext_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \cb_bit_err_ext_cnt[0]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(0),
      R => stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg(0)
    );
\cb_bit_err_ext_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \cb_bit_err_ext_cnt[1]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(1),
      R => stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg(0)
    );
\cb_bit_err_ext_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \cb_bit_err_ext_cnt[2]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(2),
      R => stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg(0)
    );
\cb_bit_err_ext_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \cb_bit_err_ext_cnt[3]_i_1_n_0\,
      Q => cb_bit_err_ext_cnt(3),
      R => stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg(0)
    );
cbc_rd_if_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
      I1 => cbcc_fifo_reset_to_fifo_rd_clk,
      I2 => cbc_rd_if_reset,
      I3 => fifo_reset_comb_read_clk,
      O => cbc_rd_if_reset_i_1_n_0
    );
cbc_rd_if_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => cbc_rd_if_reset_i_1_n_0,
      Q => cbc_rd_if_reset,
      R => '0'
    );
cbc_wr_if_reset_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
      I1 => \^stg9_reg\(0),
      I2 => cbc_wr_if_reset,
      I3 => fifo_reset_comb_user_clk,
      O => cbc_wr_if_reset_i_1_n_0
    );
cbc_wr_if_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => cbc_wr_if_reset_i_1_n_0,
      Q => cbc_wr_if_reset,
      R => '0'
    );
cbcc_data_srst_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBFFF"
    )
        port map (
      I0 => dbg_srst_assert,
      I1 => dbg_extend_srst_reg(3),
      I2 => dbg_extend_srst_reg(0),
      I3 => dbg_extend_srst_reg(1),
      I4 => dbg_extend_srst_reg(2),
      O => cbcc_data_srst0
    );
cbcc_data_srst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => cbcc_data_srst0,
      Q => srst,
      R => '0'
    );
cbcc_fifo_reset_rd_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => stg5_reg_0,
      CE => '1',
      D => u_rst_sync_reset_rd_clk_n_0,
      Q => cbcc_fifo_reset_rd_clk,
      R => '0'
    );
cbcc_fifo_reset_to_fifo_rd_clk_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => cbcc_fifo_reset_to_fifo_rd_clk,
      Q => cbcc_fifo_reset_to_fifo_rd_clk_dlyd,
      R => '0'
    );
cbcc_fifo_reset_to_fifo_wr_clk_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \^stg9_reg\(0),
      Q => cbcc_fifo_reset_to_fifo_wr_clk_dlyd,
      R => '0'
    );
cbcc_fifo_reset_wr_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => u_rst_sync_reset_wr_clk_n_0,
      Q => SR(0),
      R => '0'
    );
cbcc_reset_cbstg2_rd_clk_reg: unisim.vcomponents.FDRE
     port map (
      C => stg5_reg_0,
      CE => '1',
      D => u_rst_sync_rst_cbcc_rd_clk_n_1,
      Q => \^cbcc_reset_cbstg2_rd_clk\,
      R => '0'
    );
\dbg_extend_srst[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dbg_extend_srst_reg(0),
      O => \p_0_in__5\(0)
    );
\dbg_extend_srst[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => dbg_extend_srst_reg(0),
      I1 => dbg_extend_srst_reg(1),
      O => \p_0_in__5\(1)
    );
\dbg_extend_srst[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => dbg_extend_srst_reg(2),
      I1 => dbg_extend_srst_reg(0),
      I2 => dbg_extend_srst_reg(1),
      O => \p_0_in__5\(2)
    );
\dbg_extend_srst[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15FF"
    )
        port map (
      I0 => dbg_extend_srst_reg(2),
      I1 => dbg_extend_srst_reg(1),
      I2 => dbg_extend_srst_reg(0),
      I3 => dbg_extend_srst_reg(3),
      O => dbg_extend_srst0
    );
\dbg_extend_srst[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => dbg_extend_srst_reg(1),
      I1 => dbg_extend_srst_reg(0),
      I2 => dbg_extend_srst_reg(2),
      I3 => dbg_extend_srst_reg(3),
      O => \p_0_in__5\(3)
    );
\dbg_extend_srst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => dbg_extend_srst0,
      D => \p_0_in__5\(0),
      Q => dbg_extend_srst_reg(0),
      R => dbg_srst_assert
    );
\dbg_extend_srst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => dbg_extend_srst0,
      D => \p_0_in__5\(1),
      Q => dbg_extend_srst_reg(1),
      R => dbg_srst_assert
    );
\dbg_extend_srst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => dbg_extend_srst0,
      D => \p_0_in__5\(2),
      Q => dbg_extend_srst_reg(2),
      R => dbg_srst_assert
    );
\dbg_extend_srst_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => dbg_extend_srst0,
      D => \p_0_in__5\(3),
      Q => dbg_extend_srst_reg(3),
      R => dbg_srst_assert
    );
dbg_srst_assert_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => dbg_srst_assert0,
      Q => dbg_srst_assert,
      R => '0'
    );
fifo_reset_comb_user_clk_int_22q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => fifo_reset_comb_user_clk_int,
      Q => fifo_reset_comb_user_clk_int_22q,
      R => '0'
    );
fifo_reset_rd_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => '0',
      Q => fifo_reset_rd,
      S => \^cbcc_reset_cbstg2_rd_clk\
    );
rd_stg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => stg5_reg_0,
      CE => '1',
      D => u_rst_sync_rst_cbcc_rd_clk_n_0,
      Q => rd_stg1,
      R => '0'
    );
reset_cbcc_comb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => u_cdc_chan_bond_reset_n_0,
      Q => reset_cbcc_comb,
      R => '0'
    );
u_cdc_chan_bond_reset: entity work.\zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_43\
     port map (
      Q(3 downto 0) => cb_bit_err_ext_cnt(3 downto 0),
      \cb_bit_err_ext_cnt_reg[3]\ => u_cdc_chan_bond_reset_n_0,
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      reset_cbcc_comb_reg(0) => stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg(0)
    );
u_rst_sync_cbcc_fifo_reset_rd_clk: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_44\
     port map (
      in0 => fifo_reset_comb_user_clk,
      stg5_reg_0 => fifo_reset_comb_read_clk,
      stg5_reg_1 => stg5_reg_0
    );
u_rst_sync_cbcc_only_reset_rd_clk: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_45\
     port map (
      stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0(0) => stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg(0),
      stg3_reg_0 => stg5_reg_0,
      stg5_reg_0 => stg5_reg
    );
u_rst_sync_fifo_reset_comb_user_clk_in: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized3\
     port map (
      dbg_srst_assert0 => dbg_srst_assert0,
      dbg_srst_assert_reg => fifo_reset_comb_user_clk_int_22q,
      fifo_reset_comb_user_clk_int => fifo_reset_comb_user_clk_int,
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => fifo_reset_comb_user_clk
    );
u_rst_sync_fifo_reset_user_clk: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized2\
     port map (
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => fifo_reset_comb,
      stg11_reg_0 => fifo_reset_comb_user_clk
    );
u_rst_sync_r_sync3: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_46\
     port map (
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => fifo_reset_rd,
      stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0 => reset_cbcc_comb,
      stg5_reg_0 => fifo_reset_comb
    );
u_rst_sync_reset_rd_clk: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_47\
     port map (
      in0 => cbc_rd_if_reset,
      stg3_reg_0 => stg5_reg_0,
      stg5_reg_0 => u_rst_sync_reset_rd_clk_n_0
    );
u_rst_sync_reset_to_fifo_rd_clk: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized5\
     port map (
      cbcc_fifo_reset_to_fifo_rd_clk => cbcc_fifo_reset_to_fifo_rd_clk,
      stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0 => fifo_reset_comb_read_clk,
      stg30_reg_0 => stg5_reg_0
    );
u_rst_sync_reset_to_fifo_wr_clk: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized4\
     port map (
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0 => fifo_reset_comb_user_clk_int_22q,
      stg9_reg_0(0) => \^stg9_reg\(0)
    );
u_rst_sync_reset_wr_clk: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_48\
     port map (
      gtwiz_userclk_rx_usrclk_out => gtwiz_userclk_rx_usrclk_out,
      in0 => cbc_wr_if_reset,
      stg5_reg_0 => u_rst_sync_reset_wr_clk_n_0
    );
u_rst_sync_rst_cbcc_rd_clk: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_49\
     port map (
      rd_stg1 => rd_stg1,
      rd_stg1_reg => u_rst_sync_rst_cbcc_rd_clk_n_1,
      stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0 => reset_cbcc_comb,
      stg5_reg_0 => u_rst_sync_rst_cbcc_rd_clk_n_0,
      stg5_reg_1 => stg5_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gt_gthe4_channel_wrapper is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ : out STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ : in STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.drpen_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.drpwe_ch_int\ : in STD_LOGIC;
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ : in STD_LOGIC;
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_gt_gthe4_channel_wrapper;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gt_gthe4_channel_wrapper is
begin
channel_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_channel
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXRATE(0) => RXRATE(0),
      dmonitorout_out(15 downto 0) => dmonitorout_out(15 downto 0),
      drpclk_in(0) => drpclk_in(0),
      eyescandataerror_out(0) => eyescandataerror_out(0),
      eyescanreset_in(0) => eyescanreset_in(0),
      eyescantrigger_in(0) => eyescantrigger_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\,
      \gen_gtwizard_gthe4.drpen_ch_int\ => \gen_gtwizard_gthe4.drpen_ch_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.drpwe_ch_int\ => \gen_gtwizard_gthe4.drpwe_ch_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\(2 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\(2 downto 0),
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5\(9 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\(9 downto 0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userdata_rx_out(31 downto 0) => gtwiz_userdata_rx_out(31 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      in0 => in0,
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      pcsrsvdin_in(15 downto 0) => pcsrsvdin_in(15 downto 0),
      rxbufreset_in(0) => rxbufreset_in(0),
      rxbufstatus_out(2 downto 0) => rxbufstatus_out(2 downto 0),
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrlock_out(0) => rxcdrlock_out(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxdatavalid_out(0) => rxdatavalid_out(0),
      rxdfelpmreset_in(0) => rxdfelpmreset_in(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(1 downto 0) => rxheader_out(1 downto 0),
      rxheadervalid_out(0) => rxheadervalid_out(0),
      rxlpmen_in(0) => rxlpmen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => rxoutclkpcs_out(0),
      rxpcsreset_in(0) => rxpcsreset_in(0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => rxprbscntreset_in(0),
      rxprbserr_out(0) => rxprbserr_out(0),
      rxprbssel_in(3 downto 0) => rxprbssel_in(3 downto 0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(1 downto 0) => txbufstatus_out(1 downto 0),
      txdiffctrl_in(4 downto 0) => txdiffctrl_in(4 downto 0),
      txheader_in(1 downto 0) => txheader_in(1 downto 0),
      txinhibit_in(0) => txinhibit_in(0),
      txoutclk_out(0) => txoutclk_out(0),
      txpcsreset_in(0) => txpcsreset_in(0),
      txpmareset_in(0) => txpmareset_in(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => txpolarity_in(0),
      txpostcursor_in(4 downto 0) => txpostcursor_in(4 downto 0),
      txprbsforceerr_in(0) => txprbsforceerr_in(0),
      txprbssel_in(3 downto 0) => txprbssel_in(3 downto 0),
      txprecursor_in(4 downto 0) => txprecursor_in(4 downto 0),
      txresetdone_out(0) => txresetdone_out(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txusrclk2_in(0) => txusrclk2_in(0),
      txusrclk_in(0) => txusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_freq_counter is
  port (
    done_o_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rst_in_out_reg : out STD_LOGIC;
    rst_in_out_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    done_o_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \freq_cnt_o_reg[16]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[15]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \freq_cnt_o_reg[14]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[0]_0\ : out STD_LOGIC;
    \freq_cnt_o_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    \repeat_ctr_reg[3]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \repeat_ctr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cal_fail_store_reg : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC;
    \cpll_cal_state_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_fail_store_reg_0 : in STD_LOGIC;
    cal_fail_store_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[13]\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_0\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_1\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_freq_counter : entity is "gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_freq_counter";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_freq_counter;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_freq_counter is
  signal \^d\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal cal_fail_store_i_2_n_0 : STD_LOGIC;
  signal cal_fail_store_i_3_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \cpll_cal_state[21]_i_2_n_0\ : STD_LOGIC;
  signal \^done_o_reg_0\ : STD_LOGIC;
  signal \freq_cnt_o[17]_i_1_n_0\ : STD_LOGIC;
  signal \^freq_cnt_o_reg[15]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \freq_cnt_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[10]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[12]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[13]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[14]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[15]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[16]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[17]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[1]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[8]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[9]\ : STD_LOGIC;
  signal \hold_clk[2]_i_1_n_0\ : STD_LOGIC;
  signal \hold_clk[5]_i_1_n_0\ : STD_LOGIC;
  signal hold_clk_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal p_1_in : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal refclk_cnt0_carry_n_0 : STD_LOGIC;
  signal refclk_cnt0_carry_n_1 : STD_LOGIC;
  signal refclk_cnt0_carry_n_2 : STD_LOGIC;
  signal refclk_cnt0_carry_n_3 : STD_LOGIC;
  signal refclk_cnt0_carry_n_4 : STD_LOGIC;
  signal refclk_cnt0_carry_n_5 : STD_LOGIC;
  signal refclk_cnt0_carry_n_6 : STD_LOGIC;
  signal refclk_cnt0_carry_n_7 : STD_LOGIC;
  signal \refclk_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal refclk_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \repeat_ctr[3]_i_4_n_0\ : STD_LOGIC;
  signal rst_in_out : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[4]\ : STD_LOGIC;
  signal testclk_cnt0_n_0 : STD_LOGIC;
  signal testclk_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal testclk_div4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal testclk_en : STD_LOGIC;
  signal testclk_en_dly1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of testclk_en_dly1 : signal is "true";
  signal testclk_en_dly2 : STD_LOGIC;
  attribute async_reg of testclk_en_dly2 : signal is "true";
  signal testclk_rst : STD_LOGIC;
  signal tstclk_rst_dly1 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly1 : signal is "true";
  signal tstclk_rst_dly2 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly2 : signal is "true";
  signal \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[21]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \hold_clk[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \hold_clk[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \hold_clk[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \hold_clk[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \hold_clk[4]_i_1\ : label is "soft_lutpair89";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of refclk_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \refclk_cnt0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_4\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \state[3]_i_2\ : label is "soft_lutpair90";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of testclk_en_dly1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of testclk_en_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of testclk_en_dly2_reg : label is std.standard.true;
  attribute KEEP of testclk_en_dly2_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly1_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly2_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly2_reg : label is "yes";
begin
  D(16 downto 0) <= \^d\(16 downto 0);
  done_o_reg_0 <= \^done_o_reg_0\;
  \freq_cnt_o_reg[15]_0\(6 downto 0) <= \^freq_cnt_o_reg[15]_0\(6 downto 0);
cal_fail_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFDF30331010"
    )
        port map (
      I0 => cal_fail_store_i_2_n_0,
      I1 => cal_on_tx_reset_in_sync,
      I2 => cal_fail_store_i_3_n_0,
      I3 => cal_fail_store_reg,
      I4 => Q(5),
      I5 => \cal_fail_store__0\,
      O => rst_in_out_reg_0
    );
cal_fail_store_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => \repeat_ctr_reg[3]_0\(0),
      O => cal_fail_store_i_2_n_0
    );
cal_fail_store_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222000000000000"
    )
        port map (
      I0 => cal_fail_store_reg_0,
      I1 => cal_fail_store_reg_1,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_0\(0),
      I4 => Q(3),
      I5 => \^done_o_reg_0\,
      O => cal_fail_store_i_3_n_0
    );
cpll_cal_state2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[0]_0\
    );
cpll_cal_state2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => \freq_cnt_o_reg[16]_0\(5)
    );
cpll_cal_state2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \^freq_cnt_o_reg[15]_0\(4),
      O => \freq_cnt_o_reg[16]_0\(4)
    );
cpll_cal_state2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[9]\,
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => \freq_cnt_o_reg[16]_0\(3)
    );
cpll_cal_state2_carry_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[6]\,
      I1 => \freq_cnt_o_reg_n_0_[7]\,
      O => \freq_cnt_o_reg[16]_0\(2)
    );
cpll_cal_state2_carry_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[16]_0\(1)
    );
cpll_cal_state2_carry_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[16]_0\(0)
    );
cpll_cal_state2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      O => DI(5)
    );
cpll_cal_state2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \^freq_cnt_o_reg[15]_0\(4),
      O => DI(4)
    );
cpll_cal_state2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \freq_cnt_o_reg_n_0_[9]\,
      O => DI(3)
    );
cpll_cal_state2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[6]\,
      I1 => \freq_cnt_o_reg_n_0_[7]\,
      O => DI(2)
    );
cpll_cal_state2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[4]\,
      I1 => \freq_cnt_o_reg_n_0_[5]\,
      O => DI(1)
    );
cpll_cal_state2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => DI(0)
    );
cpll_cal_state2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_0\(7)
    );
cpll_cal_state2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[16]_0\(6)
    );
\cpll_cal_state[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => \cpll_cal_state_reg[13]\,
      I1 => Q(2),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => Q(3),
      I4 => \^done_o_reg_0\,
      I5 => Q(1),
      O => done_o_reg_1(0)
    );
\cpll_cal_state[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => \cpll_cal_state_reg[21]\(0),
      I4 => Q(4),
      O => done_o_reg_1(1)
    );
\cpll_cal_state[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \repeat_ctr_reg[3]_0\(0),
      I1 => CO(0),
      I2 => \cpll_cal_state_reg[13]_0\,
      I3 => \cpll_cal_state_reg[13]_1\,
      I4 => \cpll_cal_state_reg[13]_2\,
      I5 => cal_fail_store_reg_0,
      O => \cpll_cal_state[21]_i_2_n_0\
    );
done_o_reg: unisim.vcomponents.FDCE
     port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state_reg_n_0_[4]\,
      Q => \^done_o_reg_0\
    );
\freq_cnt_o[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg[1]_0\,
      O => \freq_cnt_o[17]_i_1_n_0\
    );
\freq_cnt_o_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(0),
      Q => \freq_cnt_o_reg_n_0_[0]\,
      R => '0'
    );
\freq_cnt_o_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(9),
      Q => \freq_cnt_o_reg_n_0_[10]\,
      R => '0'
    );
\freq_cnt_o_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(10),
      Q => \^freq_cnt_o_reg[15]_0\(4),
      R => '0'
    );
\freq_cnt_o_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(11),
      Q => \freq_cnt_o_reg_n_0_[12]\,
      R => '0'
    );
\freq_cnt_o_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(12),
      Q => \freq_cnt_o_reg_n_0_[13]\,
      R => '0'
    );
\freq_cnt_o_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(13),
      Q => \freq_cnt_o_reg_n_0_[14]\,
      R => '0'
    );
\freq_cnt_o_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(14),
      Q => \freq_cnt_o_reg_n_0_[15]\,
      R => '0'
    );
\freq_cnt_o_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(15),
      Q => \freq_cnt_o_reg_n_0_[16]\,
      R => '0'
    );
\freq_cnt_o_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(16),
      Q => \freq_cnt_o_reg_n_0_[17]\,
      R => '0'
    );
\freq_cnt_o_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(0),
      Q => \freq_cnt_o_reg_n_0_[1]\,
      R => '0'
    );
\freq_cnt_o_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(1),
      Q => \freq_cnt_o_reg_n_0_[2]\,
      R => '0'
    );
\freq_cnt_o_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(2),
      Q => \freq_cnt_o_reg_n_0_[3]\,
      R => '0'
    );
\freq_cnt_o_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(3),
      Q => \freq_cnt_o_reg_n_0_[4]\,
      R => '0'
    );
\freq_cnt_o_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(4),
      Q => \freq_cnt_o_reg_n_0_[5]\,
      R => '0'
    );
\freq_cnt_o_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(5),
      Q => \freq_cnt_o_reg_n_0_[6]\,
      R => '0'
    );
\freq_cnt_o_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(6),
      Q => \freq_cnt_o_reg_n_0_[7]\,
      R => '0'
    );
\freq_cnt_o_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(7),
      Q => \freq_cnt_o_reg_n_0_[8]\,
      R => '0'
    );
\freq_cnt_o_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(8),
      Q => \freq_cnt_o_reg_n_0_[9]\,
      R => '0'
    );
\hold_clk[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_clk_reg(0),
      O => \p_0_in__0\(0)
    );
\hold_clk[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      O => \p_0_in__0\(1)
    );
\hold_clk[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(2),
      O => \hold_clk[2]_i_1_n_0\
    );
\hold_clk[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(2),
      I3 => hold_clk_reg(3),
      O => \p_0_in__0\(3)
    );
\hold_clk[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => hold_clk_reg(2),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(3),
      I4 => hold_clk_reg(4),
      O => \p_0_in__0\(4)
    );
\hold_clk[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_rst,
      I1 => \state_reg_n_0_[2]\,
      O => \hold_clk[5]_i_1_n_0\
    );
\hold_clk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => hold_clk_reg(3),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(0),
      I3 => hold_clk_reg(2),
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \p_0_in__0\(5)
    );
\hold_clk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(0),
      Q => hold_clk_reg(0),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(1),
      Q => hold_clk_reg(1),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \hold_clk[2]_i_1_n_0\,
      Q => hold_clk_reg(2),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(3),
      Q => hold_clk_reg(3),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(4),
      Q => hold_clk_reg(4),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(5),
      Q => hold_clk_reg(5),
      R => \hold_clk[5]_i_1_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[17]\,
      I1 => \freq_cnt_o_reg_n_0_[16]\,
      O => \freq_cnt_o_reg[17]_0\(0)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_1\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_cnt_reg(0),
      O => S(0)
    );
\i__carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[9]\,
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => \freq_cnt_o_reg[14]_0\(4)
    );
\i__carry_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => \freq_cnt_o_reg[14]_0\(3)
    );
\i__carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[14]_0\(2)
    );
\i__carry_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[14]_0\(1)
    );
\i__carry_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[14]_0\(0)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[15]\,
      I1 => \freq_cnt_o_reg_n_0_[14]\,
      O => \^freq_cnt_o_reg[15]_0\(6)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => \^freq_cnt_o_reg[15]_0\(5)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[9]\,
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => \^freq_cnt_o_reg[15]_0\(3)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[6]\,
      I1 => \freq_cnt_o_reg_n_0_[7]\,
      O => \^freq_cnt_o_reg[15]_0\(2)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \^freq_cnt_o_reg[15]_0\(1)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[1]\,
      I1 => \freq_cnt_o_reg_n_0_[0]\,
      O => \^freq_cnt_o_reg[15]_0\(0)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[14]_0\(7)
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => \freq_cnt_o_reg[14]_0\(6)
    );
\i__carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \^freq_cnt_o_reg[15]_0\(4),
      O => \freq_cnt_o_reg[14]_0\(5)
    );
refclk_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt_reg(0),
      CI_TOP => '0',
      CO(7) => refclk_cnt0_carry_n_0,
      CO(6) => refclk_cnt0_carry_n_1,
      CO(5) => refclk_cnt0_carry_n_2,
      CO(4) => refclk_cnt0_carry_n_3,
      CO(3) => refclk_cnt0_carry_n_4,
      CO(2) => refclk_cnt0_carry_n_5,
      CO(1) => refclk_cnt0_carry_n_6,
      CO(0) => refclk_cnt0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__1\(8 downto 1),
      S(7 downto 0) => refclk_cnt_reg(8 downto 1)
    );
\refclk_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \refclk_cnt0_carry__0_n_2\,
      CO(4) => \refclk_cnt0_carry__0_n_3\,
      CO(3) => \refclk_cnt0_carry__0_n_4\,
      CO(2) => \refclk_cnt0_carry__0_n_5\,
      CO(1) => \refclk_cnt0_carry__0_n_6\,
      CO(0) => \refclk_cnt0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__1\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => refclk_cnt_reg(15 downto 9)
    );
\refclk_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      O => \refclk_cnt[0]_i_1_n_0\
    );
\refclk_cnt[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_en,
      O => clear
    );
\refclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \refclk_cnt[0]_i_1_n_0\,
      Q => refclk_cnt_reg(0),
      R => clear
    );
\refclk_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(10),
      Q => refclk_cnt_reg(10),
      R => clear
    );
\refclk_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(11),
      Q => refclk_cnt_reg(11),
      R => clear
    );
\refclk_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(12),
      Q => refclk_cnt_reg(12),
      R => clear
    );
\refclk_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(13),
      Q => refclk_cnt_reg(13),
      R => clear
    );
\refclk_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(14),
      Q => refclk_cnt_reg(14),
      R => clear
    );
\refclk_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(15),
      Q => refclk_cnt_reg(15),
      R => clear
    );
\refclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(1),
      Q => refclk_cnt_reg(1),
      R => clear
    );
\refclk_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(2),
      Q => refclk_cnt_reg(2),
      R => clear
    );
\refclk_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(3),
      Q => refclk_cnt_reg(3),
      R => clear
    );
\refclk_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(4),
      Q => refclk_cnt_reg(4),
      R => clear
    );
\refclk_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(5),
      Q => refclk_cnt_reg(5),
      R => clear
    );
\refclk_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(6),
      Q => refclk_cnt_reg(6),
      R => clear
    );
\refclk_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(7),
      Q => refclk_cnt_reg(7),
      R => clear
    );
\refclk_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(8),
      Q => refclk_cnt_reg(8),
      R => clear
    );
\refclk_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(9),
      Q => refclk_cnt_reg(9),
      R => clear
    );
\repeat_ctr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000111"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \repeat_ctr_reg[3]\,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_0\(0),
      I4 => \repeat_ctr[3]_i_4_n_0\,
      I5 => Q(0),
      O => rst_in_out_reg
    );
\repeat_ctr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      O => \repeat_ctr[3]_i_4_n_0\
    );
reset_synchronizer_testclk_rst_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_42
     port map (
      \out\ => testclk_rst,
      rst_in_out => rst_in_out,
      txoutclkmon => txoutclkmon
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => testclk_rst,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => testclk_rst,
      I2 => \state[2]_i_2_n_0\,
      I3 => testclk_en,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(5),
      I1 => hold_clk_reg(4),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(0),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => testclk_en,
      I2 => \state[2]_i_3_n_0\,
      I3 => \state_reg_n_0_[2]\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => refclk_cnt_reg(13),
      I1 => refclk_cnt_reg(14),
      I2 => refclk_cnt_reg(12),
      I3 => refclk_cnt_reg(15),
      I4 => \state[2]_i_4_n_0\,
      I5 => \state[2]_i_5_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(4),
      I3 => hold_clk_reg(5),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      I1 => refclk_cnt_reg(1),
      I2 => refclk_cnt_reg(2),
      I3 => refclk_cnt_reg(3),
      I4 => refclk_cnt_reg(4),
      I5 => refclk_cnt_reg(5),
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refclk_cnt_reg(6),
      I1 => refclk_cnt_reg(7),
      I2 => refclk_cnt_reg(8),
      I3 => refclk_cnt_reg(10),
      I4 => refclk_cnt_reg(11),
      I5 => refclk_cnt_reg(9),
      O => \state[2]_i_5_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[3]_i_1_n_0\
    );
\state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      O => \state[3]_i_2_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg_n_0_[4]\,
      O => \state[4]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \state[0]_i_1_n_0\,
      PRE => \state_reg[1]_0\,
      Q => testclk_rst
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[1]_i_1_n_0\,
      Q => testclk_en
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[2]_i_1_n_0\,
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[3]_i_1_n_0\,
      Q => p_1_in
    );
\state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[4]_i_1_n_0\,
      Q => \state_reg_n_0_[4]\
    );
testclk_cnt0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => testclk_en_dly2,
      I1 => testclk_div4(1),
      I2 => testclk_div4(3),
      I3 => testclk_div4(2),
      I4 => testclk_div4(0),
      O => testclk_cnt0_n_0
    );
\testclk_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(0),
      Q => testclk_cnt_reg(0)
    );
\testclk_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(2),
      Q => \^d\(9)
    );
\testclk_cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(3),
      Q => \^d\(10)
    );
\testclk_cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(4),
      Q => \^d\(11)
    );
\testclk_cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(5),
      Q => \^d\(12)
    );
\testclk_cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(6),
      Q => \^d\(13)
    );
\testclk_cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(7),
      Q => \^d\(14)
    );
\testclk_cnt_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(0),
      Q => \^d\(15)
    );
\testclk_cnt_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(1),
      Q => \^d\(16)
    );
\testclk_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(1),
      Q => \^d\(0)
    );
\testclk_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(2),
      Q => \^d\(1)
    );
\testclk_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(3),
      Q => \^d\(2)
    );
\testclk_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(4),
      Q => \^d\(3)
    );
\testclk_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(5),
      Q => \^d\(4)
    );
\testclk_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(6),
      Q => \^d\(5)
    );
\testclk_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(7),
      Q => \^d\(6)
    );
\testclk_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(0),
      Q => \^d\(7)
    );
\testclk_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(1),
      Q => \^d\(8)
    );
\testclk_div4_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(3),
      Q => testclk_div4(0),
      S => tstclk_rst_dly2
    );
\testclk_div4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(0),
      Q => testclk_div4(1),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(1),
      Q => testclk_div4(2),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(2),
      Q => testclk_div4(3),
      R => tstclk_rst_dly2
    );
testclk_en_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en,
      Q => testclk_en_dly1,
      R => '0'
    );
testclk_en_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en_dly1,
      Q => testclk_en_dly2,
      R => '0'
    );
tstclk_rst_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_rst,
      Q => tstclk_rst_dly1,
      R => '0'
    );
tstclk_rst_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => tstclk_rst_dly1,
      Q => tstclk_rst_dly2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gtwiz_reset is
  port (
    rst_in_out_reg : out STD_LOGIC;
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gttxreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : out STD_LOGIC;
    RESET_IN : out STD_LOGIC;
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC;
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtpowergood_int\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gtwiz_reset : entity is "gtwizard_ultrascale_v1_7_17_gtwiz_reset";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gtwiz_reset;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gtwiz_reset is
  signal \FSM_sequential_sm_reset_all[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_2_n_0\ : STD_LOGIC;
  signal bit_synchronizer_gtpowergood_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_4 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_2 : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtrxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal gtwiz_reset_all_sync : STD_LOGIC;
  signal gtwiz_reset_rx_any_sync : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_rx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_any_sync : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_sync : STD_LOGIC;
  signal \gtwiz_reset_tx_done_int0__0\ : STD_LOGIC;
  signal gtwiz_reset_tx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_sync : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in11_out__0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_1 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_1 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sm_reset_all : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_all_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_i_2_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_all_timer_sat : STD_LOGIC;
  signal sm_reset_all_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sm_reset_rx_cdr_to_clr : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_ctr_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_rx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_rx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_rx_timer_sat : STD_LOGIC;
  signal sm_reset_rx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_tx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_tx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_tx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \sm_reset_tx_timer_clr013_out__0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_tx_timer_sat : STD_LOGIC;
  signal sm_reset_tx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_4\ : label is "soft_lutpair138";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[0]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[1]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[2]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[0]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[1]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[2]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[0]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[1]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[2]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute SOFT_HLUTNM of gtwiz_reset_rx_datapath_int_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of gtwiz_reset_tx_pll_and_datapath_int_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[2]_i_1\ : label is "soft_lutpair146";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_4 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_sat_i_1 : label is "soft_lutpair136";
begin
  \gen_gtwizard_gthe4.gttxreset_int\ <= \^gen_gtwizard_gthe4.gttxreset_int\;
  \gen_gtwizard_gthe4.rxprogdivreset_int\ <= \^gen_gtwizard_gthe4.rxprogdivreset_int\;
  \gen_gtwizard_gthe4.rxuserrdy_int\ <= \^gen_gtwizard_gthe4.rxuserrdy_int\;
  \gen_gtwizard_gthe4.txuserrdy_int\ <= \^gen_gtwizard_gthe4.txuserrdy_int\;
\FSM_sequential_sm_reset_all[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF70000FFFFFF"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      I3 => sm_reset_all(2),
      I4 => sm_reset_all(1),
      I5 => sm_reset_all(0),
      O => \sm_reset_all__0\(0)
    );
\FSM_sequential_sm_reset_all[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(0),
      O => \sm_reset_all__0\(1)
    );
\FSM_sequential_sm_reset_all[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      O => \sm_reset_all__0\(2)
    );
\FSM_sequential_sm_reset_all[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sm_reset_all_timer_sat,
      I1 => gtwiz_reset_rx_done_int_reg_n_0,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_all_timer_clr_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_4_n_0\
    );
\FSM_sequential_sm_reset_all_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(0),
      Q => sm_reset_all(0),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(1),
      Q => sm_reset_all(1),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(2),
      Q => sm_reset_all(2),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_rx[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_n_0,
      I1 => sm_reset_rx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      O => \p_0_in11_out__0\
    );
\FSM_sequential_sm_reset_rx[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF000800FF00"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => sm_reset_rx_timer_sat,
      I2 => sm_reset_rx_timer_clr_reg_n_0,
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx(1),
      I5 => sm_reset_rx(0),
      O => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(0),
      Q => sm_reset_rx(0),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(1),
      Q => sm_reset_rx(1),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\,
      Q => sm_reset_rx(2),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_tx[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => sm_reset_tx(0),
      I1 => sm_reset_tx(1),
      I2 => sm_reset_tx(2),
      O => \sm_reset_tx__0\(2)
    );
\FSM_sequential_sm_reset_tx[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg_n_0,
      I1 => sm_reset_tx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      O => \gtwiz_reset_tx_done_int0__0\
    );
\FSM_sequential_sm_reset_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(0),
      Q => sm_reset_tx(0),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(1),
      Q => sm_reset_tx(1),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(2),
      Q => sm_reset_tx(2),
      R => gtwiz_reset_tx_any_sync
    );
bit_synchronizer_gtpowergood_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_15
     port map (
      E(0) => bit_synchronizer_gtpowergood_inst_n_0,
      \FSM_sequential_sm_reset_all_reg[0]\ => \FSM_sequential_sm_reset_all[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_all_reg[0]_0\ => \FSM_sequential_sm_reset_all[2]_i_4_n_0\,
      Q(2 downto 0) => sm_reset_all(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtpowergood_out(0) => gtpowergood_out(0)
    );
bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_16
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_17
     port map (
      D(1 downto 0) => \sm_reset_rx__0\(1 downto 0),
      \FSM_sequential_sm_reset_rx[2]_i_3\ => sm_reset_rx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_pll_timer_sat => sm_reset_rx_pll_timer_sat,
      sm_reset_rx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2
    );
bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_18
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_19
     port map (
      D(1 downto 0) => \sm_reset_tx__0\(1 downto 0),
      \FSM_sequential_sm_reset_tx[2]_i_3\ => sm_reset_tx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      sm_reset_tx_pll_timer_sat => sm_reset_tx_pll_timer_sat,
      sm_reset_tx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0
    );
bit_synchronizer_gtwiz_reset_userclk_rx_active_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_20
     port map (
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_rxcdrlock_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat,
      sm_reset_rx_timer_clr_reg => sm_reset_rx_timer_clr_reg_n_0,
      sm_reset_rx_timer_clr_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_gtwiz_reset_userclk_tx_active_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_21
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      \FSM_sequential_sm_reset_tx_reg[2]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \^gen_gtwizard_gthe4.txuserrdy_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      \sm_reset_tx_timer_clr013_out__0\ => \sm_reset_tx_timer_clr013_out__0\,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_clr_reg => sm_reset_tx_timer_clr_reg_n_0,
      sm_reset_tx_timer_clr_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_plllock_rx_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_22
     port map (
      E(0) => bit_synchronizer_plllock_rx_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => sm_reset_rx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_plllock_rx_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]_0\ => bit_synchronizer_plllock_rx_inst_n_4,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_plllock_rx_inst_n_3,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      cplllock_out(0) => cplllock_out(0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gtrxreset_int\ => \gen_gtwizard_gthe4.gtrxreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_done_int_reg => gtwiz_reset_rx_done_int_reg_n_0,
      i_in_out_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_plllock_tx_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_23
     port map (
      E(0) => bit_synchronizer_plllock_tx_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]\ => bit_synchronizer_plllock_tx_inst_n_2,
      \FSM_sequential_sm_reset_tx_reg[0]_0\ => sm_reset_tx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_plllock_tx_inst_n_3,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      cplllock_out(0) => cplllock_out(0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gttxreset_int\ => \^gen_gtwizard_gthe4.gttxreset_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \gtwiz_reset_tx_done_int0__0\ => \gtwiz_reset_tx_done_int0__0\,
      gtwiz_reset_tx_done_int_reg => gtwiz_reset_tx_done_int_reg_n_0,
      i_in_out_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_rxcdrlock_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_24
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_rxcdrlock_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_rxcdrlock_inst_n_2,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      i_in_out_reg_0 => bit_synchronizer_rxcdrlock_inst_n_0,
      rxcdrlock_out(0) => rxcdrlock_out(0),
      sm_reset_rx_cdr_to_clr => sm_reset_rx_cdr_to_clr,
      sm_reset_rx_cdr_to_clr_reg => bit_synchronizer_plllock_rx_inst_n_2,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gtrxreset_int\,
      I1 => gtpowergood_out(0),
      I2 => \gen_gtwizard_gthe4.gtpowergood_int\,
      O => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\
    );
gtrxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_4,
      Q => \gen_gtwizard_gthe4.gtrxreset_int\,
      R => '0'
    );
gttxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_3,
      Q => \^gen_gtwizard_gthe4.gttxreset_int\,
      R => '0'
    );
gtwiz_reset_rx_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F740"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_rx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_3,
      Q => gtwiz_reset_rx_done_int_reg_n_0,
      R => gtwiz_reset_rx_any_sync
    );
gtwiz_reset_rx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(2),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_tx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_2,
      Q => gtwiz_reset_tx_done_int_reg_n_0,
      R => gtwiz_reset_tx_any_sync
    );
gtwiz_reset_tx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB02"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_tx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
pllreset_rx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      R => '0'
    );
pllreset_tx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      R => '0'
    );
reset_synchronizer_gtwiz_reset_all_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_all_sync => gtwiz_reset_all_sync,
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0)
    );
reset_synchronizer_gtwiz_reset_rx_any_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_25
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0,
      rst_in_out_reg_1 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_datapath_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_26
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      in0 => gtwiz_reset_rx_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_27
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_any_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_28
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_datapath_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_29
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_tx_datapath_sync
    );
reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_30
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_rx_done_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_rx_done_int_reg_n_0,
      rxusrclk2_in(0) => rxusrclk2_in(0)
    );
reset_synchronizer_tx_done_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_31
     port map (
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_tx_done_int_reg_n_0,
      txusrclk2_in(0) => txusrclk2_in(0)
    );
reset_synchronizer_txprogdivreset_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_32
     port map (
      drpclk_in(0) => drpclk_in(0),
      rst_in0 => rst_in0,
      rst_in_out_reg_0 => rst_in_out_reg
    );
\rst_in_meta_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      I1 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => RESET_IN
    );
rxprogdivreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      R => '0'
    );
rxuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      R => '0'
    );
sm_reset_all_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFA200A"
    )
        port map (
      I0 => sm_reset_all_timer_clr_i_2_n_0,
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => sm_reset_all(0),
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_clr_i_1_n_0
    );
sm_reset_all_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B0003333BB33"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all(2),
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      I5 => sm_reset_all(1),
      O => sm_reset_all_timer_clr_i_2_n_0
    );
sm_reset_all_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_clr_i_1_n_0,
      Q => sm_reset_all_timer_clr_reg_n_0,
      S => gtwiz_reset_all_sync
    );
\sm_reset_all_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_all_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      O => \sm_reset_all_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      I2 => sm_reset_all_timer_ctr(2),
      O => \sm_reset_all_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_all_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(0),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(1),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(2),
      R => sm_reset_all_timer_clr_reg_n_0
    );
sm_reset_all_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_sat_i_1_n_0
    );
sm_reset_all_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_sat_i_1_n_0,
      Q => sm_reset_all_timer_sat,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_1,
      Q => sm_reset_rx_cdr_to_clr,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_cdr_to_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(13),
      I2 => sm_reset_rx_cdr_to_ctr_reg(15),
      I3 => sm_reset_rx_cdr_to_ctr_reg(16),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\,
      I5 => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(6),
      I1 => sm_reset_rx_cdr_to_ctr_reg(4),
      I2 => sm_reset_rx_cdr_to_ctr_reg(10),
      I3 => sm_reset_rx_cdr_to_ctr_reg(8),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(5),
      I1 => sm_reset_rx_cdr_to_ctr_reg(2),
      I2 => sm_reset_rx_cdr_to_ctr_reg(3),
      I3 => sm_reset_rx_cdr_to_ctr_reg(18),
      I4 => sm_reset_rx_cdr_to_ctr_reg(0),
      I5 => sm_reset_rx_cdr_to_ctr_reg(1),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(17),
      I2 => sm_reset_rx_cdr_to_ctr_reg(14),
      I3 => sm_reset_rx_cdr_to_ctr_reg(19),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(0),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(24),
      I1 => sm_reset_rx_cdr_to_ctr_reg(23),
      I2 => sm_reset_rx_cdr_to_ctr_reg(25),
      I3 => sm_reset_rx_cdr_to_ctr_reg(20),
      I4 => sm_reset_rx_cdr_to_ctr_reg(21),
      I5 => sm_reset_rx_cdr_to_ctr_reg(22),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(12),
      I1 => sm_reset_rx_cdr_to_ctr_reg(11),
      I2 => sm_reset_rx_cdr_to_ctr_reg(9),
      I3 => sm_reset_rx_cdr_to_ctr_reg(7),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(0),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      S(7 downto 1) => sm_reset_rx_cdr_to_ctr_reg(7 downto 1),
      S(0) => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(10),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(11),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(12),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(13),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(14),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(15),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(16),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(23 downto 16)
    );
\sm_reset_rx_cdr_to_ctr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(17),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(18),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(19),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(1),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(20),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(21),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(22),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(23),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(24),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => sm_reset_rx_cdr_to_ctr_reg(25 downto 24)
    );
\sm_reset_rx_cdr_to_ctr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(25),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(2),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(3),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(4),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(5),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(6),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(7),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(8),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(15 downto 8)
    );
\sm_reset_rx_cdr_to_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(9),
      R => sm_reset_rx_cdr_to_clr
    );
sm_reset_rx_cdr_to_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      I1 => sm_reset_rx_cdr_to_sat,
      I2 => sm_reset_rx_cdr_to_clr,
      O => sm_reset_rx_cdr_to_sat_i_1_n_0
    );
sm_reset_rx_cdr_to_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_cdr_to_sat_i_1_n_0,
      Q => sm_reset_rx_cdr_to_sat,
      R => '0'
    );
sm_reset_rx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx(0),
      I2 => sm_reset_rx(1),
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_clr_i_1_n_0
    );
sm_reset_rx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_rx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      O => \p_0_in__3\(0)
    );
\sm_reset_rx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      O => \p_0_in__3\(1)
    );
\sm_reset_rx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      O => \p_0_in__3\(2)
    );
\sm_reset_rx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(1),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      O => \p_0_in__3\(3)
    );
\sm_reset_rx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(2),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \p_0_in__3\(4)
    );
\sm_reset_rx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      I5 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \p_0_in__3\(5)
    );
\sm_reset_rx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      O => \p_0_in__3\(6)
    );
\sm_reset_rx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \p_0_in__3\(7)
    );
\sm_reset_rx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      O => \p_0_in__3\(8)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(2),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(5),
      I3 => sm_reset_rx_pll_timer_ctr_reg(6),
      I4 => sm_reset_rx_pll_timer_ctr_reg(0),
      I5 => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\,
      O => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(6),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      I4 => sm_reset_rx_pll_timer_ctr_reg(9),
      O => \p_0_in__3\(9)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(8),
      I1 => sm_reset_rx_pll_timer_ctr_reg(9),
      I2 => sm_reset_rx_pll_timer_ctr_reg(3),
      I3 => sm_reset_rx_pll_timer_ctr_reg(4),
      I4 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(5),
      I1 => sm_reset_rx_pll_timer_ctr_reg(3),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(0),
      I4 => sm_reset_rx_pll_timer_ctr_reg(2),
      I5 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_rx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(0),
      Q => sm_reset_rx_pll_timer_ctr_reg(0),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(1),
      Q => sm_reset_rx_pll_timer_ctr_reg(1),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(2),
      Q => sm_reset_rx_pll_timer_ctr_reg(2),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(3),
      Q => sm_reset_rx_pll_timer_ctr_reg(3),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(4),
      Q => sm_reset_rx_pll_timer_ctr_reg(4),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(5),
      Q => sm_reset_rx_pll_timer_ctr_reg(5),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(6),
      Q => sm_reset_rx_pll_timer_ctr_reg(6),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(7),
      Q => sm_reset_rx_pll_timer_ctr_reg(7),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(8),
      Q => sm_reset_rx_pll_timer_ctr_reg(8),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(9),
      Q => sm_reset_rx_pll_timer_ctr_reg(9),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
sm_reset_rx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      I1 => sm_reset_rx_pll_timer_sat,
      I2 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_sat_i_1_n_0
    );
sm_reset_rx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_rx_pll_timer_sat,
      R => '0'
    );
sm_reset_rx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      Q => sm_reset_rx_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_rx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      O => \sm_reset_rx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      I2 => sm_reset_rx_timer_ctr(2),
      O => \sm_reset_rx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(0),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(1),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(2),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
sm_reset_rx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      I3 => sm_reset_rx_timer_sat,
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      O => sm_reset_rx_timer_sat_i_1_n_0
    );
sm_reset_rx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_timer_sat_i_1_n_0,
      Q => sm_reset_rx_timer_sat,
      R => '0'
    );
sm_reset_tx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => sm_reset_tx(0),
      I2 => sm_reset_tx(1),
      I3 => sm_reset_tx(2),
      I4 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_clr_i_1_n_0
    );
sm_reset_tx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_tx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      O => \p_0_in__2\(0)
    );
\sm_reset_tx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      O => \p_0_in__2\(1)
    );
\sm_reset_tx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      O => \p_0_in__2\(2)
    );
\sm_reset_tx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(1),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      O => \p_0_in__2\(3)
    );
\sm_reset_tx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(2),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \p_0_in__2\(4)
    );
\sm_reset_tx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      I5 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \p_0_in__2\(5)
    );
\sm_reset_tx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      O => \p_0_in__2\(6)
    );
\sm_reset_tx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \p_0_in__2\(7)
    );
\sm_reset_tx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      O => \p_0_in__2\(8)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(2),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(5),
      I3 => sm_reset_tx_pll_timer_ctr_reg(6),
      I4 => sm_reset_tx_pll_timer_ctr_reg(0),
      I5 => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\,
      O => sel
    );
\sm_reset_tx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(6),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      I4 => sm_reset_tx_pll_timer_ctr_reg(9),
      O => \p_0_in__2\(9)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(8),
      I1 => sm_reset_tx_pll_timer_ctr_reg(9),
      I2 => sm_reset_tx_pll_timer_ctr_reg(3),
      I3 => sm_reset_tx_pll_timer_ctr_reg(4),
      I4 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_tx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(5),
      I1 => sm_reset_tx_pll_timer_ctr_reg(3),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(0),
      I4 => sm_reset_tx_pll_timer_ctr_reg(2),
      I5 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_tx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(0),
      Q => sm_reset_tx_pll_timer_ctr_reg(0),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(1),
      Q => sm_reset_tx_pll_timer_ctr_reg(1),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(2),
      Q => sm_reset_tx_pll_timer_ctr_reg(2),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(3),
      Q => sm_reset_tx_pll_timer_ctr_reg(3),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(4),
      Q => sm_reset_tx_pll_timer_ctr_reg(4),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(5),
      Q => sm_reset_tx_pll_timer_ctr_reg(5),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(6),
      Q => sm_reset_tx_pll_timer_ctr_reg(6),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(7),
      Q => sm_reset_tx_pll_timer_ctr_reg(7),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(8),
      Q => sm_reset_tx_pll_timer_ctr_reg(8),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(9),
      Q => sm_reset_tx_pll_timer_ctr_reg(9),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
sm_reset_tx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sel,
      I1 => sm_reset_tx_pll_timer_sat,
      I2 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_sat_i_1_n_0
    );
sm_reset_tx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_tx_pll_timer_sat,
      R => '0'
    );
sm_reset_tx_timer_clr_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_tx_timer_sat,
      I1 => sm_reset_tx_timer_clr_reg_n_0,
      O => \sm_reset_tx_timer_clr013_out__0\
    );
sm_reset_tx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      Q => sm_reset_tx_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      O => p_0_in
    );
\sm_reset_tx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      O => \sm_reset_tx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      O => \sm_reset_tx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      I2 => sm_reset_tx_timer_ctr(2),
      O => \sm_reset_tx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(0),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(1),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(2),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
sm_reset_tx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      I3 => sm_reset_tx_timer_sat,
      I4 => sm_reset_tx_timer_clr_reg_n_0,
      O => sm_reset_tx_timer_sat_i_1_n_0
    );
sm_reset_tx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_timer_sat_i_1_n_0,
      Q => sm_reset_tx_timer_sat,
      R => '0'
    );
txuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.txuserrdy_int\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
gcDjvJ18gZEH8C+LHMq/N7AaYWSyHgvjIQn585rdUOTVX2orO9n8j6LNiga3BYkS91+lbHAjAieW
oD/8serz9uvKt9uVuyMIE6oOFFScZR6q2wQk1d1Qzq717+8yPCwgBT9HIhfJIHLujHt+cA2l2L5t
tux9aNBdVKkk1MHv7yY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
exhH3ieiewq538XhQByQWj7PMh1Y+pzdDw+4bALHgOXUMTZleYL0Pvhip/E5VwYBOb3/5i/ElWf3
Vm6OeE9b1Jj8xb7x10akeyRaNdCJYAtTqgb7gFS/crjXeoaYKJgLqCiyaB7LdWR9BiZOWqxEPSxe
/lr/8F8psti0kra2jACCbz94iU3qDIdZWH5kqd21Pp2/YczWpJBQzh+bBz9V+EuMAeZIzY3x2GZy
jOMZPemqiqFhSEcDf09mKK3xKEUxE+TPz82hd9ZrF5OjFst6mWMVye10lkzmY5Hmmx5Y/PVgPx3R
fN0tTAZfIDGH/YUu758U8UWOIcMzBHF6rytqmg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Umfm0FNxPKfdryB9QccnkcrzqkPtalTpE+R0M3D9kxaXOa1YOGT+9jGc1TRZMLcN5NyGN3UIZcH4
LWFVfGg80k9RmFHBDZaHzOXaomQhoPSO++ArXvmvO5zgttfCHEl7jypYkuPgwfQMfjK7YII9Deex
KOC8JtqORVWmhq47cpQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
cm7WeJnXtFlUdJuJH7wHYfinJTaBhpglyFWD2YwmOuS4fmVA4nXbX0IMaU1F1WGO1VK25KlFf8Nm
w8L6BJ6ZpH12xPIl3J17rMT4/3KHv9tpBWqeC080GeV5nISo8JrhOpIKa4+HBHZ6lYLce8LBAu/Z
EiBmDqw22aLsAuPAzAMh9yuHT5rpX9ykD9u0uZ5UplK05S0TsvYMUqcHNQ2hijt/lbxvUxXHTa+W
GJ5RRQAdw98wG1mc65u16hfZPsLimnw4BHwpyNGOPadShqb78rQihc+YiBTn4lgN1HhquWRGqCYZ
ZEjBmtWOJm8WJSTWtcpFEkmPlOTDmNX82e9mnw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a1mMNsEVIHwFCxw3sHygQ6eU3z5whgDQI+YHUmPAwU6q4vqfu2NVxu0z42QL1rV1rCsm39SqZ078
EGEqt7XUt6bdvI3yu4dU8gF+jou5njJ2UU34VmbOw/MQt48Hmi+hxtH1/zSlbNe2iOksDFEFTHmW
WGHgPS2bACG/KtAZMYK3gBtbnb9dtu+p5hxiQtwMOFnv9kQGBxcMaciN0yqy2TE5fygwKcNEua29
jiGUF0qgPS1k6qN+zLrYWkaVT0amR1MFXpv0WcwL+xVkxj6bBQhe5D7t5xCIsfLR4xqa5WVpa0dN
FkxGlIoufL17G/cGRr4nV4QP0sqcDCCHYpRoIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rPFWI49JcHqYFxRrTG2uFixmE4jeIWIero9KijBFo7+FOCC7hJeSlCuNlwb8mBsI0Up57fm7C8t9
tb1l2QCfvy82JqTvEuH49UmS+8/GEnbK1QbVHsDIiv3/8cFn+0zw/VSuVeaN8L0yzeNIo8m59iAq
AQ9wOyqKFEhKKkbn+nVg+hQW3L/P25hisjV06sqmfsA0Rx4bYhFoxEvIw3A4x9LsBIIfDpgDsPzS
NICAEhfA7fWXKK6UsOmuq1NZLTDmFe2zEHijVMovzm/qqvHfu7fCt5POlGtLOPZhXGCDZi0v1yiq
VyT7JTUW5P/rcLgzkfyKToozq36lEkXd6VSaLg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
T4EV2kKcg5a7rlvEGr4AG3uvv0JzSoc0NQb9aIeE2gsKGq0oLel4q0oZ7eO6He8noW5KEowgkY0O
xDnerk/R4qxdSePYeRRmUg3KZ7hAHVEQrHpQ2RbYwK5mUIpQLjxCWRWzBjeWOce2bh0dAMR/4OH6
t95V8b9VWpgepcUXynGvLDv31tVgr+8LtXlgWTNBiJj2mTZ3gEVxpgGRwMGsampw9yKqBKoR+/hg
++FP8JJkrOSdB2bhnNaD4fZotMLkhYDrWvQm9z6rW7fwxA2oEI+oUqi+K+82oiLzeVWy7FhVyzgS
Y273uSE53DWk35UE9A6ebcI/xUl1iGqwdeZihA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gZRrJLrBkbil4BLf1tia07NzGL28f+Pk9zyPElbTDf8NEXCsuwTum6RjR5lvY/odzAYHlcKxpG+6
gwjafT2OV5gHqqtPXrRHcVU4p5LEzOOl5p3puqvK+1z2+YpHqxOZIIZPIH9kjtzNgcBmcU7S2sFN
zTxyAYuLL9sAN+AIQ9UrW4MXDWxUtdkwPaSyFIvuKoxOKUD5IXEY9NtBpz1zsABMKNHneOO8pAix
qg8S/uQ/XJ8Qggr+vE7HDUUMCsijNXvqbkLM3xf6dXFpOqanKxd6/GfTcob4sezm/hMOZ2xiXcfS
hsYUMRdO9H6fmhECfszoK2XMsMt6xM+vlLywWJ0I6u468qVFxROkf9vL+ZDq/tMiJOm7E1p+HDif
98f5v1OybtzlZJP9bDMwWYcsCqcDejCMQyYOgPCgg+2jTR1JezxuK7PpjyliT0rnu7FfI/0tRzbL
d5YqO79RN0byWVTTdIlTWzL/qBD8BLVqXzWs3M+up46dGPxbkzv44od4

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A79lFm/8JnoMxv1MOWkY+AtU24uc6/CeGf6bjoYWLJXkzzHQooKleg9l+jH7oajoC3oVQh/sMXdi
3QmwZ5SKMt6sb03SC5BW7xPky8zyP6w8FRMCI2Tz1/GhozqjIbgSstUfCaemxIgj3rG7GkRYZ/2k
ualG2mpYDNyaxz1lMYaHfm7stH/IQlkCh6HHMbi7ImYJ6pILa828Ls3VREjo7dtXPS2ZDFxreSIH
2SZ3NpLJO0/umchZaUkt1xN0bsxgtGdOzSqGDpTJrU/ltmclBX199pmrXQa5p/q0FSLj2WkB043l
l3x1Rdipn49DvChkvbVzJP9aej4kwSPhvxHnHQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GFpXmWYmUY46GvuVucUW1VOu3+gGtLxYW4Ho/p4wggZ+jWrpUVhz2RSAxu+ufiLHtM9oYgKPaSYT
DOeuIJGTnxGr20Vh6Nn3cc41TyKAf0vxN2fGISEQQWrjh9OOgNcBmJfaHsSq7+5dhCaIWlGrInVr
GD5TqclLzw6cHAuPGxMi2wD4rq16RkDJnQbPf8ptaskWz81NxZfyWAL4T2E24soybpln8+vuF+72
IQYfLQh/dDDsNHKNKwTKAtGjpFS8eVSbYnS+k3Am4loN8JRflh0+c4yGUo4EkuRzUFiIBrJOKylp
qicgwQw7vdbe+yPl6moUlvA1U2CjJ87bsXk5CA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Hzklq501x4qEym07A6+Vh+O6T5Q1srpTjckVi/KQ8/P6I6xpFqHBBikoKASz9mkWuvFaf6aly934
etGfnzZuPuKCoMPixevIcq9cgFblu43p0H0FR4BSbqN+A/K2utwAblPur01qwtH9nc1azxOtPedI
3KLsEBUN2ObidzkZIUbiQlQ72wru0lGZ5uN6iiNcLRnEhqjdjWiOHf5qGo+df2QyP6S5zRR7hGOd
N5h9/9towH2UQ++6hnOd4pjtl7PKHWlU92421M+LhruDkz4Bw6c7d7EVdbIcZ3ub+l/OnCyNwQsr
WUo2E+j4vd3zIVA0gzTA1oLX73BJ1oxwQdO3JA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1776)
`protect data_block
O8eRvg7XCa4Nb7OG7rDiOM+Vl1sdYfvNHChkqTMSUyW4hdGoRCuSTcYx35kDcHTZTBJ33G990Zmd
6ebBRziAP33EXUgmbbusilbzNm/yB54peE7orT4OYe2l3aO9Mnl8iBLaIOnWKL/xZIeEfb7g+loj
rKfS4KXW7NjL1lB9k8DWG57Wj7bjp9xNxzMwtawYOgJ9iQrzajMtiVcoeierV/i3ORMobe/Z+L3H
GQaSfBQTpHVv4NRvA/Chzw79DnCv50ycHMChNokCGDhhrww72mmVCzahoBb2bF60iTfthI/KGlYj
g0uIPeprmxdEvW7Gj2Mmj/Ij+C4waMuKaYotVbLg8xyEdyoMORPdXHiQkQ9Yealt5b4SwnXokvK5
us/hHN9MXK4Dwt5dv9cXA2V25u3fKww0QYlcjQRz6wad1CFzU0QOfFcJPbGbFcO748IsT3FwyFw2
CLGB7rUVEcN3vuWz/blXwbo1Z0kH9PU91s62AUlGjiVvAuCgvf9zngIgUxeNRSQ1HJJj7KAACDwI
SVZnAOwyvO9ORp8zPBwKvss6ehy4syp1ZyxcW8WQDQFC2IY9kW96vWzU414cmvgm2DzSrZqwkDWI
nLSYjaC1SGElOWmd10MPr7w8fqaw2H9EYDYk0qjWLecA6YrGlbmTb3Z/aKyLdq+na3rZRjyruORD
4LJne4b+8DlsN1oA3c+ZHNLngBmDmTH38sYmvo7eL3aLQzIM2VOqOeScmKjf5cxzRDFQI0u0ACkF
6NXYMxXlYyDuRRuHdiyJ+No3EPM7qBbKEFCT46OOKgM5f9g5dzrjgS480r/PpzRvMG4S/aueCIXS
97sxZ2tYsm0KzQC2aOl3cbpGfQG2zOw365Fl0XbG4oznFfVmb0n8IPYYEfB+X2bCoOh5qt7UymYq
6sGcmm+fVkX7inCajc9YPF383kKe1YJiOGVw0M1ce1SHqkzgxQ/J50rQflzBA0YIMI5cBaXdsHV5
fwj/PaCe0VO3lI7gudu5i7LkXg7bb30fhdtTcq1Xei9wZgT4XKDNB0jYsEfRVSQDFxyfhMCfOnP3
GVnOIX9oDB16NVX/wr90J8Ybn8omtFSi+m8NpD8NSDFDS4vp+S7nCynjAOEvdbJI/EC5JhDw2iw+
kWn5bj3UNZP/s5zNXa2v6RGZwjMcksZSkVm2+iPezTTJgTROJ1SenH1MD+6uiLXlnetnoauIz814
XsEHdaA1fflNk8GqnV22iFSUfZ61ij1tg0pwnHVLkcJz1gtlpI0u1h6SX6PUaXDdUiKtv9U0b83t
AFJn9qTxF3HAwJOTnFN0kJ/a40NvkK+0e0WIVOnA+/f+/uKQlug4n5g+SeHWydD9rwgZZMTmu3B8
K4KijvUaF5KlrtyBy58mBUTFrDJHVTimCpht5dKCiWtlDoPnYK6KVSFnNfcIVGG8AM+ZI6R3ZNgu
fmu6JcVa5QMqF2oCROhB9ZfbSSfvfq7Q2vLP2E2fxO5QMkS5SizNBZCZ3h+ZEfg2Me/bNPsZKL/S
8R2AG4h0YySZUe3LaW1fpZuKeKkdIMEBYQvUMEHz4UVJicCMuu4JzHgfrLg4uXaMYcbAsQojFdFd
V36oAEuxVJBzi9kRurdk4xAyO2ktqDA1UrrVbbvx+Z3FyGfvMOhzwT6ORbh/p7Tmr0fcXyinHvKa
ZOe5YxBLIPdkCCWoPpqcH2fvEFPaKKb+uIO43m8MEc2lYn8AR5KZb0Zw/72rH/5xU3jzQWpHExc6
1AGKKTlCaUt7fyWHn2JuF2PR+o2KR5l8IKT1rK31XnJ9Uk9UeEwsDBEqsy/M6iLJGHyUziUWyl+5
mCHYqKh9aIgxLY/NK9Z8oJ3bqduR1r0QPp9kuxLWa1uXmyHk/q5hhtsXeDpHOulzVTitrLTNcnds
XOi4wH9akONpp6V35F8wWJVx+OzqbIjOM0KUS1j1n91/KR0dE07z30weC4ImYtIvVPCIFF59A5nT
FCJUVx8ciKwxTHKxLuhLqq8H/5AIOiP3f03Z1ndZkR1b3v1Ad+bXIVqS6vSMpxvyx4cv1pj3o7Q9
+zPRU0FkHfjBzEuy/i70T96m+To5KBX5qy/VVyicpPskxaA8NHwuWatBx9dJCfdYmt/wvXTdnH42
XGmjeaDvr8vhvloeJ7xOAlSCJ3m8gCJqrJs30b8+YT+qAPpbQeVnQD5PUb+DOircAbhz0wZgEeJO
FSHjRT20goylPsV5m0u5HmlEGChlUWR2lDhhG6/lr+/psv/diXkVgSqSAB0huSpYQ+QAGRyQx+pW
7RrCKCaJlc5Mk4ql6KKwaEpLZWUc96CaC+1SXE++xhRUkqwM4dyyMz8Hoxqq35DlhEmLTlezu+W9
TfvnYGD5vime
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_AURORA_LANE is
  port (
    lane_up_flop_i : out STD_LOGIC;
    tx_reset_i : out STD_LOGIC;
    enable_err_detect_i : out STD_LOGIC;
    rst_pma_init_usrclk : out STD_LOGIC;
    rx_pe_data_v_i : out STD_LOGIC;
    illegal_btf_i : out STD_LOGIC;
    RX_IDLE : out STD_LOGIC;
    rx_polarity_r_reg : out STD_LOGIC;
    check_polarity_r_reg : out STD_LOGIC;
    hard_err_i : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    remote_ready_i : out STD_LOGIC;
    SOFT_ERR_reg : out STD_LOGIC;
    reset_lanes_c : out STD_LOGIC;
    \TX_DATA_reg[44]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \TX_DATA_reg[63]\ : out STD_LOGIC_VECTOR ( 57 downto 0 );
    \RX_PE_DATA_reg[0]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    in0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg : in STD_LOGIC;
    reset_count_r0 : in STD_LOGIC;
    ready_r_reg0 : in STD_LOGIC;
    rxdatavalid_i : in STD_LOGIC;
    SOFT_ERR_reg_0 : in STD_LOGIC;
    \RX_DATA_REG_reg[0]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 65 downto 0 );
    HARD_ERR_reg : in STD_LOGIC;
    txdatavalid_symgen_i : in STD_LOGIC;
    gen_na_idles_i : in STD_LOGIC;
    tx_pe_data_v_i : in STD_LOGIC;
    TX_HEADER_1_reg : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    rx_lossofsync_i : in STD_LOGIC;
    reset_lanes_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \SCRAMBLED_DATA_OUT_reg[5]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \TX_DATA_reg[59]\ : in STD_LOGIC;
    \TX_DATA_reg[55]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TX_DATA_reg[63]_0\ : in STD_LOGIC;
    gen_ch_bond_i : in STD_LOGIC;
    gen_cc_i : in STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_AURORA_LANE;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_AURORA_LANE is
  signal \^lane_up_flop_i\ : STD_LOGIC;
begin
  lane_up_flop_i <= \^lane_up_flop_i\;
err_detect_i: entity work.zynq_bd_C2C1_PHY_0_ERR_DETECT
     port map (
      CLK => CLK,
      HARD_ERR_reg_0 => HARD_ERR_reg,
      SOFT_ERR_reg_0 => SOFT_ERR_reg,
      SOFT_ERR_reg_1 => SOFT_ERR_reg_0,
      channel_up_tx_if => channel_up_tx_if,
      hard_err_i => hard_err_i
    );
lane_init_sm_i: entity work.zynq_bd_C2C1_PHY_0_LANE_INIT_SM
     port map (
      CLK => CLK,
      SR(0) => SR(0),
      check_polarity_r_reg_0 => check_polarity_r_reg,
      enable_err_detect_i => enable_err_detect_i,
      gen_na_idles_i => gen_na_idles_i,
      in0 => in0,
      lane_up_flop_i_0 => \^lane_up_flop_i\,
      ready_r_reg0 => ready_r_reg0,
      reset_count_r0 => reset_count_r0,
      reset_lanes_c => reset_lanes_c,
      reset_lanes_i => reset_lanes_i,
      rst_r_reg_0 => tx_reset_i,
      rx_lossofsync_i => rx_lossofsync_i,
      rx_polarity_r_reg_0 => rx_polarity_r_reg
    );
sym_dec_i: entity work.zynq_bd_C2C1_PHY_0_SYM_DEC
     port map (
      CLK => CLK,
      \RX_DATA_REG_reg[0]_0\ => \RX_DATA_REG_reg[0]\,
      RX_IDLE => RX_IDLE,
      \RX_PE_DATA_reg[0]_0\(63 downto 0) => \RX_PE_DATA_reg[0]\(63 downto 0),
      SR(0) => SR(0),
      dout(65 downto 0) => dout(65 downto 0),
      illegal_btf_i => illegal_btf_i,
      \remote_rdy_cntr_reg[2]_0\ => \^lane_up_flop_i\,
      remote_ready_i => remote_ready_i,
      rx_pe_data_v_i => rx_pe_data_v_i,
      rxdatavalid_i => rxdatavalid_i
    );
sym_gen_i: entity work.zynq_bd_C2C1_PHY_0_SYM_GEN
     port map (
      CLK => CLK,
      D(1 downto 0) => D(1 downto 0),
      Q(59 downto 0) => Q(59 downto 0),
      \SCRAMBLED_DATA_OUT_reg[5]\(11 downto 0) => \SCRAMBLED_DATA_OUT_reg[5]\(11 downto 0),
      \TX_DATA_reg[44]_0\(5 downto 0) => \TX_DATA_reg[44]\(5 downto 0),
      \TX_DATA_reg[55]_0\(3 downto 0) => \TX_DATA_reg[55]\(3 downto 0),
      \TX_DATA_reg[59]_0\ => \TX_DATA_reg[59]\,
      \TX_DATA_reg[63]_0\(57 downto 0) => \TX_DATA_reg[63]\(57 downto 0),
      \TX_DATA_reg[63]_1\ => \TX_DATA_reg[63]_0\,
      TX_HEADER_1_reg_0 => TX_HEADER_1_reg,
      channel_up_tx_if => channel_up_tx_if,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_na_idles_i => gen_na_idles_i,
      stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg => stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg,
      stg5_reg => rst_pma_init_usrclk,
      tx_pe_data_v_i => tx_pe_data_v_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg_0 : out STD_LOGIC;
    cpllreset_int_reg_0 : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg_0 : out STD_LOGIC;
    cal_on_tx_drpen_out : out STD_LOGIC;
    cal_on_tx_drpwe_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \gt0_drpdi[15]\ : out STD_LOGIC;
    \gt0_drpaddr[0]\ : out STD_LOGIC;
    \gt0_drpaddr[5]\ : out STD_LOGIC;
    \gt0_drpaddr[6]\ : out STD_LOGIC;
    \gt0_drpaddr[4]\ : out STD_LOGIC;
    \gt0_drpaddr[4]_0\ : out STD_LOGIC;
    rst_in0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gt0_drpaddr[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \daddr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \di_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_i_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drdy : in STD_LOGIC;
    drprst_in_sync : in STD_LOGIC;
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx : entity is "gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx is
  signal \^user_cplllock_out_reg_0\ : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_0 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_18 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_19 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_23 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_24 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_25 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_26 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_27 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_28 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_29 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_30 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_31 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_32 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_33 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_34 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_35 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_36 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_37 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_38 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_39 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_40 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_41 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_42 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_43 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_44 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_45 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_46 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_47 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_48 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_49 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_50 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_51 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_52 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_53 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_54 : STD_LOGIC;
  signal \addr_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \addr_i[7]_i_3_n_0\ : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst0_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst1_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst2_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprgdivresetdone_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprogdivreset_inst_n_0 : STD_LOGIC;
  signal \cal_fail_store__0\ : STD_LOGIC;
  signal cal_fail_store_i_4_n_0 : STD_LOGIC;
  signal \^cal_on_tx_drpen_out\ : STD_LOGIC;
  signal \^cal_on_tx_drpwe_out\ : STD_LOGIC;
  signal cpll_cal_state2 : STD_LOGIC;
  signal cpll_cal_state26_in : STD_LOGIC;
  signal cpll_cal_state2_carry_n_1 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_2 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_3 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_4 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_5 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_6 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_7 : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal cpll_cal_state7_out : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \cpll_cal_state[17]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[17]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[17]_i_4_n_0\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[27]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[28]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[29]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[30]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[31]\ : STD_LOGIC;
  signal cpllpd_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllpd_int_reg_0\ : STD_LOGIC;
  signal cpllreset_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllreset_int_reg_0\ : STD_LOGIC;
  signal daddr0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \daddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_1_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_2_n_0\ : STD_LOGIC;
  signal den_i_1_n_0 : STD_LOGIC;
  signal \di_msk[0]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[10]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[11]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_4_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[2]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[3]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[4]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[7]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[8]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[9]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[9]\ : STD_LOGIC;
  signal drp_done : STD_LOGIC;
  signal \drp_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal dwe_i_1_n_0 : STD_LOGIC;
  signal freq_counter_rst_reg_n_0 : STD_LOGIC;
  signal mask_user_in_i_1_n_0 : STD_LOGIC;
  signal mask_user_in_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in1_in : STD_LOGIC;
  signal p_2_in4_in : STD_LOGIC;
  signal p_2_in8_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal progclk_sel_store : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[9]\ : STD_LOGIC;
  signal progdiv_cfg_store : STD_LOGIC;
  signal \progdiv_cfg_store[15]_i_1_n_0\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[15]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[9]\ : STD_LOGIC;
  signal rd : STD_LOGIC;
  signal \rd_i_1__0_n_0\ : STD_LOGIC;
  signal rd_i_2_n_0 : STD_LOGIC;
  signal \repeat_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_3_n_0\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \status_store__0\ : STD_LOGIC;
  signal status_store_i_1_n_0 : STD_LOGIC;
  signal txoutclkmon : STD_LOGIC;
  signal txoutclksel_int : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \txoutclksel_int[2]_i_1_n_0\ : STD_LOGIC;
  signal txprogdivreset_int : STD_LOGIC;
  signal txprogdivreset_int_i_1_n_0 : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_0\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_9\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_9\ : STD_LOGIC;
  signal wait_ctr0_carry_n_0 : STD_LOGIC;
  signal wait_ctr0_carry_n_1 : STD_LOGIC;
  signal wait_ctr0_carry_n_10 : STD_LOGIC;
  signal wait_ctr0_carry_n_11 : STD_LOGIC;
  signal wait_ctr0_carry_n_12 : STD_LOGIC;
  signal wait_ctr0_carry_n_13 : STD_LOGIC;
  signal wait_ctr0_carry_n_14 : STD_LOGIC;
  signal wait_ctr0_carry_n_15 : STD_LOGIC;
  signal wait_ctr0_carry_n_2 : STD_LOGIC;
  signal wait_ctr0_carry_n_3 : STD_LOGIC;
  signal wait_ctr0_carry_n_4 : STD_LOGIC;
  signal wait_ctr0_carry_n_5 : STD_LOGIC;
  signal wait_ctr0_carry_n_6 : STD_LOGIC;
  signal wait_ctr0_carry_n_7 : STD_LOGIC;
  signal wait_ctr0_carry_n_8 : STD_LOGIC;
  signal wait_ctr0_carry_n_9 : STD_LOGIC;
  signal \wait_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[10]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[13]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[14]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[15]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[16]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[17]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[18]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[19]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[20]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[21]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[22]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[23]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_7_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_8_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_9_n_0\ : STD_LOGIC;
  signal \wait_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_10_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_7_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_8_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_9_n_0\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[11]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[12]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[13]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[14]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[15]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[16]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[17]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[18]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[19]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[20]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[21]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[22]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[23]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[24]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[9]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal \wr_i_1__0_n_0\ : STD_LOGIC;
  signal \x0e1_store[14]_i_1_n_0\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_cpll_cal_state2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_i[0]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \addr_i[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \addr_i[2]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \addr_i[5]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \addr_i[7]_i_3\ : label is "soft_lutpair104";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of bufg_gt_txoutclkmon_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of bufg_gt_txoutclkmon_inst : label is "MLO";
  attribute SOFT_HLUTNM of cal_fail_store_i_4 : label is "soft_lutpair109";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cpll_cal_state2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \cpll_cal_state[12]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \cpll_cal_state[14]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \cpll_cal_state[15]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \cpll_cal_state[16]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \cpll_cal_state[1]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \cpll_cal_state[27]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \cpll_cal_state[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \cpll_cal_state[5]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \cpll_cal_state[6]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \cpll_cal_state[7]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of cpllpd_int_i_1 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of cpllreset_int_i_1 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \daddr[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \daddr[2]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \daddr[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \daddr[5]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \data_i[15]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \di_msk[12]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \di_msk[12]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \di_msk[15]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \di_msk[15]_i_4\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \di_msk[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \di_msk[6]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \drp_state[1]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \drp_state[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \drp_state[5]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \drp_state[6]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of dwe_i_1 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of rd_i_2 : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \repeat_ctr[0]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \repeat_ctr[1]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \repeat_ctr[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of txprogdivreset_int_i_1 : label is "soft_lutpair102";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of wait_ctr0_carry : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \wait_ctr[10]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \wait_ctr[12]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \wait_ctr[13]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \wait_ctr[14]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \wait_ctr[15]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \wait_ctr[16]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \wait_ctr[17]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \wait_ctr[18]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \wait_ctr[19]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \wait_ctr[1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \wait_ctr[20]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \wait_ctr[21]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \wait_ctr[22]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \wait_ctr[23]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_5\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \wait_ctr[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \wait_ctr[3]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \wait_ctr[5]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \wait_ctr[6]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \wait_ctr[9]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \wait_ctr[9]_i_4\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \wait_ctr[9]_i_6\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \wait_ctr[9]_i_8\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \wr_i_1__0\ : label is "soft_lutpair123";
begin
  USER_CPLLLOCK_OUT_reg_0 <= \^user_cplllock_out_reg_0\;
  cal_on_tx_drpen_out <= \^cal_on_tx_drpen_out\;
  cal_on_tx_drpwe_out <= \^cal_on_tx_drpwe_out\;
  cpllpd_int_reg_0 <= \^cpllpd_int_reg_0\;
  cpllreset_int_reg_0 <= \^cpllreset_int_reg_0\;
USER_CPLLLOCK_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_cplllock_inst_n_1,
      Q => \^user_cplllock_out_reg_0\,
      R => '0'
    );
U_TXOUTCLK_FREQ_COUNTER: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_freq_counter
     port map (
      CO(0) => cpll_cal_state2,
      D(16 downto 0) => D(16 downto 0),
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      O(7 downto 0) => O(7 downto 0),
      Q(5) => \cpll_cal_state_reg_n_0_[27]\,
      Q(4) => p_2_in8_in,
      Q(3) => p_11_in,
      Q(2) => p_18_in,
      Q(1) => \cpll_cal_state_reg_n_0_[12]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      S(0) => S(0),
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_fail_store_reg => bit_synchronizer_cplllock_inst_n_0,
      cal_fail_store_reg_0 => \repeat_ctr_reg_n_0_[3]\,
      cal_fail_store_reg_1 => cal_fail_store_i_4_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[13]\ => \wait_ctr[24]_i_3_n_0\,
      \cpll_cal_state_reg[13]_0\ => \repeat_ctr_reg_n_0_[1]\,
      \cpll_cal_state_reg[13]_1\ => \repeat_ctr_reg_n_0_[0]\,
      \cpll_cal_state_reg[13]_2\ => \repeat_ctr_reg_n_0_[2]\,
      \cpll_cal_state_reg[21]\(0) => drp_done,
      done_o_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_0,
      done_o_reg_1(1) => cpll_cal_state7_out(21),
      done_o_reg_1(0) => cpll_cal_state7_out(13),
      drpclk_in(0) => drpclk_in(0),
      \freq_cnt_o_reg[0]_0\ => U_TXOUTCLK_FREQ_COUNTER_n_52,
      \freq_cnt_o_reg[14]_0\(7) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      \freq_cnt_o_reg[14]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      \freq_cnt_o_reg[14]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      \freq_cnt_o_reg[14]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      \freq_cnt_o_reg[14]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      \freq_cnt_o_reg[14]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_49,
      \freq_cnt_o_reg[14]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_50,
      \freq_cnt_o_reg[14]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_51,
      \freq_cnt_o_reg[15]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      \freq_cnt_o_reg[15]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      \freq_cnt_o_reg[15]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      \freq_cnt_o_reg[15]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      \freq_cnt_o_reg[15]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      \freq_cnt_o_reg[15]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      \freq_cnt_o_reg[15]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_43,
      \freq_cnt_o_reg[16]_0\(7) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      \freq_cnt_o_reg[16]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      \freq_cnt_o_reg[16]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      \freq_cnt_o_reg[16]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      \freq_cnt_o_reg[16]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      \freq_cnt_o_reg[16]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      \freq_cnt_o_reg[16]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      \freq_cnt_o_reg[16]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      \freq_cnt_o_reg[16]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_54,
      \freq_cnt_o_reg[17]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_53,
      \repeat_ctr_reg[3]\ => \repeat_ctr[3]_i_3_n_0\,
      \repeat_ctr_reg[3]_0\(0) => cpll_cal_state26_in,
      rst_in_out_reg => U_TXOUTCLK_FREQ_COUNTER_n_18,
      rst_in_out_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_19,
      \state_reg[1]_0\ => freq_counter_rst_reg_n_0,
      \testclk_cnt_reg[15]_0\(7 downto 0) => \testclk_cnt_reg[15]\(7 downto 0),
      \testclk_cnt_reg[17]_0\(1 downto 0) => \testclk_cnt_reg[17]\(1 downto 0),
      txoutclkmon => txoutclkmon
    );
\addr_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drpaddr_in(0),
      I1 => \addr_i[2]_i_3_n_0\,
      O => \gt0_drpaddr[0]\
    );
\addr_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => drpaddr_in(1),
      I1 => \addr_i[2]_i_3_n_0\,
      I2 => drprst_in_sync,
      O => \gt0_drpaddr[2]\(0)
    );
\addr_i[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => drpaddr_in(2),
      I1 => \addr_i[2]_i_3_n_0\,
      I2 => drprst_in_sync,
      O => \gt0_drpaddr[2]\(1)
    );
\addr_i[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40010000"
    )
        port map (
      I0 => \addr_i[7]_i_3_n_0\,
      I1 => drpaddr_in(4),
      I2 => drpaddr_in(5),
      I3 => drpaddr_in(1),
      I4 => \addr_i_reg[7]\,
      O => \addr_i[2]_i_3_n_0\
    );
\addr_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFD00000000"
    )
        port map (
      I0 => \addr_i_reg[7]\,
      I1 => drpaddr_in(4),
      I2 => drpaddr_in(5),
      I3 => drpaddr_in(1),
      I4 => \addr_i[7]_i_3_n_0\,
      I5 => drpaddr_in(3),
      O => \gt0_drpaddr[4]_0\
    );
\addr_i[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drpaddr_in(5),
      I1 => \addr_i[2]_i_3_n_0\,
      O => \gt0_drpaddr[5]\
    );
\addr_i[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drpaddr_in(6),
      I1 => \addr_i[2]_i_3_n_0\,
      O => \gt0_drpaddr[6]\
    );
\addr_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \addr_i_reg[7]\,
      I1 => drpaddr_in(4),
      I2 => drpaddr_in(5),
      I3 => drpaddr_in(1),
      I4 => \addr_i[7]_i_3_n_0\,
      I5 => drpaddr_in(7),
      O => \gt0_drpaddr[4]\
    );
\addr_i[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[31]\,
      I1 => \cpll_cal_state_reg_n_0_[0]\,
      I2 => drpwe_in(0),
      I3 => drpaddr_in(0),
      O => \addr_i[7]_i_3_n_0\
    );
bit_synchronizer_cplllock_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_36
     port map (
      Q(1) => \cpll_cal_state_reg_n_0_[30]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      USER_CPLLLOCK_OUT_reg => mask_user_in_reg_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[0]\ => bit_synchronizer_cplllock_inst_n_1,
      drpclk_in(0) => drpclk_in(0),
      i_in_out_reg_0 => bit_synchronizer_cplllock_inst_n_0,
      in0 => in0
    );
bit_synchronizer_txoutclksel_inst0: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_37
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst0_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txoutclksel_inst1: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_38
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst1_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ => mask_user_in_reg_n_0
    );
bit_synchronizer_txoutclksel_inst2: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_39
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst2_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txprgdivresetdone_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_40
     port map (
      D(4 downto 2) => cpll_cal_state7_out(31 downto 29),
      D(1 downto 0) => cpll_cal_state7_out(20 downto 19),
      Q(8) => \cpll_cal_state_reg_n_0_[31]\,
      Q(7) => \cpll_cal_state_reg_n_0_[30]\,
      Q(6) => \cpll_cal_state_reg_n_0_[29]\,
      Q(5) => \cpll_cal_state_reg_n_0_[28]\,
      Q(4) => p_11_in,
      Q(3) => p_12_in,
      Q(2) => p_13_in,
      Q(1) => p_16_in,
      Q(0) => p_17_in,
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[14]\ => bit_synchronizer_txprgdivresetdone_inst_n_0,
      \cpll_cal_state_reg[20]\ => U_TXOUTCLK_FREQ_COUNTER_n_0,
      \cpll_cal_state_reg[29]\ => \wait_ctr[24]_i_3_n_0\,
      drpclk_in(0) => drpclk_in(0),
      freq_counter_rst_reg => \wait_ctr[9]_i_5_n_0\,
      freq_counter_rst_reg_0 => freq_counter_rst_reg_n_0,
      freq_counter_rst_reg_1 => \cpll_cal_state[17]_i_2_n_0\,
      i_in_meta_reg_0 => i_in_meta_reg_0
    );
bit_synchronizer_txprogdivreset_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_41
     port map (
      drpclk_in(0) => drpclk_in(0),
      i_in_meta_reg_0 => i_in_meta_reg,
      \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ => mask_user_in_reg_n_0,
      txprogdivreset_int => txprogdivreset_int,
      txprogdivreset_int_reg => bit_synchronizer_txprogdivreset_inst_n_0
    );
bufg_gt_txoutclkmon_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => lopt,
      CEMASK => '1',
      CLR => lopt_1,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => txoutclk_out(0),
      O => txoutclkmon
    );
cal_fail_store_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[1]\,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      O => cal_fail_store_i_4_n_0
    );
cal_fail_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => U_TXOUTCLK_FREQ_COUNTER_n_19,
      Q => \cal_fail_store__0\,
      R => '0'
    );
cpll_cal_state2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => U_TXOUTCLK_FREQ_COUNTER_n_52,
      CI_TOP => '0',
      CO(7) => cpll_cal_state2,
      CO(6) => cpll_cal_state2_carry_n_1,
      CO(5) => cpll_cal_state2_carry_n_2,
      CO(4) => cpll_cal_state2_carry_n_3,
      CO(3) => cpll_cal_state2_carry_n_4,
      CO(2) => cpll_cal_state2_carry_n_5,
      CO(1) => cpll_cal_state2_carry_n_6,
      CO(0) => cpll_cal_state2_carry_n_7,
      DI(7 downto 6) => B"00",
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      O(7 downto 0) => NLW_cpll_cal_state2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_36
    );
\cpll_cal_state2_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CO(6) => \cpll_cal_state2_inferred__0/i__carry_n_1\,
      CO(5) => \cpll_cal_state2_inferred__0/i__carry_n_2\,
      CO(4) => \cpll_cal_state2_inferred__0/i__carry_n_3\,
      CO(3) => \cpll_cal_state2_inferred__0/i__carry_n_4\,
      CO(2) => \cpll_cal_state2_inferred__0/i__carry_n_5\,
      CO(1) => \cpll_cal_state2_inferred__0/i__carry_n_6\,
      CO(0) => \cpll_cal_state2_inferred__0/i__carry_n_7\,
      DI(7) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      DI(6) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      DI(1) => '0',
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_43,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_49,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_50,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_51
    );
\cpll_cal_state2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state26_in,
      DI(7 downto 1) => B"0000000",
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_53,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_54
    );
\cpll_cal_state[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_0_in,
      O => cpll_cal_state7_out(12)
    );
\cpll_cal_state[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_17_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_18_in,
      O => cpll_cal_state7_out(14)
    );
\cpll_cal_state[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => p_17_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[9]_i_5_n_0\,
      I3 => p_16_in,
      O => cpll_cal_state7_out(15)
    );
\cpll_cal_state[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_15_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[9]_i_5_n_0\,
      I3 => p_16_in,
      O => cpll_cal_state7_out(16)
    );
\cpll_cal_state[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => p_15_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[9]_i_5_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(17)
    );
\cpll_cal_state[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010101010101"
    )
        port map (
      I0 => \wait_ctr[24]_i_4_n_0\,
      I1 => \wait_ctr[24]_i_5_n_0\,
      I2 => \wait_ctr[24]_i_6_n_0\,
      I3 => \wait_ctr_reg_n_0_[12]\,
      I4 => \cpll_cal_state[17]_i_3_n_0\,
      I5 => \cpll_cal_state[17]_i_4_n_0\,
      O => \cpll_cal_state[17]_i_2_n_0\
    );
\cpll_cal_state[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[6]\,
      I1 => \wait_ctr_reg_n_0_[5]\,
      I2 => \wait_ctr_reg_n_0_[11]\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[3]\,
      I5 => \wait_ctr_reg_n_0_[4]\,
      O => \cpll_cal_state[17]_i_3_n_0\
    );
\cpll_cal_state[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[9]\,
      I1 => \wait_ctr_reg_n_0_[8]\,
      I2 => \wait_ctr_reg_n_0_[7]\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[11]\,
      O => \cpll_cal_state[17]_i_4_n_0\
    );
\cpll_cal_state[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_13_in,
      I2 => \wait_ctr[9]_i_5_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(18)
    );
\cpll_cal_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => drp_done,
      I2 => p_1_in10_in,
      O => cpll_cal_state7_out(1)
    );
\cpll_cal_state[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_3_in,
      O => cpll_cal_state7_out(27)
    );
\cpll_cal_state[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[27]\,
      I1 => \wait_ctr[24]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      O => cpll_cal_state7_out(28)
    );
\cpll_cal_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in10_in,
      I1 => drp_done,
      O => cpll_cal_state7_out(2)
    );
\cpll_cal_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in2_in,
      I2 => \status_store__0\,
      I3 => p_29_in,
      O => cpll_cal_state7_out(3)
    );
\cpll_cal_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_29_in,
      I1 => \status_store__0\,
      I2 => p_1_in5_in,
      I3 => drp_done,
      I4 => p_0_in7_in,
      O => cpll_cal_state7_out(5)
    );
\cpll_cal_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in5_in,
      O => cpll_cal_state7_out(6)
    );
\cpll_cal_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => \status_store__0\,
      I3 => p_25_in,
      O => cpll_cal_state7_out(7)
    );
\cpll_cal_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_25_in,
      I1 => \status_store__0\,
      I2 => p_4_in,
      I3 => drp_done,
      I4 => p_0_in3_in,
      O => cpll_cal_state7_out(9)
    );
\cpll_cal_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      Q => \cpll_cal_state_reg_n_0_[0]\,
      S => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_4_in,
      Q => p_0_in0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_0_in0_in,
      Q => p_0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(12),
      Q => \cpll_cal_state_reg_n_0_[12]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(13),
      Q => p_18_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(14),
      Q => p_17_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(15),
      Q => p_16_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(16),
      Q => p_15_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(17),
      Q => p_14_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(18),
      Q => p_13_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(19),
      Q => p_12_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(1),
      Q => p_1_in10_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(20),
      Q => p_11_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(21),
      Q => p_2_in8_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in8_in,
      Q => p_2_in4_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in4_in,
      Q => p_2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in,
      Q => p_2_in1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in1_in,
      Q => p_3_in9_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_3_in9_in,
      Q => p_3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(27),
      Q => \cpll_cal_state_reg_n_0_[27]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(28),
      Q => \cpll_cal_state_reg_n_0_[28]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(29),
      Q => \cpll_cal_state_reg_n_0_[29]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(2),
      Q => p_29_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(30),
      Q => \cpll_cal_state_reg_n_0_[30]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(31),
      Q => \cpll_cal_state_reg_n_0_[31]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(3),
      Q => p_1_in2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in2_in,
      Q => p_0_in7_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(5),
      Q => p_1_in5_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(6),
      Q => p_25_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(7),
      Q => p_1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in,
      Q => p_0_in3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(9),
      Q => p_4_in,
      R => cal_on_tx_reset_in_sync
    );
cpllpd_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD2F00"
    )
        port map (
      I0 => p_17_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_18_in,
      I4 => \^cpllpd_int_reg_0\,
      O => cpllpd_int_i_1_n_0
    );
cpllpd_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllpd_int_i_1_n_0,
      Q => \^cpllpd_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
cpllreset_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD2F00"
    )
        port map (
      I0 => p_15_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => \wait_ctr[9]_i_5_n_0\,
      I3 => p_16_in,
      I4 => \^cpllreset_int_reg_0\,
      O => cpllreset_int_i_1_n_0
    );
cpllreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllreset_int_i_1_n_0,
      Q => \^cpllreset_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
\daddr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_1_in2_in,
      I3 => p_2_in1_in,
      I4 => p_0_in0_in,
      O => daddr0_in(1)
    );
\daddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_1_in5_in,
      I2 => p_2_in4_in,
      I3 => p_0_in3_in,
      I4 => p_3_in,
      O => \daddr[2]_i_1__0_n_0\
    );
\daddr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_4_in,
      I1 => p_2_in8_in,
      I2 => p_3_in9_in,
      I3 => p_1_in10_in,
      I4 => p_0_in7_in,
      I5 => \cpll_cal_state_reg_n_0_[0]\,
      O => daddr0_in(3)
    );
\daddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_1_in2_in,
      I2 => p_2_in1_in,
      I3 => p_0_in0_in,
      I4 => \daddr[5]_i_2_n_0\,
      O => daddr0_in(4)
    );
\daddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111555555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_0_in0_in,
      I3 => p_2_in1_in,
      I4 => p_1_in2_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[5]_i_1__0_n_0\
    );
\daddr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in3_in,
      I2 => p_2_in4_in,
      I3 => p_1_in5_in,
      O => \daddr[5]_i_2_n_0\
    );
\daddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_3_in,
      I2 => p_0_in3_in,
      I3 => p_2_in4_in,
      I4 => p_1_in5_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[6]_i_1__0_n_0\
    );
\daddr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_1_in10_in,
      I2 => p_3_in9_in,
      I3 => p_2_in8_in,
      I4 => p_4_in,
      O => \daddr[6]_i_2_n_0\
    );
\daddr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      I2 => p_1_in,
      I3 => daddr0_in(1),
      O => \daddr[7]_i_1_n_0\
    );
\daddr[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_4_in,
      I2 => p_2_in8_in,
      I3 => p_3_in9_in,
      I4 => p_1_in10_in,
      I5 => p_0_in7_in,
      O => \daddr[7]_i_2_n_0\
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => daddr0_in(1),
      Q => \daddr_reg[7]_0\(0),
      R => '0'
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => \daddr[2]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(1),
      R => '0'
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => daddr0_in(3),
      Q => \daddr_reg[7]_0\(2),
      R => '0'
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => daddr0_in(4),
      Q => \daddr_reg[7]_0\(3),
      R => '0'
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => \daddr[5]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(4),
      R => '0'
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => \daddr[6]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(5),
      R => '0'
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1_n_0\,
      D => \daddr[7]_i_2_n_0\,
      Q => \daddr_reg[7]_0\(6),
      R => '0'
    );
\data_i[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => drpdi_in(0),
      I1 => \addr_i[2]_i_3_n_0\,
      O => \gt0_drpdi[15]\
    );
den_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCDFFCC"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[1]\,
      I4 => \^cal_on_tx_drpen_out\,
      O => den_i_1_n_0
    );
den_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => den_i_1_n_0,
      Q => \^cal_on_tx_drpen_out\
    );
\di_msk[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[0]\,
      I2 => \progdiv_cfg_store_reg_n_0_[0]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[0]\,
      O => \di_msk[0]_i_1_n_0\
    );
\di_msk[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0E0E0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[10]\,
      I3 => p_0_in7_in,
      I4 => p_2_in1_in,
      I5 => \progclk_sel_store_reg_n_0_[10]\,
      O => \di_msk[10]_i_1_n_0\
    );
\di_msk[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0E0FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[11]\,
      I3 => \progclk_sel_store_reg_n_0_[11]\,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => p_0_in0_in,
      O => \di_msk[11]_i_1_n_0\
    );
\di_msk[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[12]\,
      I2 => \progdiv_cfg_store_reg_n_0_[12]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[12]\,
      O => \di_msk[12]_i_1_n_0\
    );
\di_msk[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      O => \di_msk[12]_i_2_n_0\
    );
\di_msk[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      O => \di_msk[12]_i_3_n_0\
    );
\di_msk[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[13]\,
      I3 => \di_msk[13]_i_2_n_0\,
      O => \di_msk[13]_i_1_n_0\
    );
\di_msk[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[13]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[13]\,
      I5 => p_0_in,
      O => \di_msk[13]_i_2_n_0\
    );
\di_msk[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[14]\,
      I3 => \di_msk[14]_i_2_n_0\,
      O => \di_msk[14]_i_1_n_0\
    );
\di_msk[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[14]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[14]\,
      I5 => p_0_in,
      O => \di_msk[14]_i_2_n_0\
    );
\di_msk[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \di_msk[15]_i_1_n_0\
    );
\di_msk[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[15]\,
      I3 => p_0_in7_in,
      I4 => p_0_in,
      O => \di_msk[15]_i_2_n_0\
    );
\di_msk[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_3_in9_in,
      I2 => p_0_in3_in,
      I3 => p_3_in,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => \di_msk[15]_i_4_n_0\,
      O => \di_msk[15]_i_3_n_0\
    );
\di_msk[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      O => \di_msk[15]_i_4_n_0\
    );
\di_msk[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[1]\,
      I3 => \di_msk[1]_i_2_n_0\,
      O => \di_msk[1]_i_1_n_0\
    );
\di_msk[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[1]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[1]\,
      I5 => p_0_in,
      O => \di_msk[1]_i_2_n_0\
    );
\di_msk[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[2]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[2]\,
      I4 => \progclk_sel_store_reg_n_0_[2]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[2]_i_1_n_0\
    );
\di_msk[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[3]\,
      I2 => \progdiv_cfg_store_reg_n_0_[3]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[3]\,
      O => \di_msk[3]_i_1_n_0\
    );
\di_msk[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[4]\,
      I2 => \progdiv_cfg_store_reg_n_0_[4]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[4]\,
      O => \di_msk[4]_i_1_n_0\
    );
\di_msk[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[5]\,
      I3 => \di_msk[5]_i_2_n_0\,
      O => \di_msk[5]_i_1_n_0\
    );
\di_msk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[5]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[5]\,
      I5 => p_0_in,
      O => \di_msk[5]_i_2_n_0\
    );
\di_msk[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[6]\,
      I3 => \di_msk[6]_i_2_n_0\,
      O => \di_msk[6]_i_1_n_0\
    );
\di_msk[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[6]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[6]\,
      I5 => p_0_in,
      O => \di_msk[6]_i_2_n_0\
    );
\di_msk[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[7]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[7]\,
      I4 => \progclk_sel_store_reg_n_0_[7]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[7]_i_1_n_0\
    );
\di_msk[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[8]\,
      I2 => \progclk_sel_store_reg_n_0_[8]\,
      I3 => \di_msk[12]_i_2_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[8]\,
      O => \di_msk[8]_i_1_n_0\
    );
\di_msk[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[9]\,
      I2 => \progdiv_cfg_store_reg_n_0_[9]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[9]\,
      O => \di_msk[9]_i_1_n_0\
    );
\di_msk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[0]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[0]\,
      R => '0'
    );
\di_msk_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[10]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[10]\,
      R => '0'
    );
\di_msk_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[11]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[11]\,
      R => '0'
    );
\di_msk_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[12]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[12]\,
      R => '0'
    );
\di_msk_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[13]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[13]\,
      R => '0'
    );
\di_msk_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[14]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[14]\,
      R => '0'
    );
\di_msk_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[15]_i_2_n_0\,
      Q => \di_msk_reg_n_0_[15]\,
      R => '0'
    );
\di_msk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[1]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[1]\,
      R => '0'
    );
\di_msk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[2]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[2]\,
      R => '0'
    );
\di_msk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[3]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[3]\,
      R => '0'
    );
\di_msk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[4]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[4]\,
      R => '0'
    );
\di_msk_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[5]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[5]\,
      R => '0'
    );
\di_msk_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[6]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[6]\,
      R => '0'
    );
\di_msk_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[7]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[7]\,
      R => '0'
    );
\di_msk_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[8]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[8]\,
      R => '0'
    );
\di_msk_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[9]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[9]\,
      R => '0'
    );
\di_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[0]\,
      Q => \di_reg[15]_0\(0)
    );
\di_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[10]\,
      Q => \di_reg[15]_0\(10)
    );
\di_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[11]\,
      Q => \di_reg[15]_0\(11)
    );
\di_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[12]\,
      Q => \di_reg[15]_0\(12)
    );
\di_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[13]\,
      Q => \di_reg[15]_0\(13)
    );
\di_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[14]\,
      Q => \di_reg[15]_0\(14)
    );
\di_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[15]\,
      Q => \di_reg[15]_0\(15)
    );
\di_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[1]\,
      Q => \di_reg[15]_0\(1)
    );
\di_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[2]\,
      Q => \di_reg[15]_0\(2)
    );
\di_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[3]\,
      Q => \di_reg[15]_0\(3)
    );
\di_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[4]\,
      Q => \di_reg[15]_0\(4)
    );
\di_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[5]\,
      Q => \di_reg[15]_0\(5)
    );
\di_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[6]\,
      Q => \di_reg[15]_0\(6)
    );
\di_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[7]\,
      Q => \di_reg[15]_0\(7)
    );
\di_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[8]\,
      Q => \di_reg[15]_0\(8)
    );
\di_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[9]\,
      Q => \di_reg[15]_0\(9)
    );
\drp_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => drp_done,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[0]_i_1__0_n_0\
    );
\drp_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd,
      I1 => \drp_state_reg_n_0_[0]\,
      O => \drp_state[1]_i_1_n_0\
    );
\drp_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[2]_i_1_n_0\
    );
\drp_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => cal_on_tx_drdy,
      I2 => rd,
      O => \drp_state[3]_i_1_n_0\
    );
\drp_state[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[3]\,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[4]_i_1_n_0\
    );
\drp_state[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[5]\,
      O => \drp_state[5]_i_1_n_0\
    );
\drp_state[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => cal_on_tx_drdy,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => rd,
      I3 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[6]_i_1__0_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \drp_state[0]_i_1__0_n_0\,
      PRE => cal_on_tx_reset_in_sync,
      Q => \drp_state_reg_n_0_[0]\
    );
\drp_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[1]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[1]\
    );
\drp_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[2]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[2]\
    );
\drp_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[3]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[3]\
    );
\drp_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[4]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[4]\
    );
\drp_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[5]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[5]\
    );
\drp_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[6]_i_1__0_n_0\,
      Q => drp_done
    );
dwe_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \^cal_on_tx_drpwe_out\,
      O => dwe_i_1_n_0
    );
dwe_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => dwe_i_1_n_0,
      Q => \^cal_on_tx_drpwe_out\
    );
freq_counter_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprgdivresetdone_inst_n_0,
      Q => freq_counter_rst_reg_n_0,
      R => '0'
    );
mask_user_in_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCDFFCC"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[31]\,
      I1 => \cpll_cal_state_reg_n_0_[0]\,
      I2 => \cpll_cal_state_reg_n_0_[30]\,
      I3 => p_1_in10_in,
      I4 => mask_user_in_reg_n_0,
      O => mask_user_in_i_1_n_0
    );
mask_user_in_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => mask_user_in_i_1_n_0,
      Q => mask_user_in_reg_n_0,
      R => cal_on_tx_reset_in_sync
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst0_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(0),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst1_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(1),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst2_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprogdivreset_inst_n_0,
      Q => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      R => '0'
    );
\progclk_sel_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => progclk_sel_store
    );
\progclk_sel_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(0),
      Q => \progclk_sel_store_reg_n_0_[0]\,
      R => '0'
    );
\progclk_sel_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(10),
      Q => \progclk_sel_store_reg_n_0_[10]\,
      R => '0'
    );
\progclk_sel_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(11),
      Q => \progclk_sel_store_reg_n_0_[11]\,
      R => '0'
    );
\progclk_sel_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(12),
      Q => \progclk_sel_store_reg_n_0_[12]\,
      R => '0'
    );
\progclk_sel_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(13),
      Q => \progclk_sel_store_reg_n_0_[13]\,
      R => '0'
    );
\progclk_sel_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(14),
      Q => \progclk_sel_store_reg_n_0_[14]\,
      R => '0'
    );
\progclk_sel_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(1),
      Q => \progclk_sel_store_reg_n_0_[1]\,
      R => '0'
    );
\progclk_sel_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(2),
      Q => \progclk_sel_store_reg_n_0_[2]\,
      R => '0'
    );
\progclk_sel_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(3),
      Q => \progclk_sel_store_reg_n_0_[3]\,
      R => '0'
    );
\progclk_sel_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(4),
      Q => \progclk_sel_store_reg_n_0_[4]\,
      R => '0'
    );
\progclk_sel_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(5),
      Q => \progclk_sel_store_reg_n_0_[5]\,
      R => '0'
    );
\progclk_sel_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(6),
      Q => \progclk_sel_store_reg_n_0_[6]\,
      R => '0'
    );
\progclk_sel_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(7),
      Q => \progclk_sel_store_reg_n_0_[7]\,
      R => '0'
    );
\progclk_sel_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(8),
      Q => \progclk_sel_store_reg_n_0_[8]\,
      R => '0'
    );
\progclk_sel_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(9),
      Q => \progclk_sel_store_reg_n_0_[9]\,
      R => '0'
    );
\progdiv_cfg_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in4_in,
      I3 => p_1_in,
      O => progdiv_cfg_store
    );
\progdiv_cfg_store[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF30302000"
    )
        port map (
      I0 => Q(15),
      I1 => cal_on_tx_reset_in_sync,
      I2 => drp_done,
      I3 => p_2_in4_in,
      I4 => p_1_in,
      I5 => \progdiv_cfg_store_reg_n_0_[15]\,
      O => \progdiv_cfg_store[15]_i_1_n_0\
    );
\progdiv_cfg_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(0),
      Q => \progdiv_cfg_store_reg_n_0_[0]\,
      R => '0'
    );
\progdiv_cfg_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(10),
      Q => \progdiv_cfg_store_reg_n_0_[10]\,
      R => '0'
    );
\progdiv_cfg_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(11),
      Q => \progdiv_cfg_store_reg_n_0_[11]\,
      R => '0'
    );
\progdiv_cfg_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(12),
      Q => \progdiv_cfg_store_reg_n_0_[12]\,
      R => '0'
    );
\progdiv_cfg_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(13),
      Q => \progdiv_cfg_store_reg_n_0_[13]\,
      R => '0'
    );
\progdiv_cfg_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(14),
      Q => \progdiv_cfg_store_reg_n_0_[14]\,
      R => '0'
    );
\progdiv_cfg_store_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \progdiv_cfg_store[15]_i_1_n_0\,
      Q => \progdiv_cfg_store_reg_n_0_[15]\,
      R => '0'
    );
\progdiv_cfg_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(1),
      Q => \progdiv_cfg_store_reg_n_0_[1]\,
      R => '0'
    );
\progdiv_cfg_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(2),
      Q => \progdiv_cfg_store_reg_n_0_[2]\,
      R => '0'
    );
\progdiv_cfg_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(3),
      Q => \progdiv_cfg_store_reg_n_0_[3]\,
      R => '0'
    );
\progdiv_cfg_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(4),
      Q => \progdiv_cfg_store_reg_n_0_[4]\,
      R => '0'
    );
\progdiv_cfg_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(5),
      Q => \progdiv_cfg_store_reg_n_0_[5]\,
      R => '0'
    );
\progdiv_cfg_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(6),
      Q => \progdiv_cfg_store_reg_n_0_[6]\,
      R => '0'
    );
\progdiv_cfg_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(7),
      Q => \progdiv_cfg_store_reg_n_0_[7]\,
      R => '0'
    );
\progdiv_cfg_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(8),
      Q => \progdiv_cfg_store_reg_n_0_[8]\,
      R => '0'
    );
\progdiv_cfg_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(9),
      Q => \progdiv_cfg_store_reg_n_0_[9]\,
      R => '0'
    );
\rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555755555554"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => p_2_in4_in,
      I3 => p_4_in,
      I4 => rd_i_2_n_0,
      I5 => rd,
      O => \rd_i_1__0_n_0\
    );
rd_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_1_in10_in,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => rd_i_2_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \rd_i_1__0_n_0\,
      Q => rd,
      R => cal_on_tx_reset_in_sync
    );
\repeat_ctr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[0]_i_1_n_0\
    );
\repeat_ctr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[1]_i_1_n_0\
    );
\repeat_ctr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[2]_i_1_n_0\
    );
\repeat_ctr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[3]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      I4 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_2_n_0\
    );
\repeat_ctr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[3]\,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[0]\,
      I3 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_3_n_0\
    );
\repeat_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[0]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[0]\,
      R => '0'
    );
\repeat_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[1]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[1]\,
      R => '0'
    );
\repeat_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[2]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[2]\,
      R => '0'
    );
\repeat_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[3]_i_2_n_0\,
      Q => \repeat_ctr_reg_n_0_[3]\,
      R => '0'
    );
\rst_in_meta_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^user_cplllock_out_reg_0\,
      O => rst_in0
    );
status_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => Q(15),
      I1 => p_1_in5_in,
      I2 => p_1_in10_in,
      I3 => cal_on_tx_reset_in_sync,
      I4 => drp_done,
      I5 => \status_store__0\,
      O => status_store_i_1_n_0
    );
status_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => status_store_i_1_n_0,
      Q => \status_store__0\,
      R => '0'
    );
\txoutclksel_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => txoutclksel_int(2),
      I1 => \cpll_cal_state_reg_n_0_[12]\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \txoutclksel_int[2]_i_1_n_0\
    );
\txoutclksel_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \txoutclksel_int[2]_i_1_n_0\,
      Q => txoutclksel_int(2),
      R => '0'
    );
txprogdivreset_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => txprogdivreset_int,
      O => txprogdivreset_int_i_1_n_0
    );
txprogdivreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txprogdivreset_int_i_1_n_0,
      Q => txprogdivreset_int,
      R => cal_on_tx_reset_in_sync
    );
wait_ctr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => wait_ctr0_carry_n_0,
      CO(6) => wait_ctr0_carry_n_1,
      CO(5) => wait_ctr0_carry_n_2,
      CO(4) => wait_ctr0_carry_n_3,
      CO(3) => wait_ctr0_carry_n_4,
      CO(2) => wait_ctr0_carry_n_5,
      CO(1) => wait_ctr0_carry_n_6,
      CO(0) => wait_ctr0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7) => wait_ctr0_carry_n_8,
      O(6) => wait_ctr0_carry_n_9,
      O(5) => wait_ctr0_carry_n_10,
      O(4) => wait_ctr0_carry_n_11,
      O(3) => wait_ctr0_carry_n_12,
      O(2) => wait_ctr0_carry_n_13,
      O(1) => wait_ctr0_carry_n_14,
      O(0) => wait_ctr0_carry_n_15,
      S(7) => \wait_ctr_reg_n_0_[8]\,
      S(6) => \wait_ctr_reg_n_0_[7]\,
      S(5) => \wait_ctr_reg_n_0_[6]\,
      S(4) => \wait_ctr_reg_n_0_[5]\,
      S(3) => \wait_ctr_reg_n_0_[4]\,
      S(2) => \wait_ctr_reg_n_0_[3]\,
      S(1) => \wait_ctr_reg_n_0_[2]\,
      S(0) => \wait_ctr_reg_n_0_[1]\
    );
\wait_ctr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => wait_ctr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \wait_ctr0_carry__0_n_0\,
      CO(6) => \wait_ctr0_carry__0_n_1\,
      CO(5) => \wait_ctr0_carry__0_n_2\,
      CO(4) => \wait_ctr0_carry__0_n_3\,
      CO(3) => \wait_ctr0_carry__0_n_4\,
      CO(2) => \wait_ctr0_carry__0_n_5\,
      CO(1) => \wait_ctr0_carry__0_n_6\,
      CO(0) => \wait_ctr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__0_n_8\,
      O(6) => \wait_ctr0_carry__0_n_9\,
      O(5) => \wait_ctr0_carry__0_n_10\,
      O(4) => \wait_ctr0_carry__0_n_11\,
      O(3) => \wait_ctr0_carry__0_n_12\,
      O(2) => \wait_ctr0_carry__0_n_13\,
      O(1) => \wait_ctr0_carry__0_n_14\,
      O(0) => \wait_ctr0_carry__0_n_15\,
      S(7) => \wait_ctr_reg_n_0_[16]\,
      S(6) => \wait_ctr_reg_n_0_[15]\,
      S(5) => \wait_ctr_reg_n_0_[14]\,
      S(4) => \wait_ctr_reg_n_0_[13]\,
      S(3) => \wait_ctr_reg_n_0_[12]\,
      S(2) => \wait_ctr_reg_n_0_[11]\,
      S(1) => \wait_ctr_reg_n_0_[10]\,
      S(0) => \wait_ctr_reg_n_0_[9]\
    );
\wait_ctr0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \wait_ctr0_carry__1_n_1\,
      CO(5) => \wait_ctr0_carry__1_n_2\,
      CO(4) => \wait_ctr0_carry__1_n_3\,
      CO(3) => \wait_ctr0_carry__1_n_4\,
      CO(2) => \wait_ctr0_carry__1_n_5\,
      CO(1) => \wait_ctr0_carry__1_n_6\,
      CO(0) => \wait_ctr0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__1_n_8\,
      O(6) => \wait_ctr0_carry__1_n_9\,
      O(5) => \wait_ctr0_carry__1_n_10\,
      O(4) => \wait_ctr0_carry__1_n_11\,
      O(3) => \wait_ctr0_carry__1_n_12\,
      O(2) => \wait_ctr0_carry__1_n_13\,
      O(1) => \wait_ctr0_carry__1_n_14\,
      O(0) => \wait_ctr0_carry__1_n_15\,
      S(7) => \wait_ctr_reg_n_0_[24]\,
      S(6) => \wait_ctr_reg_n_0_[23]\,
      S(5) => \wait_ctr_reg_n_0_[22]\,
      S(4) => \wait_ctr_reg_n_0_[21]\,
      S(3) => \wait_ctr_reg_n_0_[20]\,
      S(2) => \wait_ctr_reg_n_0_[19]\,
      S(1) => \wait_ctr_reg_n_0_[18]\,
      S(0) => \wait_ctr_reg_n_0_[17]\
    );
\wait_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEEEEE"
    )
        port map (
      I0 => \wait_ctr[9]_i_3_n_0\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => p_16_in,
      I3 => p_14_in,
      I4 => \wait_ctr[9]_i_5_n_0\,
      I5 => \wait_ctr_reg_n_0_[0]\,
      O => \wait_ctr[0]_i_1_n_0\
    );
\wait_ctr[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_14\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[10]_i_1_n_0\
    );
\wait_ctr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_13\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_12\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[12]_i_1_n_0\
    );
\wait_ctr[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_11\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[13]_i_1_n_0\
    );
\wait_ctr[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_10\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[14]_i_1_n_0\
    );
\wait_ctr[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_9\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[15]_i_1_n_0\
    );
\wait_ctr[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_8\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[16]_i_1_n_0\
    );
\wait_ctr[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_15\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[17]_i_1_n_0\
    );
\wait_ctr[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_14\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[18]_i_1_n_0\
    );
\wait_ctr[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_13\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[19]_i_1_n_0\
    );
\wait_ctr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => wait_ctr0_carry_n_15,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[1]_i_1_n_0\
    );
\wait_ctr[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_12\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[20]_i_1_n_0\
    );
\wait_ctr[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_11\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[21]_i_1_n_0\
    );
\wait_ctr[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_10\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[22]_i_1_n_0\
    );
\wait_ctr[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_9\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[23]_i_1_n_0\
    );
\wait_ctr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000022222"
    )
        port map (
      I0 => \wait_ctr[9]_i_2_n_0\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => p_16_in,
      I3 => p_14_in,
      I4 => \wait_ctr[9]_i_5_n_0\,
      I5 => \wait_ctr[24]_i_3_n_0\,
      O => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_8\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[24]_i_2_n_0\
    );
\wait_ctr[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \wait_ctr[24]_i_4_n_0\,
      I1 => \wait_ctr[24]_i_5_n_0\,
      I2 => \wait_ctr[24]_i_6_n_0\,
      I3 => \wait_ctr[24]_i_7_n_0\,
      I4 => \wait_ctr[24]_i_8_n_0\,
      I5 => \wait_ctr[24]_i_9_n_0\,
      O => \wait_ctr[24]_i_3_n_0\
    );
\wait_ctr[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[13]\,
      I1 => \wait_ctr_reg_n_0_[14]\,
      I2 => \wait_ctr_reg_n_0_[15]\,
      I3 => \wait_ctr_reg_n_0_[16]\,
      O => \wait_ctr[24]_i_4_n_0\
    );
\wait_ctr[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[23]\,
      I1 => \wait_ctr_reg_n_0_[24]\,
      I2 => \wait_ctr_reg_n_0_[21]\,
      I3 => \wait_ctr_reg_n_0_[22]\,
      O => \wait_ctr[24]_i_5_n_0\
    );
\wait_ctr[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[17]\,
      I1 => \wait_ctr_reg_n_0_[18]\,
      I2 => \wait_ctr_reg_n_0_[19]\,
      I3 => \wait_ctr_reg_n_0_[20]\,
      O => \wait_ctr[24]_i_6_n_0\
    );
\wait_ctr[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[10]\,
      I1 => \wait_ctr_reg_n_0_[11]\,
      I2 => \wait_ctr_reg_n_0_[5]\,
      I3 => \wait_ctr_reg_n_0_[6]\,
      O => \wait_ctr[24]_i_7_n_0\
    );
\wait_ctr[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[7]\,
      I1 => \wait_ctr_reg_n_0_[8]\,
      I2 => \wait_ctr_reg_n_0_[12]\,
      I3 => \wait_ctr_reg_n_0_[9]\,
      O => \wait_ctr[24]_i_8_n_0\
    );
\wait_ctr[24]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[2]\,
      I1 => \wait_ctr_reg_n_0_[1]\,
      I2 => \wait_ctr_reg_n_0_[0]\,
      I3 => \wait_ctr_reg_n_0_[3]\,
      I4 => \wait_ctr_reg_n_0_[4]\,
      O => \wait_ctr[24]_i_9_n_0\
    );
\wait_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => wait_ctr0_carry_n_14,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[2]_i_1_n_0\
    );
\wait_ctr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => wait_ctr0_carry_n_13,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[3]_i_1_n_0\
    );
\wait_ctr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => wait_ctr0_carry_n_11,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[5]_i_1_n_0\
    );
\wait_ctr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => wait_ctr0_carry_n_10,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[6]_i_1_n_0\
    );
\wait_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001111100000000"
    )
        port map (
      I0 => \wait_ctr[9]_i_3_n_0\,
      I1 => \wait_ctr[9]_i_4_n_0\,
      I2 => p_16_in,
      I3 => p_14_in,
      I4 => \wait_ctr[9]_i_5_n_0\,
      I5 => \wait_ctr[9]_i_2_n_0\,
      O => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr[9]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[5]\,
      I1 => \wait_ctr_reg_n_0_[4]\,
      I2 => \wait_ctr_reg_n_0_[6]\,
      I3 => \wait_ctr_reg_n_0_[8]\,
      I4 => \wait_ctr_reg_n_0_[9]\,
      O => \wait_ctr[9]_i_10_n_0\
    );
\wait_ctr[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \wait_ctr[9]_i_6_n_0\,
      I2 => \wait_ctr[9]_i_7_n_0\,
      O => \wait_ctr[9]_i_2_n_0\
    );
\wait_ctr[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[28]\,
      I1 => p_13_in,
      I2 => p_18_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      O => \wait_ctr[9]_i_3_n_0\
    );
\wait_ctr[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => p_15_in,
      I1 => \cpll_cal_state[17]_i_2_n_0\,
      I2 => p_17_in,
      O => \wait_ctr[9]_i_4_n_0\
    );
\wait_ctr[9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \wait_ctr[9]_i_8_n_0\,
      I1 => \wait_ctr_reg_n_0_[16]\,
      I2 => \wait_ctr[9]_i_9_n_0\,
      O => \wait_ctr[9]_i_5_n_0\
    );
\wait_ctr[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF4"
    )
        port map (
      I0 => drp_done,
      I1 => p_0_in,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      I3 => p_15_in,
      I4 => p_17_in,
      O => \wait_ctr[9]_i_6_n_0\
    );
\wait_ctr[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_14_in,
      I1 => p_16_in,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      I3 => p_13_in,
      I4 => p_18_in,
      O => \wait_ctr[9]_i_7_n_0\
    );
\wait_ctr[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[22]\,
      I1 => \wait_ctr_reg_n_0_[21]\,
      I2 => \wait_ctr_reg_n_0_[24]\,
      I3 => \wait_ctr_reg_n_0_[23]\,
      I4 => \wait_ctr[24]_i_6_n_0\,
      O => \wait_ctr[9]_i_8_n_0\
    );
\wait_ctr[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[12]\,
      I1 => \wait_ctr_reg_n_0_[13]\,
      I2 => \cpll_cal_state[17]_i_4_n_0\,
      I3 => \wait_ctr[9]_i_10_n_0\,
      I4 => \wait_ctr_reg_n_0_[14]\,
      I5 => \wait_ctr_reg_n_0_[15]\,
      O => \wait_ctr[9]_i_9_n_0\
    );
\wait_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[0]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[0]\,
      R => '0'
    );
\wait_ctr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[10]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[10]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[11]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[11]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[12]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[12]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[13]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[13]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[14]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[14]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[15]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[15]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[16]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[16]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[17]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[17]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[18]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[18]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[19]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[19]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[1]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[1]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[20]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[20]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[21]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[21]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[22]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[22]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[23]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[23]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[24]_i_2_n_0\,
      Q => \wait_ctr_reg_n_0_[24]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[2]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[2]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[3]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[3]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => wait_ctr0_carry_n_12,
      Q => \wait_ctr_reg_n_0_[4]\,
      R => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[5]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[5]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr[6]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[6]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => wait_ctr0_carry_n_9,
      Q => \wait_ctr_reg_n_0_[7]\,
      R => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => wait_ctr0_carry_n_8,
      Q => \wait_ctr_reg_n_0_[8]\,
      R => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[9]_i_2_n_0\,
      D => \wait_ctr0_carry__0_n_15\,
      Q => \wait_ctr_reg_n_0_[9]\,
      R => \wait_ctr[9]_i_1_n_0\
    );
\wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => drp_done,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => wr,
      O => \wr_i_1__0_n_0\
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \wr_i_1__0_n_0\,
      Q => wr,
      R => cal_on_tx_reset_in_sync
    );
\x0e1_store[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => p_4_in,
      I2 => drp_done,
      O => \x0e1_store[14]_i_1_n_0\
    );
\x0e1_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(0),
      Q => \x0e1_store_reg_n_0_[0]\,
      R => '0'
    );
\x0e1_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(12),
      Q => \x0e1_store_reg_n_0_[12]\,
      R => '0'
    );
\x0e1_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(13),
      Q => \x0e1_store_reg_n_0_[13]\,
      R => '0'
    );
\x0e1_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(14),
      Q => \x0e1_store_reg_n_0_[14]\,
      R => '0'
    );
\x0e1_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(1),
      Q => \x0e1_store_reg_n_0_[1]\,
      R => '0'
    );
\x0e1_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(2),
      Q => \x0e1_store_reg_n_0_[2]\,
      R => '0'
    );
\x0e1_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(3),
      Q => \x0e1_store_reg_n_0_[3]\,
      R => '0'
    );
\x0e1_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(4),
      Q => \x0e1_store_reg_n_0_[4]\,
      R => '0'
    );
\x0e1_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(5),
      Q => \x0e1_store_reg_n_0_[5]\,
      R => '0'
    );
\x0e1_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(6),
      Q => \x0e1_store_reg_n_0_[6]\,
      R => '0'
    );
\x0e1_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(7),
      Q => \x0e1_store_reg_n_0_[7]\,
      R => '0'
    );
\x0e1_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(8),
      Q => \x0e1_store_reg_n_0_[8]\,
      R => '0'
    );
\x0e1_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(9),
      Q => \x0e1_store_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
gcDjvJ18gZEH8C+LHMq/N7AaYWSyHgvjIQn585rdUOTVX2orO9n8j6LNiga3BYkS91+lbHAjAieW
oD/8serz9uvKt9uVuyMIE6oOFFScZR6q2wQk1d1Qzq717+8yPCwgBT9HIhfJIHLujHt+cA2l2L5t
tux9aNBdVKkk1MHv7yY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
exhH3ieiewq538XhQByQWj7PMh1Y+pzdDw+4bALHgOXUMTZleYL0Pvhip/E5VwYBOb3/5i/ElWf3
Vm6OeE9b1Jj8xb7x10akeyRaNdCJYAtTqgb7gFS/crjXeoaYKJgLqCiyaB7LdWR9BiZOWqxEPSxe
/lr/8F8psti0kra2jACCbz94iU3qDIdZWH5kqd21Pp2/YczWpJBQzh+bBz9V+EuMAeZIzY3x2GZy
jOMZPemqiqFhSEcDf09mKK3xKEUxE+TPz82hd9ZrF5OjFst6mWMVye10lkzmY5Hmmx5Y/PVgPx3R
fN0tTAZfIDGH/YUu758U8UWOIcMzBHF6rytqmg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Umfm0FNxPKfdryB9QccnkcrzqkPtalTpE+R0M3D9kxaXOa1YOGT+9jGc1TRZMLcN5NyGN3UIZcH4
LWFVfGg80k9RmFHBDZaHzOXaomQhoPSO++ArXvmvO5zgttfCHEl7jypYkuPgwfQMfjK7YII9Deex
KOC8JtqORVWmhq47cpQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
cm7WeJnXtFlUdJuJH7wHYfinJTaBhpglyFWD2YwmOuS4fmVA4nXbX0IMaU1F1WGO1VK25KlFf8Nm
w8L6BJ6ZpH12xPIl3J17rMT4/3KHv9tpBWqeC080GeV5nISo8JrhOpIKa4+HBHZ6lYLce8LBAu/Z
EiBmDqw22aLsAuPAzAMh9yuHT5rpX9ykD9u0uZ5UplK05S0TsvYMUqcHNQ2hijt/lbxvUxXHTa+W
GJ5RRQAdw98wG1mc65u16hfZPsLimnw4BHwpyNGOPadShqb78rQihc+YiBTn4lgN1HhquWRGqCYZ
ZEjBmtWOJm8WJSTWtcpFEkmPlOTDmNX82e9mnw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a1mMNsEVIHwFCxw3sHygQ6eU3z5whgDQI+YHUmPAwU6q4vqfu2NVxu0z42QL1rV1rCsm39SqZ078
EGEqt7XUt6bdvI3yu4dU8gF+jou5njJ2UU34VmbOw/MQt48Hmi+hxtH1/zSlbNe2iOksDFEFTHmW
WGHgPS2bACG/KtAZMYK3gBtbnb9dtu+p5hxiQtwMOFnv9kQGBxcMaciN0yqy2TE5fygwKcNEua29
jiGUF0qgPS1k6qN+zLrYWkaVT0amR1MFXpv0WcwL+xVkxj6bBQhe5D7t5xCIsfLR4xqa5WVpa0dN
FkxGlIoufL17G/cGRr4nV4QP0sqcDCCHYpRoIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rPFWI49JcHqYFxRrTG2uFixmE4jeIWIero9KijBFo7+FOCC7hJeSlCuNlwb8mBsI0Up57fm7C8t9
tb1l2QCfvy82JqTvEuH49UmS+8/GEnbK1QbVHsDIiv3/8cFn+0zw/VSuVeaN8L0yzeNIo8m59iAq
AQ9wOyqKFEhKKkbn+nVg+hQW3L/P25hisjV06sqmfsA0Rx4bYhFoxEvIw3A4x9LsBIIfDpgDsPzS
NICAEhfA7fWXKK6UsOmuq1NZLTDmFe2zEHijVMovzm/qqvHfu7fCt5POlGtLOPZhXGCDZi0v1yiq
VyT7JTUW5P/rcLgzkfyKToozq36lEkXd6VSaLg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
T4EV2kKcg5a7rlvEGr4AG3uvv0JzSoc0NQb9aIeE2gsKGq0oLel4q0oZ7eO6He8noW5KEowgkY0O
xDnerk/R4qxdSePYeRRmUg3KZ7hAHVEQrHpQ2RbYwK5mUIpQLjxCWRWzBjeWOce2bh0dAMR/4OH6
t95V8b9VWpgepcUXynGvLDv31tVgr+8LtXlgWTNBiJj2mTZ3gEVxpgGRwMGsampw9yKqBKoR+/hg
++FP8JJkrOSdB2bhnNaD4fZotMLkhYDrWvQm9z6rW7fwxA2oEI+oUqi+K+82oiLzeVWy7FhVyzgS
Y273uSE53DWk35UE9A6ebcI/xUl1iGqwdeZihA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gZRrJLrBkbil4BLf1tia07NzGL28f+Pk9zyPElbTDf8NEXCsuwTum6RjR5lvY/odzAYHlcKxpG+6
gwjafT2OV5gHqqtPXrRHcVU4p5LEzOOl5p3puqvK+1z2+YpHqxOZIIZPIH9kjtzNgcBmcU7S2sFN
zTxyAYuLL9sAN+AIQ9UrW4MXDWxUtdkwPaSyFIvuKoxOKUD5IXEY9NtBpz1zsABMKNHneOO8pAix
qg8S/uQ/XJ8Qggr+vE7HDUUMCsijNXvqbkLM3xf6dXFpOqanKxd6/GfTcob4sezm/hMOZ2xiXcfS
hsYUMRdO9H6fmhECfszoK2XMsMt6xM+vlLywWJ0I6u468qVFxROkf9vL+ZDq/tMiJOm7E1p+HDif
98f5v1OybtzlZJP9bDMwWYcsCqcDejCMQyYOgPCgg+2jTR1JezxuK7PpjyliT0rnu7FfI/0tRzbL
d5YqO79RN0byWVTTdIlTWzL/qBD8BLVqXzWs3M+up46dGPxbkzv44od4

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A79lFm/8JnoMxv1MOWkY+AtU24uc6/CeGf6bjoYWLJXkzzHQooKleg9l+jH7oajoC3oVQh/sMXdi
3QmwZ5SKMt6sb03SC5BW7xPky8zyP6w8FRMCI2Tz1/GhozqjIbgSstUfCaemxIgj3rG7GkRYZ/2k
ualG2mpYDNyaxz1lMYaHfm7stH/IQlkCh6HHMbi7ImYJ6pILa828Ls3VREjo7dtXPS2ZDFxreSIH
2SZ3NpLJO0/umchZaUkt1xN0bsxgtGdOzSqGDpTJrU/ltmclBX199pmrXQa5p/q0FSLj2WkB043l
l3x1Rdipn49DvChkvbVzJP9aej4kwSPhvxHnHQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GFpXmWYmUY46GvuVucUW1VOu3+gGtLxYW4Ho/p4wggZ+jWrpUVhz2RSAxu+ufiLHtM9oYgKPaSYT
DOeuIJGTnxGr20Vh6Nn3cc41TyKAf0vxN2fGISEQQWrjh9OOgNcBmJfaHsSq7+5dhCaIWlGrInVr
GD5TqclLzw6cHAuPGxMi2wD4rq16RkDJnQbPf8ptaskWz81NxZfyWAL4T2E24soybpln8+vuF+72
IQYfLQh/dDDsNHKNKwTKAtGjpFS8eVSbYnS+k3Am4loN8JRflh0+c4yGUo4EkuRzUFiIBrJOKylp
qicgwQw7vdbe+yPl6moUlvA1U2CjJ87bsXk5CA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Hzklq501x4qEym07A6+Vh+O6T5Q1srpTjckVi/KQ8/P6I6xpFqHBBikoKASz9mkWuvFaf6aly934
etGfnzZuPuKCoMPixevIcq9cgFblu43p0H0FR4BSbqN+A/K2utwAblPur01qwtH9nc1azxOtPedI
3KLsEBUN2ObidzkZIUbiQlQ72wru0lGZ5uN6iiNcLRnEhqjdjWiOHf5qGo+df2QyP6S5zRR7hGOd
N5h9/9towH2UQ++6hnOd4pjtl7PKHWlU92421M+LhruDkz4Bw6c7d7EVdbIcZ3ub+l/OnCyNwQsr
WUo2E+j4vd3zIVA0gzTA1oLX73BJ1oxwQdO3JA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1216)
`protect data_block
O8eRvg7XCa4Nb7OG7rDiOM+Vl1sdYfvNHChkqTMSUyW4hdGoRCuSTcYx35kDcHTZTBJ33G990Zmd
6ebBRziAP33EXUgmbbusilbzNm/yB54peE7orT4OYe2l3aO9Mnl8iBLaIOnWKL/xZIeEfb7g+loj
rKfS4KXW7NjL1lB9k8CMcz55Ts3/Dm7OFsgIQTp+J2A2MPu2tfteogY5g0X2yxrJm+x4pHeUkNv7
7ec2s/3YFQB8qOmkJDZfEQYH2Xd8g3sYCjx1GfhZjkJEFHoAt9GLMZAvLZ7BMOl3rKoxb3wX+QxE
kYRoq1Cj/9vSWV/jGkXUY1DUneAJL6rMEip52w2TuJBGfNoTT8Z6iqMqjddqoSlJ6k6dz1g2TVeW
/8C32N2g02vEq+e3vX6AnTSJjuiojNkYRMDcMw8hSfOkHk/VOEeW0HZaiHos6MmWQPPSwBKNtdhm
MSCCxnoUTwR/65MEtXdbMUBrqjVtKPDVuBDnSXtjK1U4K5gMrvuXRTKZ9K94vWPlTB79wxzdbXHt
jSm+xMvcJ2OA2ZY3pPPsvyAL4Ni3WlzTP+EGA8xqFHYbP5F7fChgVvCICQJ2P2tGjMQav+LnwxVJ
fP57wniYoUewrRAeqLMOYkJjh22GWbaOjIk3xq4dEeaiMfR6L1pE32dDEDXNUoa71wrrAGeOqBFc
lwY8qLaTqyKwVMKJdeAa/+or9iW1bnwBuDLb/EIs30HTe/zqLC7eA+KR4dFkHbANtFtWXoxU834E
5ZidMMjHGGRzwaZ2BL4Zly5coi9VHsoM2cSB8QUkfY7JsU56co8+r9thrys7oAZ/RP/Ca1ItRiju
VAw9gLvEZSBD0Oy6KwN5IJGRpR22QNsuhdVGdto08kh/LTp5NgemnOAbiGhutUfE48lZdsSai4NR
hx6Lh5QZ0knF5tH3nJALE4xUz3609nE1udNLApxkDKccpTwMTMS79K7JuFpYoNZmE3il2jy4GrM5
yS1NIao/e8s6R3tDPvoM3xQKUogsFT/ei3u5uie1+ED2RQAr3w6FTkh+hrMxcUZzYztiClAr62KG
7ndADRXLMYWxKC3K/IeLXL7eCgV5spkywMVjDT0w+CFrcQsoMbeEndSzZueq3oA/uM4dv/bXxLD6
8dQMMCiEmiavtacuMoBCnEM+55o3B7O6hJunImKE1CrCPWLliu2IjiNveXY6btdL4f1z7tIHmvCL
ij66nPCjxH3yOc1hoH/8rpDx9gaZgN3Iel7cQh+WFGI85CPEsbM1CrCoROXHQjVm0E9eiREKRsSv
99rwGYumc/yTj5x8TAtKWxhMpxBZME/cW9OzUvB6GlXZSCwNlnh5FZarOjAs7482iXzI6Ml0mKcH
klEWag0+3XSXnff57ITpnuF2glnHrGa8VpSFnEu2Ys20Cwcpvxe5XANfw/VEOCvHQSGS2QiH7JHe
NJCIcY26vp2f/84C7n0J4QaqH4P5aV5Pyk5zGqiMrQHLR7tgIy9XS76OuF84++gUotcamd32bfoj
/9tbMTkmesKkABdT8fQe1q2atzU3Wvf+3g4EUQ5KuFmzF41grv/ZMuFcVQU6ascb+791VHTOBQn+
vmwNreN5WFVf4oMQYuci3bLgkQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.drpen_ch_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.drpwe_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg : out STD_LOGIC;
    cpllreset_int_reg : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : out STD_LOGIC;
    rst_in0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DADDR_O_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \DI_O_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC;
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal : entity is "gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal";
end zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal is
  signal \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\ : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal bit_synchronizer_drprst_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_drprst_inst_n_2 : STD_LOGIC;
  signal cal_on_tx_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drdy : STD_LOGIC;
  signal cal_on_tx_drpaddr_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal cal_on_tx_drpdi_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drpen_out : STD_LOGIC;
  signal cal_on_tx_drpwe_out : STD_LOGIC;
  signal cal_on_tx_reset_in_sync : STD_LOGIC;
  signal drprst_in_sync : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_17_gte4_drp_arb_i_n_2 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_17_gte4_drp_arb_i_n_3 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_23 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_24 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_25 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_26 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_27 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_28 : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_30 : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_9\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_9\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_i_/i_/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__0\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__1\ : label is 16;
begin
bit_synchronizer_drprst_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_33
     port map (
      E(0) => bit_synchronizer_drprst_inst_n_1,
      drpclk_in(0) => drpclk_in(0),
      drpen_in(0) => drpen_in(0),
      drprst_in_sync => drprst_in_sync,
      i_in_out_reg_0(0) => bit_synchronizer_drprst_inst_n_2,
      \timeout_cntr_reg[0]\ => gtwizard_ultrascale_v1_7_17_gte4_drp_arb_i_n_2
    );
gtwizard_ultrascale_v1_7_17_gte4_drp_arb_i: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gte4_drp_arb
     port map (
      D(15 downto 0) => D(15 downto 0),
      \DADDR_O_reg[9]_0\(9 downto 0) => \DADDR_O_reg[9]\(9 downto 0),
      \DI_O_reg[15]_0\(15 downto 0) => \DI_O_reg[15]\(15 downto 0),
      E(0) => bit_synchronizer_drprst_inst_n_1,
      Q(31 downto 16) => cal_on_tx_dout(15 downto 0),
      Q(15 downto 0) => drpdo_out(15 downto 0),
      \addr_i_reg[0]_0\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_24,
      \addr_i_reg[27]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      \addr_i_reg[2]_0\(0) => bit_synchronizer_drprst_inst_n_2,
      \addr_i_reg[2]_1\(1 downto 0) => p_1_in(2 downto 1),
      \addr_i_reg[3]_0\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_28,
      \addr_i_reg[5]_0\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_25,
      \addr_i_reg[6]_0\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_26,
      \addr_i_reg[7]_0\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_27,
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      \data_i_reg[15]_0\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_23,
      \data_i_reg[47]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      \drp_state_reg[1]_0\ => gtwizard_ultrascale_v1_7_17_gte4_drp_arb_i_n_2,
      drpaddr_in(6 downto 3) => drpaddr_in(9 downto 6),
      drpaddr_in(2 downto 0) => drpaddr_in(4 downto 2),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(14 downto 0) => drpdi_in(14 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drprst_in_sync => drprst_in_sync,
      drpwe_in(0) => drpwe_in(0),
      \gen_gtwizard_gthe4.drpen_ch_int\ => \gen_gtwizard_gthe4.drpen_ch_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.drpwe_ch_int\ => \gen_gtwizard_gthe4.drpwe_ch_int\,
      \gt0_drpaddr[6]\ => gtwizard_ultrascale_v1_7_17_gte4_drp_arb_i_n_3
    );
gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx
     port map (
      D(16 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 1),
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      Q(15 downto 0) => cal_on_tx_dout(15 downto 0),
      S(0) => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_30,
      USER_CPLLLOCK_OUT_reg_0 => USER_CPLLLOCK_OUT_reg,
      \addr_i_reg[7]\ => gtwizard_ultrascale_v1_7_17_gte4_drp_arb_i_n_3,
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      cpllpd_int_reg_0 => cpllpd_int_reg,
      cpllreset_int_reg_0 => cpllreset_int_reg,
      \daddr_reg[7]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      \di_reg[15]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      drpaddr_in(7 downto 0) => drpaddr_in(7 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(0) => drpdi_in(15),
      drprst_in_sync => drprst_in_sync,
      drpwe_in(0) => drpwe_in(0),
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gt0_drpaddr[0]\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_24,
      \gt0_drpaddr[2]\(1 downto 0) => p_1_in(2 downto 1),
      \gt0_drpaddr[4]\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_27,
      \gt0_drpaddr[4]_0\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_28,
      \gt0_drpaddr[5]\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_25,
      \gt0_drpaddr[6]\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_26,
      \gt0_drpdi[15]\ => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_23,
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      i_in_meta_reg => i_in_meta_reg,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2 downto 0) => Q(2 downto 0),
      rst_in0 => rst_in0,
      \testclk_cnt_reg[15]\(7) => \i_/i_/i__carry__0_n_8\,
      \testclk_cnt_reg[15]\(6) => \i_/i_/i__carry__0_n_9\,
      \testclk_cnt_reg[15]\(5) => \i_/i_/i__carry__0_n_10\,
      \testclk_cnt_reg[15]\(4) => \i_/i_/i__carry__0_n_11\,
      \testclk_cnt_reg[15]\(3) => \i_/i_/i__carry__0_n_12\,
      \testclk_cnt_reg[15]\(2) => \i_/i_/i__carry__0_n_13\,
      \testclk_cnt_reg[15]\(1) => \i_/i_/i__carry__0_n_14\,
      \testclk_cnt_reg[15]\(0) => \i_/i_/i__carry__0_n_15\,
      \testclk_cnt_reg[17]\(1) => \i_/i_/i__carry__1_n_14\,
      \testclk_cnt_reg[17]\(0) => \i_/i_/i__carry__1_n_15\,
      txoutclk_out(0) => txoutclk_out(0)
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry_n_0\,
      CO(6) => \i_/i_/i__carry_n_1\,
      CO(5) => \i_/i_/i__carry_n_2\,
      CO(4) => \i_/i_/i__carry_n_3\,
      CO(3) => \i_/i_/i__carry_n_4\,
      CO(2) => \i_/i_/i__carry_n_5\,
      CO(1) => \i_/i_/i__carry_n_6\,
      CO(0) => \i_/i_/i__carry_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      S(7 downto 1) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(7 downto 1),
      S(0) => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_30
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry__0_n_0\,
      CO(6) => \i_/i_/i__carry__0_n_1\,
      CO(5) => \i_/i_/i__carry__0_n_2\,
      CO(4) => \i_/i_/i__carry__0_n_3\,
      CO(3) => \i_/i_/i__carry__0_n_4\,
      CO(2) => \i_/i_/i__carry__0_n_5\,
      CO(1) => \i_/i_/i__carry__0_n_6\,
      CO(0) => \i_/i_/i__carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \i_/i_/i__carry__0_n_8\,
      O(6) => \i_/i_/i__carry__0_n_9\,
      O(5) => \i_/i_/i__carry__0_n_10\,
      O(4) => \i_/i_/i__carry__0_n_11\,
      O(3) => \i_/i_/i__carry__0_n_12\,
      O(2) => \i_/i_/i__carry__0_n_13\,
      O(1) => \i_/i_/i__carry__0_n_14\,
      O(0) => \i_/i_/i__carry__0_n_15\,
      S(7 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(15 downto 8)
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \i_/i_/i__carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_i_/i_/i__carry__1_O_UNCONNECTED\(7 downto 2),
      O(1) => \i_/i_/i__carry__1_n_14\,
      O(0) => \i_/i_/i__carry__1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 16)
    );
reset_synchronizer_resetin_rx_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_34
     port map (
      drpclk_in(0) => drpclk_in(0)
    );
reset_synchronizer_resetin_tx_inst: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_35
     port map (
      RESET_IN => RESET_IN,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      drpclk_in(0) => drpclk_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
gcDjvJ18gZEH8C+LHMq/N7AaYWSyHgvjIQn585rdUOTVX2orO9n8j6LNiga3BYkS91+lbHAjAieW
oD/8serz9uvKt9uVuyMIE6oOFFScZR6q2wQk1d1Qzq717+8yPCwgBT9HIhfJIHLujHt+cA2l2L5t
tux9aNBdVKkk1MHv7yY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
exhH3ieiewq538XhQByQWj7PMh1Y+pzdDw+4bALHgOXUMTZleYL0Pvhip/E5VwYBOb3/5i/ElWf3
Vm6OeE9b1Jj8xb7x10akeyRaNdCJYAtTqgb7gFS/crjXeoaYKJgLqCiyaB7LdWR9BiZOWqxEPSxe
/lr/8F8psti0kra2jACCbz94iU3qDIdZWH5kqd21Pp2/YczWpJBQzh+bBz9V+EuMAeZIzY3x2GZy
jOMZPemqiqFhSEcDf09mKK3xKEUxE+TPz82hd9ZrF5OjFst6mWMVye10lkzmY5Hmmx5Y/PVgPx3R
fN0tTAZfIDGH/YUu758U8UWOIcMzBHF6rytqmg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Umfm0FNxPKfdryB9QccnkcrzqkPtalTpE+R0M3D9kxaXOa1YOGT+9jGc1TRZMLcN5NyGN3UIZcH4
LWFVfGg80k9RmFHBDZaHzOXaomQhoPSO++ArXvmvO5zgttfCHEl7jypYkuPgwfQMfjK7YII9Deex
KOC8JtqORVWmhq47cpQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
cm7WeJnXtFlUdJuJH7wHYfinJTaBhpglyFWD2YwmOuS4fmVA4nXbX0IMaU1F1WGO1VK25KlFf8Nm
w8L6BJ6ZpH12xPIl3J17rMT4/3KHv9tpBWqeC080GeV5nISo8JrhOpIKa4+HBHZ6lYLce8LBAu/Z
EiBmDqw22aLsAuPAzAMh9yuHT5rpX9ykD9u0uZ5UplK05S0TsvYMUqcHNQ2hijt/lbxvUxXHTa+W
GJ5RRQAdw98wG1mc65u16hfZPsLimnw4BHwpyNGOPadShqb78rQihc+YiBTn4lgN1HhquWRGqCYZ
ZEjBmtWOJm8WJSTWtcpFEkmPlOTDmNX82e9mnw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a1mMNsEVIHwFCxw3sHygQ6eU3z5whgDQI+YHUmPAwU6q4vqfu2NVxu0z42QL1rV1rCsm39SqZ078
EGEqt7XUt6bdvI3yu4dU8gF+jou5njJ2UU34VmbOw/MQt48Hmi+hxtH1/zSlbNe2iOksDFEFTHmW
WGHgPS2bACG/KtAZMYK3gBtbnb9dtu+p5hxiQtwMOFnv9kQGBxcMaciN0yqy2TE5fygwKcNEua29
jiGUF0qgPS1k6qN+zLrYWkaVT0amR1MFXpv0WcwL+xVkxj6bBQhe5D7t5xCIsfLR4xqa5WVpa0dN
FkxGlIoufL17G/cGRr4nV4QP0sqcDCCHYpRoIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rPFWI49JcHqYFxRrTG2uFixmE4jeIWIero9KijBFo7+FOCC7hJeSlCuNlwb8mBsI0Up57fm7C8t9
tb1l2QCfvy82JqTvEuH49UmS+8/GEnbK1QbVHsDIiv3/8cFn+0zw/VSuVeaN8L0yzeNIo8m59iAq
AQ9wOyqKFEhKKkbn+nVg+hQW3L/P25hisjV06sqmfsA0Rx4bYhFoxEvIw3A4x9LsBIIfDpgDsPzS
NICAEhfA7fWXKK6UsOmuq1NZLTDmFe2zEHijVMovzm/qqvHfu7fCt5POlGtLOPZhXGCDZi0v1yiq
VyT7JTUW5P/rcLgzkfyKToozq36lEkXd6VSaLg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
T4EV2kKcg5a7rlvEGr4AG3uvv0JzSoc0NQb9aIeE2gsKGq0oLel4q0oZ7eO6He8noW5KEowgkY0O
xDnerk/R4qxdSePYeRRmUg3KZ7hAHVEQrHpQ2RbYwK5mUIpQLjxCWRWzBjeWOce2bh0dAMR/4OH6
t95V8b9VWpgepcUXynGvLDv31tVgr+8LtXlgWTNBiJj2mTZ3gEVxpgGRwMGsampw9yKqBKoR+/hg
++FP8JJkrOSdB2bhnNaD4fZotMLkhYDrWvQm9z6rW7fwxA2oEI+oUqi+K+82oiLzeVWy7FhVyzgS
Y273uSE53DWk35UE9A6ebcI/xUl1iGqwdeZihA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gZRrJLrBkbil4BLf1tia07NzGL28f+Pk9zyPElbTDf8NEXCsuwTum6RjR5lvY/odzAYHlcKxpG+6
gwjafT2OV5gHqqtPXrRHcVU4p5LEzOOl5p3puqvK+1z2+YpHqxOZIIZPIH9kjtzNgcBmcU7S2sFN
zTxyAYuLL9sAN+AIQ9UrW4MXDWxUtdkwPaSyFIvuKoxOKUD5IXEY9NtBpz1zsABMKNHneOO8pAix
qg8S/uQ/XJ8Qggr+vE7HDUUMCsijNXvqbkLM3xf6dXFpOqanKxd6/GfTcob4sezm/hMOZ2xiXcfS
hsYUMRdO9H6fmhECfszoK2XMsMt6xM+vlLywWJ0I6u468qVFxROkf9vL+ZDq/tMiJOm7E1p+HDif
98f5v1OybtzlZJP9bDMwWYcsCqcDejCMQyYOgPCgg+2jTR1JezxuK7PpjyliT0rnu7FfI/0tRzbL
d5YqO79RN0byWVTTdIlTWzL/qBD8BLVqXzWs3M+up46dGPxbkzv44od4

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A79lFm/8JnoMxv1MOWkY+AtU24uc6/CeGf6bjoYWLJXkzzHQooKleg9l+jH7oajoC3oVQh/sMXdi
3QmwZ5SKMt6sb03SC5BW7xPky8zyP6w8FRMCI2Tz1/GhozqjIbgSstUfCaemxIgj3rG7GkRYZ/2k
ualG2mpYDNyaxz1lMYaHfm7stH/IQlkCh6HHMbi7ImYJ6pILa828Ls3VREjo7dtXPS2ZDFxreSIH
2SZ3NpLJO0/umchZaUkt1xN0bsxgtGdOzSqGDpTJrU/ltmclBX199pmrXQa5p/q0FSLj2WkB043l
l3x1Rdipn49DvChkvbVzJP9aej4kwSPhvxHnHQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GFpXmWYmUY46GvuVucUW1VOu3+gGtLxYW4Ho/p4wggZ+jWrpUVhz2RSAxu+ufiLHtM9oYgKPaSYT
DOeuIJGTnxGr20Vh6Nn3cc41TyKAf0vxN2fGISEQQWrjh9OOgNcBmJfaHsSq7+5dhCaIWlGrInVr
GD5TqclLzw6cHAuPGxMi2wD4rq16RkDJnQbPf8ptaskWz81NxZfyWAL4T2E24soybpln8+vuF+72
IQYfLQh/dDDsNHKNKwTKAtGjpFS8eVSbYnS+k3Am4loN8JRflh0+c4yGUo4EkuRzUFiIBrJOKylp
qicgwQw7vdbe+yPl6moUlvA1U2CjJ87bsXk5CA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Hzklq501x4qEym07A6+Vh+O6T5Q1srpTjckVi/KQ8/P6I6xpFqHBBikoKASz9mkWuvFaf6aly934
etGfnzZuPuKCoMPixevIcq9cgFblu43p0H0FR4BSbqN+A/K2utwAblPur01qwtH9nc1azxOtPedI
3KLsEBUN2ObidzkZIUbiQlQ72wru0lGZ5uN6iiNcLRnEhqjdjWiOHf5qGo+df2QyP6S5zRR7hGOd
N5h9/9towH2UQ++6hnOd4pjtl7PKHWlU92421M+LhruDkz4Bw6c7d7EVdbIcZ3ub+l/OnCyNwQsr
WUo2E+j4vd3zIVA0gzTA1oLX73BJ1oxwQdO3JA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1840)
`protect data_block
O8eRvg7XCa4Nb7OG7rDiOM+Vl1sdYfvNHChkqTMSUyW4hdGoRCuSTcYx35kDcHTZTBJ33G990Zmd
6ebBRziAP33EXUgmbbusilbzNm/yB54peE7orT4OYe2l3aO9Mnl8iBLaIOnWKL/xZIeEfb7g+loj
rKfS4KXW7NjL1lB9k8DHrfbZywOPTn+61084/yihOf0BQYd2X9uX6lFzzm2mOhpSu32vV7nvYM48
YMiif9rigTXRzuLArqP7ZCBnjLSfW2e2BB3d2cqIraLBIas2AKXT2GhhCFvlJGEMuZjqssNgdtvi
Lx7z/s8l+LjvfBbQiOsiGgfGCRxkKTuINb0nK8Rzl179/CH3qVPx7lB9peKc0nTwY2zU6wQFjFm8
++rrCMVh8DNUxl8WeFcHd2tprIJTgLuoJlHfc0k3ogp77hTQAvUDhve781dd5obDS+O9h0inOnVw
U1fsQV3MaMFRz0wVY10GeQtOzX7hUttzT6bvgcdu19ZmFk/gT/5Rb9bclD+1aIhlCEoxXMi2/lwN
vZyNFvGufs96ne3BGdyFRJYwN9cbCdjlO/bk1/eDBu9Ts4R2Csh/eHD7VPAxVH7XZbUOY4BjQ4wy
ZgvgLnBOH3Z3AHRWRv+Yzf+0OgqQMISfHLUwh6yDL+WwTxD+FlwmQjmW+Viu/Ai9y6lkPWBTdHW7
iYMsXqppQ/MyPGQKjCUbCdXSrmhdIxKZCrXwvd8JqonT1D16+OnbVv3NXE84DtMOrIqv9j4cc1rZ
z/JoVcJaxFPhyWZgNPfTfBm9jMX7W7krVm5aBhwZ4AlTxCc5RB7LH5RN6lN/IOiNey9eNb3FwffF
G9aRCM3OI12kpQKehyIu0TzKL+D+RoHYRujgqY82f0eu5WpbCpWHwg0SD+L+3x9Jc3C6aSa5GjkR
hw2Tt02RuHNJNMyk7qZCRyGrRsFi0Ro88c/lnC8moYtdsrY1JepG6nsBwEG7ir/uiqUPt2qpKZYg
FaR5eEA9alGJYK0D1aEov22rq3EqR31nawGrN+cXT9Jm8acfZKySyqmVZGuD3YmySnbsytdzj04S
DRATI8bHMZKkwruF1NBQUtkQWOgD7DHdz1Et8VMXZE4tDvT4w3QUg1hTP7RMDS5m/B4UMBm81lJd
DMCnN2Ss/bhPhrlRN9ZqAzOxXo1KUirfZ7oRSUiBWfvqueMZ4ggaBBf0vvrrJdWpkcLDMGcKfeRz
Sp9cyvYIxBmwrOnk2iLt5NgAqXPJfm936NJa2sgLhhZaTFJMCM/vnYX+dp4H5uxsspGA+BAGz7jl
EwocLQNbuPSeegmu2Bmj0h3UWBNrdZdj/aFVreDDNWQ+dmqxk2y01uYX1viL//4bPmLvkGmiva1U
sGJNcIdmyXciRdW3Kb9n7qX5nlxdPZzMjJ7lYLeQwqhMDdNqLugR8Lz9wIxbviXBH+PqYiA32SU0
myaTr/3GEjQn5c++0JozQQM/Sty+ak42sJW5b+9SfpdsPYCCoIUGyPiYZOUYkqxCBP4syGzR7UA6
yj+zlQJPxTYVi/lvNSU5bg4u/MYwi0Nsu+zkmbsPH2F7v0eoPMRWLnhCwjaEboHxDB8m66X5T+IL
wlfF7Rw4siOWa13TuUnDRMGgflnCZVTVZV/KzuhoCxC+qs9OItZuz2IIRoncKh80G6mGB/kvkE9o
sRZRP7ikpQd9fvnRjewNAfzKYQwrIpWnjRxb7mEOBw4lhv315hIpqfAUI7TgZmagbCPxXqTeEPrS
Jque36qPsdBdAwt0OqDIpHlFi7TfMSCZ2vZrXTLIqciUNugkd2qmN1oUMiYNnzSnvbQHBDYwIjgE
7E4gOt15LrGGgTotqzo72W4Kv+NHC7GEThLLOMDdOqgM3CM1rXDhncHznmLn4HZk6KcICO0Wq7Ji
wpUoZxOqvwulsJJ0i35Yiga9AD9Kqaqixl7i/GkmI7IkIKfZ/VsYbCmvbUEUX6aO1qx+ZWeYY/J0
0JvmpahIGODKrOuM0c0hmCAaQFlhvxEVYv295yPbB/HCpu3Sl3e9d56JePdKSiUmOn9yKVrOlQlS
b1EQitpKbnu1k9hKUnGqsFmwv/cznJrLxd/EAVB1WCfVCqfIGHe6EgxfIC+NmqbhpHrXATMCWegu
7C2ZioBmIAj7YmgNP4RdvQ6tmCvKNA/bRzZgioH1NKStJuPVvoqEgWMf1xY0/Ou8MeqGU9SwYu9r
OBgbswKV8gd3tfdLOGx0c6MaqhmvstkaMUQhZ/9CedJEY++Mtmn3lZFSamRyIHql6I8wJNLFECxV
5w8welafD9F9HhA4P+/p+w8TfTFRerCDyHAKduTwmKVLU3QzV1e/WAtbt53m2AoqcAtcitKwCitJ
4IVfIeMHUPP21Hi2bff9aXWaloXzjx/di+nvvC4YWlpLLHgRRxz25QcrQZoay1EEa12v+VlxDAyA
fRqOCR7MJimEXHUaj8RMzg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4 is
  port (
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4 is
  signal \^cplllock_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_gtwizard_gthe4.cplllock_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpdo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.drpen_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drprdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpwe_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_6\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_89\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_3\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_4\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxratemode_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprgdivresetdone_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal \^gtpowergood_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal rst_in0 : STD_LOGIC;
  signal \^rxresetdone_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txresetdone_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  cplllock_out(0) <= \^cplllock_out\(0);
  gtpowergood_out(0) <= \^gtpowergood_out\(0);
  lopt_2 <= \^lopt_2\;
  lopt_3 <= \^lopt_3\;
  rxresetdone_out(0) <= \^rxresetdone_out\(0);
  txoutclk_out(0) <= \^txoutclk_out\(0);
  txresetdone_out(0) <= \^txresetdone_out\(0);
\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst\: entity work.zynq_bd_C2C1_PHY_0_gt_gthe4_channel_wrapper
     port map (
      D(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      Q(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      dmonitorout_out(15 downto 0) => dmonitorout_out(15 downto 0),
      drpclk_in(0) => drpclk_in(0),
      eyescandataerror_out(0) => eyescandataerror_out(0),
      eyescanreset_in(0) => eyescanreset_in(0),
      eyescantrigger_in(0) => eyescantrigger_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\,
      \gen_gtwizard_gthe4.drpen_ch_int\ => \gen_gtwizard_gthe4.drpen_ch_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.drpwe_ch_int\ => \gen_gtwizard_gthe4.drpwe_ch_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ => \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_89\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_3\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_4\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\(9 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(9 downto 0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userdata_rx_out(31 downto 0) => gtwiz_userdata_rx_out(31 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^lopt_2\,
      lopt_3 => \^lopt_3\,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      pcsrsvdin_in(15 downto 0) => pcsrsvdin_in(15 downto 0),
      rxbufreset_in(0) => rxbufreset_in(0),
      rxbufstatus_out(2 downto 0) => rxbufstatus_out(2 downto 0),
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_6\,
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxdatavalid_out(0) => rxdatavalid_out(0),
      rxdfelpmreset_in(0) => rxdfelpmreset_in(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(1 downto 0) => rxheader_out(1 downto 0),
      rxheadervalid_out(0) => rxheadervalid_out(0),
      rxlpmen_in(0) => rxlpmen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\,
      rxpcsreset_in(0) => rxpcsreset_in(0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => rxprbscntreset_in(0),
      rxprbserr_out(0) => rxprbserr_out(0),
      rxprbssel_in(3 downto 0) => rxprbssel_in(3 downto 0),
      rxresetdone_out(0) => \^rxresetdone_out\(0),
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(1 downto 0) => txbufstatus_out(1 downto 0),
      txdiffctrl_in(4 downto 0) => txdiffctrl_in(4 downto 0),
      txheader_in(1 downto 0) => txheader_in(1 downto 0),
      txinhibit_in(0) => txinhibit_in(0),
      txoutclk_out(0) => \^txoutclk_out\(0),
      txpcsreset_in(0) => txpcsreset_in(0),
      txpmareset_in(0) => txpmareset_in(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => txpolarity_in(0),
      txpostcursor_in(4 downto 0) => txpostcursor_in(4 downto 0),
      txprbsforceerr_in(0) => txprbsforceerr_in(0),
      txprbssel_in(3 downto 0) => txprbssel_in(3 downto 0),
      txprecursor_in(4 downto 0) => txprecursor_in(4 downto 0),
      txresetdone_out(0) => \^txresetdone_out\(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txusrclk2_in(0) => txusrclk2_in(0),
      txusrclk_in(0) => txusrclk_in(0)
    );
\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst\: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal
     port map (
      D(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      \DADDR_O_reg[9]\(9 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(9 downto 0),
      \DI_O_reg[15]\(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      Q(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      USER_CPLLLOCK_OUT_reg => \^cplllock_out\(0),
      cpllpd_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_3\,
      cpllreset_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_4\,
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drpwe_in(0) => drpwe_in(0),
      \gen_gtwizard_gthe4.drpen_ch_int\ => \gen_gtwizard_gthe4.drpen_ch_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.drpwe_ch_int\ => \gen_gtwizard_gthe4.drpwe_ch_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      i_in_meta_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      i_in_meta_reg_0 => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      lopt => \^lopt_2\,
      lopt_1 => \^lopt_3\,
      rst_in0 => rst_in0,
      txoutclk_out(0) => \^txoutclk_out\(0)
    );
\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst\: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gthe4_delay_powergood
     port map (
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_rxpmareset_int\,
      \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ => \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_89\,
      \out\ => \^gtpowergood_out\(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\,
      rxpmareset_in(0) => rxpmareset_in(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst\: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      rxresetdone_out(0) => \^rxresetdone_out\(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst\: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_14
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      txresetdone_out(0) => \^txresetdone_out\(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst\: entity work.zynq_bd_C2C1_PHY_0_gtwizard_ultrascale_v1_7_17_gtwiz_reset
     port map (
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      cplllock_out(0) => \^cplllock_out\(0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gtpowergood_out(0) => \^gtpowergood_out\(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      rst_in0 => rst_in0,
      rst_in_out_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_6\,
      rxusrclk2_in(0) => rxusrclk2_in(0),
      txusrclk2_in(0) => txusrclk2_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
gcDjvJ18gZEH8C+LHMq/N7AaYWSyHgvjIQn585rdUOTVX2orO9n8j6LNiga3BYkS91+lbHAjAieW
oD/8serz9uvKt9uVuyMIE6oOFFScZR6q2wQk1d1Qzq717+8yPCwgBT9HIhfJIHLujHt+cA2l2L5t
tux9aNBdVKkk1MHv7yY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
exhH3ieiewq538XhQByQWj7PMh1Y+pzdDw+4bALHgOXUMTZleYL0Pvhip/E5VwYBOb3/5i/ElWf3
Vm6OeE9b1Jj8xb7x10akeyRaNdCJYAtTqgb7gFS/crjXeoaYKJgLqCiyaB7LdWR9BiZOWqxEPSxe
/lr/8F8psti0kra2jACCbz94iU3qDIdZWH5kqd21Pp2/YczWpJBQzh+bBz9V+EuMAeZIzY3x2GZy
jOMZPemqiqFhSEcDf09mKK3xKEUxE+TPz82hd9ZrF5OjFst6mWMVye10lkzmY5Hmmx5Y/PVgPx3R
fN0tTAZfIDGH/YUu758U8UWOIcMzBHF6rytqmg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Umfm0FNxPKfdryB9QccnkcrzqkPtalTpE+R0M3D9kxaXOa1YOGT+9jGc1TRZMLcN5NyGN3UIZcH4
LWFVfGg80k9RmFHBDZaHzOXaomQhoPSO++ArXvmvO5zgttfCHEl7jypYkuPgwfQMfjK7YII9Deex
KOC8JtqORVWmhq47cpQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
cm7WeJnXtFlUdJuJH7wHYfinJTaBhpglyFWD2YwmOuS4fmVA4nXbX0IMaU1F1WGO1VK25KlFf8Nm
w8L6BJ6ZpH12xPIl3J17rMT4/3KHv9tpBWqeC080GeV5nISo8JrhOpIKa4+HBHZ6lYLce8LBAu/Z
EiBmDqw22aLsAuPAzAMh9yuHT5rpX9ykD9u0uZ5UplK05S0TsvYMUqcHNQ2hijt/lbxvUxXHTa+W
GJ5RRQAdw98wG1mc65u16hfZPsLimnw4BHwpyNGOPadShqb78rQihc+YiBTn4lgN1HhquWRGqCYZ
ZEjBmtWOJm8WJSTWtcpFEkmPlOTDmNX82e9mnw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a1mMNsEVIHwFCxw3sHygQ6eU3z5whgDQI+YHUmPAwU6q4vqfu2NVxu0z42QL1rV1rCsm39SqZ078
EGEqt7XUt6bdvI3yu4dU8gF+jou5njJ2UU34VmbOw/MQt48Hmi+hxtH1/zSlbNe2iOksDFEFTHmW
WGHgPS2bACG/KtAZMYK3gBtbnb9dtu+p5hxiQtwMOFnv9kQGBxcMaciN0yqy2TE5fygwKcNEua29
jiGUF0qgPS1k6qN+zLrYWkaVT0amR1MFXpv0WcwL+xVkxj6bBQhe5D7t5xCIsfLR4xqa5WVpa0dN
FkxGlIoufL17G/cGRr4nV4QP0sqcDCCHYpRoIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rPFWI49JcHqYFxRrTG2uFixmE4jeIWIero9KijBFo7+FOCC7hJeSlCuNlwb8mBsI0Up57fm7C8t9
tb1l2QCfvy82JqTvEuH49UmS+8/GEnbK1QbVHsDIiv3/8cFn+0zw/VSuVeaN8L0yzeNIo8m59iAq
AQ9wOyqKFEhKKkbn+nVg+hQW3L/P25hisjV06sqmfsA0Rx4bYhFoxEvIw3A4x9LsBIIfDpgDsPzS
NICAEhfA7fWXKK6UsOmuq1NZLTDmFe2zEHijVMovzm/qqvHfu7fCt5POlGtLOPZhXGCDZi0v1yiq
VyT7JTUW5P/rcLgzkfyKToozq36lEkXd6VSaLg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
T4EV2kKcg5a7rlvEGr4AG3uvv0JzSoc0NQb9aIeE2gsKGq0oLel4q0oZ7eO6He8noW5KEowgkY0O
xDnerk/R4qxdSePYeRRmUg3KZ7hAHVEQrHpQ2RbYwK5mUIpQLjxCWRWzBjeWOce2bh0dAMR/4OH6
t95V8b9VWpgepcUXynGvLDv31tVgr+8LtXlgWTNBiJj2mTZ3gEVxpgGRwMGsampw9yKqBKoR+/hg
++FP8JJkrOSdB2bhnNaD4fZotMLkhYDrWvQm9z6rW7fwxA2oEI+oUqi+K+82oiLzeVWy7FhVyzgS
Y273uSE53DWk35UE9A6ebcI/xUl1iGqwdeZihA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gZRrJLrBkbil4BLf1tia07NzGL28f+Pk9zyPElbTDf8NEXCsuwTum6RjR5lvY/odzAYHlcKxpG+6
gwjafT2OV5gHqqtPXrRHcVU4p5LEzOOl5p3puqvK+1z2+YpHqxOZIIZPIH9kjtzNgcBmcU7S2sFN
zTxyAYuLL9sAN+AIQ9UrW4MXDWxUtdkwPaSyFIvuKoxOKUD5IXEY9NtBpz1zsABMKNHneOO8pAix
qg8S/uQ/XJ8Qggr+vE7HDUUMCsijNXvqbkLM3xf6dXFpOqanKxd6/GfTcob4sezm/hMOZ2xiXcfS
hsYUMRdO9H6fmhECfszoK2XMsMt6xM+vlLywWJ0I6u468qVFxROkf9vL+ZDq/tMiJOm7E1p+HDif
98f5v1OybtzlZJP9bDMwWYcsCqcDejCMQyYOgPCgg+2jTR1JezxuK7PpjyliT0rnu7FfI/0tRzbL
d5YqO79RN0byWVTTdIlTWzL/qBD8BLVqXzWs3M+up46dGPxbkzv44od4

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A79lFm/8JnoMxv1MOWkY+AtU24uc6/CeGf6bjoYWLJXkzzHQooKleg9l+jH7oajoC3oVQh/sMXdi
3QmwZ5SKMt6sb03SC5BW7xPky8zyP6w8FRMCI2Tz1/GhozqjIbgSstUfCaemxIgj3rG7GkRYZ/2k
ualG2mpYDNyaxz1lMYaHfm7stH/IQlkCh6HHMbi7ImYJ6pILa828Ls3VREjo7dtXPS2ZDFxreSIH
2SZ3NpLJO0/umchZaUkt1xN0bsxgtGdOzSqGDpTJrU/ltmclBX199pmrXQa5p/q0FSLj2WkB043l
l3x1Rdipn49DvChkvbVzJP9aej4kwSPhvxHnHQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GFpXmWYmUY46GvuVucUW1VOu3+gGtLxYW4Ho/p4wggZ+jWrpUVhz2RSAxu+ufiLHtM9oYgKPaSYT
DOeuIJGTnxGr20Vh6Nn3cc41TyKAf0vxN2fGISEQQWrjh9OOgNcBmJfaHsSq7+5dhCaIWlGrInVr
GD5TqclLzw6cHAuPGxMi2wD4rq16RkDJnQbPf8ptaskWz81NxZfyWAL4T2E24soybpln8+vuF+72
IQYfLQh/dDDsNHKNKwTKAtGjpFS8eVSbYnS+k3Am4loN8JRflh0+c4yGUo4EkuRzUFiIBrJOKylp
qicgwQw7vdbe+yPl6moUlvA1U2CjJ87bsXk5CA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Hzklq501x4qEym07A6+Vh+O6T5Q1srpTjckVi/KQ8/P6I6xpFqHBBikoKASz9mkWuvFaf6aly934
etGfnzZuPuKCoMPixevIcq9cgFblu43p0H0FR4BSbqN+A/K2utwAblPur01qwtH9nc1azxOtPedI
3KLsEBUN2ObidzkZIUbiQlQ72wru0lGZ5uN6iiNcLRnEhqjdjWiOHf5qGo+df2QyP6S5zRR7hGOd
N5h9/9towH2UQ++6hnOd4pjtl7PKHWlU92421M+LhruDkz4Bw6c7d7EVdbIcZ3ub+l/OnCyNwQsr
WUo2E+j4vd3zIVA0gzTA1oLX73BJ1oxwQdO3JA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1248)
`protect data_block
O8eRvg7XCa4Nb7OG7rDiOM+Vl1sdYfvNHChkqTMSUyW4hdGoRCuSTcYx35kDcHTZTBJ33G990Zmd
6ebBRziAP33EXUgmbbusilbzNm/yB54peE7orT4OYe2l3aO9Mnl8iBLaIOnWKL/xZIeEfb7g+loj
rKfS4KXW7NjL1lB9k8DHrfbZywOPTn+61084/yihNVFVIiYu1vDCpDLs8WpkmbYlxLXKxQ69vCSh
vqmXkIZTOVhHXt+BPWlHUWL1ycgCBSAQKmx2+gMJNOGpJj0BFPaYQUFGb2M2IwaMwLGely4Leybl
rylgSYzg7oDh2YC1zvMMPUAxt5itwgolQxPWWNtXxv4X8zh1xbFahkkpnn4XIrHFnZa/8xIU579U
ZZSrupnXmhRRAyxrVljP4rYp8KvpWZ4jxVO4zgXMqCv5ABhAtgrCgQBk6O4+7u5WzjfaJyRmJ5au
5BlJKrpST7gxEqJyNxhJqAoMOYZjxS1T7ey6/5dCSKnqGFLbesZGCyFz7DwUPtm8xu32kBv+E4Tm
bbE0P7MDyqwTeJzJZqyyeyPfT6prAe3vvsjorYS3bHFTUgWDIvnNaZOKsUFOCF2MQPdZNJRDnt+N
TQEczJVcrcGKZIJtN48R3vHunCTMh41LssMWxQBWFEPKpjZjcyqtS2GBNYS/o7HiUcsQWqv7ew/h
GXCely8kb2sSkOAveuQUa4Rbx7s7UCpl2usGjbjU7JVELMH6n0S3AGi3hNJzF474Bh1vrBcRIr1Z
Qriwu4K5+e9Uabr3oZN96Ew2V+3tNyxLydy2vZiHN9x6pVru1zCGIX5W/00xurCkzrFwEqvK9WcF
CbUs3YDO2shMQvrYUNx1as7T1XNGt19dY/cH+v/8stjIQGG85WG1uEu4fpyUzVVzl3tgRaCcm3Cq
VqLV328CvWRfici7rsBrtO4fpii4JDxLs9BXGvto64o6fV/mE5gAoj1RbIhfJjVTK5pSCM1mh/xl
0tpOvYl+OkZBhmQojDk4xgJ+lnn8gzYfx3MTP26NLUqnHx121twvJfA1kupxT4LIEJrv4mwjrD7O
2/WGJcwi7rjtI0Kpctiv8jr8bI46JCsKoJMmii53ia8Ljqgv0tiAWCUPbVL0xL67EL7ZBy/E0+1d
OGDzNhMdnJQJcGQsJ9knv2+Y2Cu2W2Vn0NawLwlbxaRfQWmkSYs7OV+sluneu7omkTxwBCNPAtTu
DvaGe4ZZfwlvptKERPnhUar/7OQzqJO7FbEq9/F8jIMUhbRihYP1TNWcoopFKZY2Av8eH4goxj0c
UgX6QBExLeyg5ZmhkS3BsybUBkQX8+e3z6Y+WIN+h27gKhr9pfUay4pkxOKXf+4p60nrhLOUVAZd
0rhXVAJIYqSuq0uq9WCBl7qWnj6i0l0DeB9m9Y5Wx5RqPo5NAQ22gwOza41e4urRP/lHzhQrS9rP
3dKrVTSnjJ3zg5PwMiUIsk391PipofcD4kS337yuuwEynP6JyycYBOpQIRG2ejS+xHfQib12e5FZ
KCIX2J/j9i36EORF7Se90ng/yZesTy4r/W4aEYJn2O9HjF5i3o6wjyNomFiHfQwnWCm0WOyLtkyO
r/bWjjAxe1GWm5RIG5v5v19IlHpJQdJNzYXltiLJYyzQd8u1D80RM4uFqjlolKBb75ua
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gt_gtwizard_top is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe3_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gtye4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tcongpi_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tconpowerup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconreset_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tconrsvdin1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    tcongpo_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tconrsvdout0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcaldvorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcalpaorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    looprsvd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "50.000000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 32;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "5.000000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 4;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "100.000000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 32;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 32;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "5.000000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 4;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "100.000000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 64;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "78.125000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of zynq_bd_C2C1_PHY_0_gt_gtwizard_top : entity is 1;
end zynq_bd_C2C1_PHY_0_gt_gtwizard_top;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gt_gtwizard_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxdatavalid_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxheader_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxheadervalid_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  bufgtce_out(0) <= \<const0>\;
  bufgtcemask_out(2) <= \<const0>\;
  bufgtcemask_out(1) <= \<const0>\;
  bufgtcemask_out(0) <= \<const0>\;
  bufgtdiv_out(8) <= \<const0>\;
  bufgtdiv_out(7) <= \<const0>\;
  bufgtdiv_out(6) <= \<const0>\;
  bufgtdiv_out(5) <= \<const0>\;
  bufgtdiv_out(4) <= \<const0>\;
  bufgtdiv_out(3) <= \<const0>\;
  bufgtdiv_out(2) <= \<const0>\;
  bufgtdiv_out(1) <= \<const0>\;
  bufgtdiv_out(0) <= \<const0>\;
  bufgtreset_out(0) <= \<const0>\;
  bufgtrstmask_out(2) <= \<const0>\;
  bufgtrstmask_out(1) <= \<const0>\;
  bufgtrstmask_out(0) <= \<const0>\;
  cpllfbclklost_out(0) <= \<const0>\;
  cpllrefclklost_out(0) <= \<const0>\;
  dmonitoroutclk_out(0) <= \<const0>\;
  drpdo_common_out(15) <= \<const0>\;
  drpdo_common_out(14) <= \<const0>\;
  drpdo_common_out(13) <= \<const0>\;
  drpdo_common_out(12) <= \<const0>\;
  drpdo_common_out(11) <= \<const0>\;
  drpdo_common_out(10) <= \<const0>\;
  drpdo_common_out(9) <= \<const0>\;
  drpdo_common_out(8) <= \<const0>\;
  drpdo_common_out(7) <= \<const0>\;
  drpdo_common_out(6) <= \<const0>\;
  drpdo_common_out(5) <= \<const0>\;
  drpdo_common_out(4) <= \<const0>\;
  drpdo_common_out(3) <= \<const0>\;
  drpdo_common_out(2) <= \<const0>\;
  drpdo_common_out(1) <= \<const0>\;
  drpdo_common_out(0) <= \<const0>\;
  drprdy_common_out(0) <= \<const0>\;
  gtrefclkmonitor_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_error_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_error_out(0) <= \<const0>\;
  gtwiz_reset_qpll0reset_out(0) <= \<const0>\;
  gtwiz_reset_qpll1reset_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  gtwiz_userclk_rx_active_out(0) <= \<const0>\;
  gtwiz_userclk_rx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_active_out(0) <= \<const0>\;
  gtwiz_userclk_tx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk_out(0) <= \<const0>\;
  gtytxn_out(0) <= \<const0>\;
  gtytxp_out(0) <= \<const0>\;
  pcierategen3_out(0) <= \<const0>\;
  pcierateidle_out(0) <= \<const0>\;
  pcierateqpllpd_out(1) <= \<const0>\;
  pcierateqpllpd_out(0) <= \<const0>\;
  pcierateqpllreset_out(1) <= \<const0>\;
  pcierateqpllreset_out(0) <= \<const0>\;
  pciesynctxsyncdone_out(0) <= \<const0>\;
  pcieusergen3rdy_out(0) <= \<const0>\;
  pcieuserphystatusrst_out(0) <= \<const0>\;
  pcieuserratestart_out(0) <= \<const0>\;
  pcsrsvdout_out(15) <= \<const0>\;
  pcsrsvdout_out(14) <= \<const0>\;
  pcsrsvdout_out(13) <= \<const0>\;
  pcsrsvdout_out(12) <= \<const0>\;
  pcsrsvdout_out(11) <= \<const0>\;
  pcsrsvdout_out(10) <= \<const0>\;
  pcsrsvdout_out(9) <= \<const0>\;
  pcsrsvdout_out(8) <= \<const0>\;
  pcsrsvdout_out(7) <= \<const0>\;
  pcsrsvdout_out(6) <= \<const0>\;
  pcsrsvdout_out(5) <= \<const0>\;
  pcsrsvdout_out(4) <= \<const0>\;
  pcsrsvdout_out(3) <= \<const0>\;
  pcsrsvdout_out(2) <= \<const0>\;
  pcsrsvdout_out(1) <= \<const0>\;
  pcsrsvdout_out(0) <= \<const0>\;
  phystatus_out(0) <= \<const0>\;
  pinrsrvdas_out(15) <= \<const0>\;
  pinrsrvdas_out(14) <= \<const0>\;
  pinrsrvdas_out(13) <= \<const0>\;
  pinrsrvdas_out(12) <= \<const0>\;
  pinrsrvdas_out(11) <= \<const0>\;
  pinrsrvdas_out(10) <= \<const0>\;
  pinrsrvdas_out(9) <= \<const0>\;
  pinrsrvdas_out(8) <= \<const0>\;
  pinrsrvdas_out(7) <= \<const0>\;
  pinrsrvdas_out(6) <= \<const0>\;
  pinrsrvdas_out(5) <= \<const0>\;
  pinrsrvdas_out(4) <= \<const0>\;
  pinrsrvdas_out(3) <= \<const0>\;
  pinrsrvdas_out(2) <= \<const0>\;
  pinrsrvdas_out(1) <= \<const0>\;
  pinrsrvdas_out(0) <= \<const0>\;
  pmarsvdout0_out(7) <= \<const0>\;
  pmarsvdout0_out(6) <= \<const0>\;
  pmarsvdout0_out(5) <= \<const0>\;
  pmarsvdout0_out(4) <= \<const0>\;
  pmarsvdout0_out(3) <= \<const0>\;
  pmarsvdout0_out(2) <= \<const0>\;
  pmarsvdout0_out(1) <= \<const0>\;
  pmarsvdout0_out(0) <= \<const0>\;
  pmarsvdout1_out(7) <= \<const0>\;
  pmarsvdout1_out(6) <= \<const0>\;
  pmarsvdout1_out(5) <= \<const0>\;
  pmarsvdout1_out(4) <= \<const0>\;
  pmarsvdout1_out(3) <= \<const0>\;
  pmarsvdout1_out(2) <= \<const0>\;
  pmarsvdout1_out(1) <= \<const0>\;
  pmarsvdout1_out(0) <= \<const0>\;
  powerpresent_out(0) <= \<const0>\;
  qpll0fbclklost_out(0) <= \<const0>\;
  qpll0lock_out(0) <= \<const0>\;
  qpll0outclk_out(0) <= \<const0>\;
  qpll0outrefclk_out(0) <= \<const0>\;
  qpll0refclklost_out(0) <= \<const0>\;
  qpll1fbclklost_out(0) <= \<const0>\;
  qpll1lock_out(0) <= \<const0>\;
  qpll1outclk_out(0) <= \<const0>\;
  qpll1outrefclk_out(0) <= \<const0>\;
  qpll1refclklost_out(0) <= \<const0>\;
  qplldmonitor0_out(7) <= \<const0>\;
  qplldmonitor0_out(6) <= \<const0>\;
  qplldmonitor0_out(5) <= \<const0>\;
  qplldmonitor0_out(4) <= \<const0>\;
  qplldmonitor0_out(3) <= \<const0>\;
  qplldmonitor0_out(2) <= \<const0>\;
  qplldmonitor0_out(1) <= \<const0>\;
  qplldmonitor0_out(0) <= \<const0>\;
  qplldmonitor1_out(7) <= \<const0>\;
  qplldmonitor1_out(6) <= \<const0>\;
  qplldmonitor1_out(5) <= \<const0>\;
  qplldmonitor1_out(4) <= \<const0>\;
  qplldmonitor1_out(3) <= \<const0>\;
  qplldmonitor1_out(2) <= \<const0>\;
  qplldmonitor1_out(1) <= \<const0>\;
  qplldmonitor1_out(0) <= \<const0>\;
  refclkoutmonitor0_out(0) <= \<const0>\;
  refclkoutmonitor1_out(0) <= \<const0>\;
  resetexception_out(0) <= \<const0>\;
  rxbyteisaligned_out(0) <= \<const0>\;
  rxbyterealign_out(0) <= \<const0>\;
  rxcdrlock_out(0) <= \<const0>\;
  rxcdrphdone_out(0) <= \<const0>\;
  rxchanbondseq_out(0) <= \<const0>\;
  rxchanisaligned_out(0) <= \<const0>\;
  rxchanrealign_out(0) <= \<const0>\;
  rxchbondo_out(4) <= \<const0>\;
  rxchbondo_out(3) <= \<const0>\;
  rxchbondo_out(2) <= \<const0>\;
  rxchbondo_out(1) <= \<const0>\;
  rxchbondo_out(0) <= \<const0>\;
  rxckcaldone_out(0) <= \<const0>\;
  rxclkcorcnt_out(1) <= \<const0>\;
  rxclkcorcnt_out(0) <= \<const0>\;
  rxcominitdet_out(0) <= \<const0>\;
  rxcommadet_out(0) <= \<const0>\;
  rxcomsasdet_out(0) <= \<const0>\;
  rxcomwakedet_out(0) <= \<const0>\;
  rxctrl0_out(15) <= \<const0>\;
  rxctrl0_out(14) <= \<const0>\;
  rxctrl0_out(13) <= \<const0>\;
  rxctrl0_out(12) <= \<const0>\;
  rxctrl0_out(11) <= \<const0>\;
  rxctrl0_out(10) <= \<const0>\;
  rxctrl0_out(9) <= \<const0>\;
  rxctrl0_out(8) <= \<const0>\;
  rxctrl0_out(7) <= \<const0>\;
  rxctrl0_out(6) <= \<const0>\;
  rxctrl0_out(5) <= \<const0>\;
  rxctrl0_out(4) <= \<const0>\;
  rxctrl0_out(3) <= \<const0>\;
  rxctrl0_out(2) <= \<const0>\;
  rxctrl0_out(1) <= \<const0>\;
  rxctrl0_out(0) <= \<const0>\;
  rxctrl1_out(15) <= \<const0>\;
  rxctrl1_out(14) <= \<const0>\;
  rxctrl1_out(13) <= \<const0>\;
  rxctrl1_out(12) <= \<const0>\;
  rxctrl1_out(11) <= \<const0>\;
  rxctrl1_out(10) <= \<const0>\;
  rxctrl1_out(9) <= \<const0>\;
  rxctrl1_out(8) <= \<const0>\;
  rxctrl1_out(7) <= \<const0>\;
  rxctrl1_out(6) <= \<const0>\;
  rxctrl1_out(5) <= \<const0>\;
  rxctrl1_out(4) <= \<const0>\;
  rxctrl1_out(3) <= \<const0>\;
  rxctrl1_out(2) <= \<const0>\;
  rxctrl1_out(1) <= \<const0>\;
  rxctrl1_out(0) <= \<const0>\;
  rxctrl2_out(7) <= \<const0>\;
  rxctrl2_out(6) <= \<const0>\;
  rxctrl2_out(5) <= \<const0>\;
  rxctrl2_out(4) <= \<const0>\;
  rxctrl2_out(3) <= \<const0>\;
  rxctrl2_out(2) <= \<const0>\;
  rxctrl2_out(1) <= \<const0>\;
  rxctrl2_out(0) <= \<const0>\;
  rxctrl3_out(7) <= \<const0>\;
  rxctrl3_out(6) <= \<const0>\;
  rxctrl3_out(5) <= \<const0>\;
  rxctrl3_out(4) <= \<const0>\;
  rxctrl3_out(3) <= \<const0>\;
  rxctrl3_out(2) <= \<const0>\;
  rxctrl3_out(1) <= \<const0>\;
  rxctrl3_out(0) <= \<const0>\;
  rxdata_out(127) <= \<const0>\;
  rxdata_out(126) <= \<const0>\;
  rxdata_out(125) <= \<const0>\;
  rxdata_out(124) <= \<const0>\;
  rxdata_out(123) <= \<const0>\;
  rxdata_out(122) <= \<const0>\;
  rxdata_out(121) <= \<const0>\;
  rxdata_out(120) <= \<const0>\;
  rxdata_out(119) <= \<const0>\;
  rxdata_out(118) <= \<const0>\;
  rxdata_out(117) <= \<const0>\;
  rxdata_out(116) <= \<const0>\;
  rxdata_out(115) <= \<const0>\;
  rxdata_out(114) <= \<const0>\;
  rxdata_out(113) <= \<const0>\;
  rxdata_out(112) <= \<const0>\;
  rxdata_out(111) <= \<const0>\;
  rxdata_out(110) <= \<const0>\;
  rxdata_out(109) <= \<const0>\;
  rxdata_out(108) <= \<const0>\;
  rxdata_out(107) <= \<const0>\;
  rxdata_out(106) <= \<const0>\;
  rxdata_out(105) <= \<const0>\;
  rxdata_out(104) <= \<const0>\;
  rxdata_out(103) <= \<const0>\;
  rxdata_out(102) <= \<const0>\;
  rxdata_out(101) <= \<const0>\;
  rxdata_out(100) <= \<const0>\;
  rxdata_out(99) <= \<const0>\;
  rxdata_out(98) <= \<const0>\;
  rxdata_out(97) <= \<const0>\;
  rxdata_out(96) <= \<const0>\;
  rxdata_out(95) <= \<const0>\;
  rxdata_out(94) <= \<const0>\;
  rxdata_out(93) <= \<const0>\;
  rxdata_out(92) <= \<const0>\;
  rxdata_out(91) <= \<const0>\;
  rxdata_out(90) <= \<const0>\;
  rxdata_out(89) <= \<const0>\;
  rxdata_out(88) <= \<const0>\;
  rxdata_out(87) <= \<const0>\;
  rxdata_out(86) <= \<const0>\;
  rxdata_out(85) <= \<const0>\;
  rxdata_out(84) <= \<const0>\;
  rxdata_out(83) <= \<const0>\;
  rxdata_out(82) <= \<const0>\;
  rxdata_out(81) <= \<const0>\;
  rxdata_out(80) <= \<const0>\;
  rxdata_out(79) <= \<const0>\;
  rxdata_out(78) <= \<const0>\;
  rxdata_out(77) <= \<const0>\;
  rxdata_out(76) <= \<const0>\;
  rxdata_out(75) <= \<const0>\;
  rxdata_out(74) <= \<const0>\;
  rxdata_out(73) <= \<const0>\;
  rxdata_out(72) <= \<const0>\;
  rxdata_out(71) <= \<const0>\;
  rxdata_out(70) <= \<const0>\;
  rxdata_out(69) <= \<const0>\;
  rxdata_out(68) <= \<const0>\;
  rxdata_out(67) <= \<const0>\;
  rxdata_out(66) <= \<const0>\;
  rxdata_out(65) <= \<const0>\;
  rxdata_out(64) <= \<const0>\;
  rxdata_out(63) <= \<const0>\;
  rxdata_out(62) <= \<const0>\;
  rxdata_out(61) <= \<const0>\;
  rxdata_out(60) <= \<const0>\;
  rxdata_out(59) <= \<const0>\;
  rxdata_out(58) <= \<const0>\;
  rxdata_out(57) <= \<const0>\;
  rxdata_out(56) <= \<const0>\;
  rxdata_out(55) <= \<const0>\;
  rxdata_out(54) <= \<const0>\;
  rxdata_out(53) <= \<const0>\;
  rxdata_out(52) <= \<const0>\;
  rxdata_out(51) <= \<const0>\;
  rxdata_out(50) <= \<const0>\;
  rxdata_out(49) <= \<const0>\;
  rxdata_out(48) <= \<const0>\;
  rxdata_out(47) <= \<const0>\;
  rxdata_out(46) <= \<const0>\;
  rxdata_out(45) <= \<const0>\;
  rxdata_out(44) <= \<const0>\;
  rxdata_out(43) <= \<const0>\;
  rxdata_out(42) <= \<const0>\;
  rxdata_out(41) <= \<const0>\;
  rxdata_out(40) <= \<const0>\;
  rxdata_out(39) <= \<const0>\;
  rxdata_out(38) <= \<const0>\;
  rxdata_out(37) <= \<const0>\;
  rxdata_out(36) <= \<const0>\;
  rxdata_out(35) <= \<const0>\;
  rxdata_out(34) <= \<const0>\;
  rxdata_out(33) <= \<const0>\;
  rxdata_out(32) <= \<const0>\;
  rxdata_out(31) <= \<const0>\;
  rxdata_out(30) <= \<const0>\;
  rxdata_out(29) <= \<const0>\;
  rxdata_out(28) <= \<const0>\;
  rxdata_out(27) <= \<const0>\;
  rxdata_out(26) <= \<const0>\;
  rxdata_out(25) <= \<const0>\;
  rxdata_out(24) <= \<const0>\;
  rxdata_out(23) <= \<const0>\;
  rxdata_out(22) <= \<const0>\;
  rxdata_out(21) <= \<const0>\;
  rxdata_out(20) <= \<const0>\;
  rxdata_out(19) <= \<const0>\;
  rxdata_out(18) <= \<const0>\;
  rxdata_out(17) <= \<const0>\;
  rxdata_out(16) <= \<const0>\;
  rxdata_out(15) <= \<const0>\;
  rxdata_out(14) <= \<const0>\;
  rxdata_out(13) <= \<const0>\;
  rxdata_out(12) <= \<const0>\;
  rxdata_out(11) <= \<const0>\;
  rxdata_out(10) <= \<const0>\;
  rxdata_out(9) <= \<const0>\;
  rxdata_out(8) <= \<const0>\;
  rxdata_out(7) <= \<const0>\;
  rxdata_out(6) <= \<const0>\;
  rxdata_out(5) <= \<const0>\;
  rxdata_out(4) <= \<const0>\;
  rxdata_out(3) <= \<const0>\;
  rxdata_out(2) <= \<const0>\;
  rxdata_out(1) <= \<const0>\;
  rxdata_out(0) <= \<const0>\;
  rxdataextendrsvd_out(7) <= \<const0>\;
  rxdataextendrsvd_out(6) <= \<const0>\;
  rxdataextendrsvd_out(5) <= \<const0>\;
  rxdataextendrsvd_out(4) <= \<const0>\;
  rxdataextendrsvd_out(3) <= \<const0>\;
  rxdataextendrsvd_out(2) <= \<const0>\;
  rxdataextendrsvd_out(1) <= \<const0>\;
  rxdataextendrsvd_out(0) <= \<const0>\;
  rxdatavalid_out(1) <= \<const0>\;
  rxdatavalid_out(0) <= \^rxdatavalid_out\(0);
  rxdlysresetdone_out(0) <= \<const0>\;
  rxelecidle_out(0) <= \<const0>\;
  rxheader_out(5) <= \<const0>\;
  rxheader_out(4) <= \<const0>\;
  rxheader_out(3) <= \<const0>\;
  rxheader_out(2) <= \<const0>\;
  rxheader_out(1 downto 0) <= \^rxheader_out\(1 downto 0);
  rxheadervalid_out(1) <= \<const0>\;
  rxheadervalid_out(0) <= \^rxheadervalid_out\(0);
  rxlfpstresetdet_out(0) <= \<const0>\;
  rxlfpsu2lpexitdet_out(0) <= \<const0>\;
  rxlfpsu3wakedet_out(0) <= \<const0>\;
  rxmonitorout_out(7) <= \<const0>\;
  rxmonitorout_out(6) <= \<const0>\;
  rxmonitorout_out(5) <= \<const0>\;
  rxmonitorout_out(4) <= \<const0>\;
  rxmonitorout_out(3) <= \<const0>\;
  rxmonitorout_out(2) <= \<const0>\;
  rxmonitorout_out(1) <= \<const0>\;
  rxmonitorout_out(0) <= \<const0>\;
  rxosintdone_out(0) <= \<const0>\;
  rxosintstarted_out(0) <= \<const0>\;
  rxosintstrobedone_out(0) <= \<const0>\;
  rxosintstrobestarted_out(0) <= \<const0>\;
  rxoutclkfabric_out(0) <= \<const0>\;
  rxoutclkpcs_out(0) <= \<const0>\;
  rxphaligndone_out(0) <= \<const0>\;
  rxphalignerr_out(0) <= \<const0>\;
  rxprbslocked_out(0) <= \<const0>\;
  rxprgdivresetdone_out(0) <= \<const0>\;
  rxqpisenn_out(0) <= \<const0>\;
  rxqpisenp_out(0) <= \<const0>\;
  rxratedone_out(0) <= \<const0>\;
  rxrecclk0_sel_out(0) <= \<const0>\;
  rxrecclk0sel_out(1) <= \<const0>\;
  rxrecclk0sel_out(0) <= \<const0>\;
  rxrecclk1_sel_out(0) <= \<const0>\;
  rxrecclk1sel_out(1) <= \<const0>\;
  rxrecclk1sel_out(0) <= \<const0>\;
  rxrecclkout_out(0) <= \<const0>\;
  rxsliderdy_out(0) <= \<const0>\;
  rxslipdone_out(0) <= \<const0>\;
  rxslipoutclkrdy_out(0) <= \<const0>\;
  rxslippmardy_out(0) <= \<const0>\;
  rxstartofseq_out(1) <= \<const0>\;
  rxstartofseq_out(0) <= \<const0>\;
  rxstatus_out(2) <= \<const0>\;
  rxstatus_out(1) <= \<const0>\;
  rxstatus_out(0) <= \<const0>\;
  rxsyncdone_out(0) <= \<const0>\;
  rxsyncout_out(0) <= \<const0>\;
  rxvalid_out(0) <= \<const0>\;
  sdm0finalout_out(3) <= \<const0>\;
  sdm0finalout_out(2) <= \<const0>\;
  sdm0finalout_out(1) <= \<const0>\;
  sdm0finalout_out(0) <= \<const0>\;
  sdm0testdata_out(14) <= \<const0>\;
  sdm0testdata_out(13) <= \<const0>\;
  sdm0testdata_out(12) <= \<const0>\;
  sdm0testdata_out(11) <= \<const0>\;
  sdm0testdata_out(10) <= \<const0>\;
  sdm0testdata_out(9) <= \<const0>\;
  sdm0testdata_out(8) <= \<const0>\;
  sdm0testdata_out(7) <= \<const0>\;
  sdm0testdata_out(6) <= \<const0>\;
  sdm0testdata_out(5) <= \<const0>\;
  sdm0testdata_out(4) <= \<const0>\;
  sdm0testdata_out(3) <= \<const0>\;
  sdm0testdata_out(2) <= \<const0>\;
  sdm0testdata_out(1) <= \<const0>\;
  sdm0testdata_out(0) <= \<const0>\;
  sdm1finalout_out(3) <= \<const0>\;
  sdm1finalout_out(2) <= \<const0>\;
  sdm1finalout_out(1) <= \<const0>\;
  sdm1finalout_out(0) <= \<const0>\;
  sdm1testdata_out(14) <= \<const0>\;
  sdm1testdata_out(13) <= \<const0>\;
  sdm1testdata_out(12) <= \<const0>\;
  sdm1testdata_out(11) <= \<const0>\;
  sdm1testdata_out(10) <= \<const0>\;
  sdm1testdata_out(9) <= \<const0>\;
  sdm1testdata_out(8) <= \<const0>\;
  sdm1testdata_out(7) <= \<const0>\;
  sdm1testdata_out(6) <= \<const0>\;
  sdm1testdata_out(5) <= \<const0>\;
  sdm1testdata_out(4) <= \<const0>\;
  sdm1testdata_out(3) <= \<const0>\;
  sdm1testdata_out(2) <= \<const0>\;
  sdm1testdata_out(1) <= \<const0>\;
  sdm1testdata_out(0) <= \<const0>\;
  tcongpo_out(9) <= \<const0>\;
  tcongpo_out(8) <= \<const0>\;
  tcongpo_out(7) <= \<const0>\;
  tcongpo_out(6) <= \<const0>\;
  tcongpo_out(5) <= \<const0>\;
  tcongpo_out(4) <= \<const0>\;
  tcongpo_out(3) <= \<const0>\;
  tcongpo_out(2) <= \<const0>\;
  tcongpo_out(1) <= \<const0>\;
  tcongpo_out(0) <= \<const0>\;
  tconrsvdout0_out(0) <= \<const0>\;
  txcomfinish_out(0) <= \<const0>\;
  txdccdone_out(0) <= \<const0>\;
  txdlysresetdone_out(0) <= \<const0>\;
  txoutclkfabric_out(0) <= \<const0>\;
  txoutclkpcs_out(0) <= \<const0>\;
  txphaligndone_out(0) <= \<const0>\;
  txphinitdone_out(0) <= \<const0>\;
  txprgdivresetdone_out(0) <= \<const0>\;
  txqpisenn_out(0) <= \<const0>\;
  txqpisenp_out(0) <= \<const0>\;
  txratedone_out(0) <= \<const0>\;
  txsyncdone_out(0) <= \<const0>\;
  txsyncout_out(0) <= \<const0>\;
  ubdaddr_out(0) <= \<const0>\;
  ubden_out(0) <= \<const0>\;
  ubdi_out(0) <= \<const0>\;
  ubdwe_out(0) <= \<const0>\;
  ubmdmtdo_out(0) <= \<const0>\;
  ubrsvdout_out(0) <= \<const0>\;
  ubtxuart_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst\: entity work.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4
     port map (
      cplllock_out(0) => cplllock_out(0),
      dmonitorout_out(15 downto 0) => dmonitorout_out(15 downto 0),
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_in(0) => drpen_in(0),
      drprdy_out(0) => drprdy_out(0),
      drpwe_in(0) => drpwe_in(0),
      eyescandataerror_out(0) => eyescandataerror_out(0),
      eyescanreset_in(0) => eyescanreset_in(0),
      eyescantrigger_in(0) => eyescantrigger_in(0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      gtwiz_userdata_rx_out(31 downto 0) => gtwiz_userdata_rx_out(31 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      pcsrsvdin_in(15 downto 0) => pcsrsvdin_in(15 downto 0),
      rxbufreset_in(0) => rxbufreset_in(0),
      rxbufstatus_out(2 downto 0) => rxbufstatus_out(2 downto 0),
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxdatavalid_out(0) => \^rxdatavalid_out\(0),
      rxdfelpmreset_in(0) => rxdfelpmreset_in(0),
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(1 downto 0) => \^rxheader_out\(1 downto 0),
      rxheadervalid_out(0) => \^rxheadervalid_out\(0),
      rxlpmen_in(0) => rxlpmen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpcsreset_in(0) => rxpcsreset_in(0),
      rxpmareset_in(0) => rxpmareset_in(0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => rxprbscntreset_in(0),
      rxprbserr_out(0) => rxprbserr_out(0),
      rxprbssel_in(3 downto 0) => rxprbssel_in(3 downto 0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(1 downto 0) => txbufstatus_out(1 downto 0),
      txdiffctrl_in(4 downto 0) => txdiffctrl_in(4 downto 0),
      txheader_in(1 downto 0) => txheader_in(1 downto 0),
      txinhibit_in(0) => txinhibit_in(0),
      txoutclk_out(0) => txoutclk_out(0),
      txpcsreset_in(0) => txpcsreset_in(0),
      txpmareset_in(0) => txpmareset_in(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => txpolarity_in(0),
      txpostcursor_in(4 downto 0) => txpostcursor_in(4 downto 0),
      txprbsforceerr_in(0) => txprbsforceerr_in(0),
      txprbssel_in(3 downto 0) => txprbssel_in(3 downto 0),
      txprecursor_in(4 downto 0) => txprecursor_in(4 downto 0),
      txresetdone_out(0) => txresetdone_out(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txusrclk2_in(0) => txusrclk2_in(0),
      txusrclk_in(0) => txusrclk_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
gcDjvJ18gZEH8C+LHMq/N7AaYWSyHgvjIQn585rdUOTVX2orO9n8j6LNiga3BYkS91+lbHAjAieW
oD/8serz9uvKt9uVuyMIE6oOFFScZR6q2wQk1d1Qzq717+8yPCwgBT9HIhfJIHLujHt+cA2l2L5t
tux9aNBdVKkk1MHv7yY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
exhH3ieiewq538XhQByQWj7PMh1Y+pzdDw+4bALHgOXUMTZleYL0Pvhip/E5VwYBOb3/5i/ElWf3
Vm6OeE9b1Jj8xb7x10akeyRaNdCJYAtTqgb7gFS/crjXeoaYKJgLqCiyaB7LdWR9BiZOWqxEPSxe
/lr/8F8psti0kra2jACCbz94iU3qDIdZWH5kqd21Pp2/YczWpJBQzh+bBz9V+EuMAeZIzY3x2GZy
jOMZPemqiqFhSEcDf09mKK3xKEUxE+TPz82hd9ZrF5OjFst6mWMVye10lkzmY5Hmmx5Y/PVgPx3R
fN0tTAZfIDGH/YUu758U8UWOIcMzBHF6rytqmg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Umfm0FNxPKfdryB9QccnkcrzqkPtalTpE+R0M3D9kxaXOa1YOGT+9jGc1TRZMLcN5NyGN3UIZcH4
LWFVfGg80k9RmFHBDZaHzOXaomQhoPSO++ArXvmvO5zgttfCHEl7jypYkuPgwfQMfjK7YII9Deex
KOC8JtqORVWmhq47cpQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
cm7WeJnXtFlUdJuJH7wHYfinJTaBhpglyFWD2YwmOuS4fmVA4nXbX0IMaU1F1WGO1VK25KlFf8Nm
w8L6BJ6ZpH12xPIl3J17rMT4/3KHv9tpBWqeC080GeV5nISo8JrhOpIKa4+HBHZ6lYLce8LBAu/Z
EiBmDqw22aLsAuPAzAMh9yuHT5rpX9ykD9u0uZ5UplK05S0TsvYMUqcHNQ2hijt/lbxvUxXHTa+W
GJ5RRQAdw98wG1mc65u16hfZPsLimnw4BHwpyNGOPadShqb78rQihc+YiBTn4lgN1HhquWRGqCYZ
ZEjBmtWOJm8WJSTWtcpFEkmPlOTDmNX82e9mnw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a1mMNsEVIHwFCxw3sHygQ6eU3z5whgDQI+YHUmPAwU6q4vqfu2NVxu0z42QL1rV1rCsm39SqZ078
EGEqt7XUt6bdvI3yu4dU8gF+jou5njJ2UU34VmbOw/MQt48Hmi+hxtH1/zSlbNe2iOksDFEFTHmW
WGHgPS2bACG/KtAZMYK3gBtbnb9dtu+p5hxiQtwMOFnv9kQGBxcMaciN0yqy2TE5fygwKcNEua29
jiGUF0qgPS1k6qN+zLrYWkaVT0amR1MFXpv0WcwL+xVkxj6bBQhe5D7t5xCIsfLR4xqa5WVpa0dN
FkxGlIoufL17G/cGRr4nV4QP0sqcDCCHYpRoIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rPFWI49JcHqYFxRrTG2uFixmE4jeIWIero9KijBFo7+FOCC7hJeSlCuNlwb8mBsI0Up57fm7C8t9
tb1l2QCfvy82JqTvEuH49UmS+8/GEnbK1QbVHsDIiv3/8cFn+0zw/VSuVeaN8L0yzeNIo8m59iAq
AQ9wOyqKFEhKKkbn+nVg+hQW3L/P25hisjV06sqmfsA0Rx4bYhFoxEvIw3A4x9LsBIIfDpgDsPzS
NICAEhfA7fWXKK6UsOmuq1NZLTDmFe2zEHijVMovzm/qqvHfu7fCt5POlGtLOPZhXGCDZi0v1yiq
VyT7JTUW5P/rcLgzkfyKToozq36lEkXd6VSaLg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
T4EV2kKcg5a7rlvEGr4AG3uvv0JzSoc0NQb9aIeE2gsKGq0oLel4q0oZ7eO6He8noW5KEowgkY0O
xDnerk/R4qxdSePYeRRmUg3KZ7hAHVEQrHpQ2RbYwK5mUIpQLjxCWRWzBjeWOce2bh0dAMR/4OH6
t95V8b9VWpgepcUXynGvLDv31tVgr+8LtXlgWTNBiJj2mTZ3gEVxpgGRwMGsampw9yKqBKoR+/hg
++FP8JJkrOSdB2bhnNaD4fZotMLkhYDrWvQm9z6rW7fwxA2oEI+oUqi+K+82oiLzeVWy7FhVyzgS
Y273uSE53DWk35UE9A6ebcI/xUl1iGqwdeZihA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gZRrJLrBkbil4BLf1tia07NzGL28f+Pk9zyPElbTDf8NEXCsuwTum6RjR5lvY/odzAYHlcKxpG+6
gwjafT2OV5gHqqtPXrRHcVU4p5LEzOOl5p3puqvK+1z2+YpHqxOZIIZPIH9kjtzNgcBmcU7S2sFN
zTxyAYuLL9sAN+AIQ9UrW4MXDWxUtdkwPaSyFIvuKoxOKUD5IXEY9NtBpz1zsABMKNHneOO8pAix
qg8S/uQ/XJ8Qggr+vE7HDUUMCsijNXvqbkLM3xf6dXFpOqanKxd6/GfTcob4sezm/hMOZ2xiXcfS
hsYUMRdO9H6fmhECfszoK2XMsMt6xM+vlLywWJ0I6u468qVFxROkf9vL+ZDq/tMiJOm7E1p+HDif
98f5v1OybtzlZJP9bDMwWYcsCqcDejCMQyYOgPCgg+2jTR1JezxuK7PpjyliT0rnu7FfI/0tRzbL
d5YqO79RN0byWVTTdIlTWzL/qBD8BLVqXzWs3M+up46dGPxbkzv44od4

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A79lFm/8JnoMxv1MOWkY+AtU24uc6/CeGf6bjoYWLJXkzzHQooKleg9l+jH7oajoC3oVQh/sMXdi
3QmwZ5SKMt6sb03SC5BW7xPky8zyP6w8FRMCI2Tz1/GhozqjIbgSstUfCaemxIgj3rG7GkRYZ/2k
ualG2mpYDNyaxz1lMYaHfm7stH/IQlkCh6HHMbi7ImYJ6pILa828Ls3VREjo7dtXPS2ZDFxreSIH
2SZ3NpLJO0/umchZaUkt1xN0bsxgtGdOzSqGDpTJrU/ltmclBX199pmrXQa5p/q0FSLj2WkB043l
l3x1Rdipn49DvChkvbVzJP9aej4kwSPhvxHnHQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GFpXmWYmUY46GvuVucUW1VOu3+gGtLxYW4Ho/p4wggZ+jWrpUVhz2RSAxu+ufiLHtM9oYgKPaSYT
DOeuIJGTnxGr20Vh6Nn3cc41TyKAf0vxN2fGISEQQWrjh9OOgNcBmJfaHsSq7+5dhCaIWlGrInVr
GD5TqclLzw6cHAuPGxMi2wD4rq16RkDJnQbPf8ptaskWz81NxZfyWAL4T2E24soybpln8+vuF+72
IQYfLQh/dDDsNHKNKwTKAtGjpFS8eVSbYnS+k3Am4loN8JRflh0+c4yGUo4EkuRzUFiIBrJOKylp
qicgwQw7vdbe+yPl6moUlvA1U2CjJ87bsXk5CA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Hzklq501x4qEym07A6+Vh+O6T5Q1srpTjckVi/KQ8/P6I6xpFqHBBikoKASz9mkWuvFaf6aly934
etGfnzZuPuKCoMPixevIcq9cgFblu43p0H0FR4BSbqN+A/K2utwAblPur01qwtH9nc1azxOtPedI
3KLsEBUN2ObidzkZIUbiQlQ72wru0lGZ5uN6iiNcLRnEhqjdjWiOHf5qGo+df2QyP6S5zRR7hGOd
N5h9/9towH2UQ++6hnOd4pjtl7PKHWlU92421M+LhruDkz4Bw6c7d7EVdbIcZ3ub+l/OnCyNwQsr
WUo2E+j4vd3zIVA0gzTA1oLX73BJ1oxwQdO3JA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1280)
`protect data_block
O8eRvg7XCa4Nb7OG7rDiOM+Vl1sdYfvNHChkqTMSUyW4hdGoRCuSTcYx35kDcHTZTBJ33G990Zmd
6ebBRziAP33EXUgmbbusilbzNm/yB54peE7orT4OYe2l3aO9Mnl8iBLaIOnWKL/xZIeEfb7g+loj
rKfS4KXW7NjL1lB9k8DHrfbZywOPTn+61084/yihN+AmRB3VXREEPY3wokh1YgtPIT25sQfL+2j5
TtDHm4Ol+qY/zwqyoK8em7P0J1Ipr1eT17Suivwl3ooXJFvUX/xmyma354P6CGbnpbwl7NKBj1dr
HUy+vGDtMsJ5qgdL3KVXJvxx7cWxximYzGhTGUbaViWYn746im1cd5d62+nkTaUtN/OlWcP291UC
OZRssgiSqFKnMA4Sc78vv3UtIQk7x7UeY9L3exzr0NXjp2PJkbjiFOEUwac4YQr1w94OObSwf+s5
/mSXegiDQPiy5Yy8gYxUgA2vFBSBgzMVE4+rzrwMC+pL0rEWDcM2PuQC0EeCaY7N/zqd3XYWwIb3
fPRZrM2s6wU6Uo1Ba8s/7ZXBOlmnO/AOYavu20eoKwh0gQxk2XnV74+MzgJe/ZUCt7pKBVm5dJdA
39zhiegT9eQ4xcU4qNkSINsoN602F/HnWYDqChsFMT0LTP2Z8aXoBtdpfFAL7mU0p95zlYX8IpYZ
S9Kg2wFQQChZcInxfW0ogLuyrq90yhSdrlf82UlbndQ5Ib3ECya+WuHqpQlWuNPPRAnVvSuZ2QUk
0COoXIs63aBOrYhEQiq8hI9UOLS2AbcmigeK54pYioFpC3LyOK9C4dkrnyKspLavfOYD/unYV/QO
19Q09677xM6+xhFD+EYR3yKsECgdo1k0gy6um8zGUbdJvh2JH8IKTdaeKCA2fWTNFtxIUi9NmYYH
/bsAMuXPAtbB4JumCinO9v7+RCe3Ukg1ljL/SE/jHmkSpfjMey0L3TVfeonZhlxY0Mb+ucnMCk9X
7byBZZfBvTAEsyCwJEkdBYvmfcsNfWF7lw4PP2IR/GnClGPpgTmNlDW53VW04MhkxwmzyJVgXeOp
Jv1x0dNwpzV1O+amRet8UVzG2bQRo6f8lsdIlaoFG+3N46d/3psgOVjsZzvjOL+Qkzd4iCGSj4+s
hMXcWK57POIZuGald4mNnU2bS5DvKQ1BSoH4fpfFj1sSEvSdiZfSVp+Dne6MFS0+VZGtuGXTBJYJ
Btm0a1qC1gX2xVGusDxaM08lo1ODuAF5xcK+9Gv02Vuu5+TPWLZhYTwhSE0BjV86eo8LAuSoaDxX
RfKf5CPlGv/xpwSwbjdr3Bs2bC5pQoYoSP9B9lm0AghYJPpKNBD8lOObpJ+H5kXSF2U9Gbjh/y3Y
J6+xliyzFBFmoVtkRb3SYcxaU+ECwsbItnR1rCs3pRkzV7sBrfQ0D3a9/Znkp/u11I845SKKdRSr
wbL7fPWeGAsd9R3QPw22wRqWxLRzsy9I3jGG3oT1AaV8f3FBdv/t44i8KcLek1+71UOkmjQA0+jv
yp5lwzOu4rtISz+KxaHQUFVnZifcYIXacTemmTetgNNnTbryC7DxTzNLYpArMuIutLwCvaquXHim
XeRPjx1TycC9sJBmIL29B08Xjx0/ro7wv9P7wgAFSlRTXXW+mqcPo12OqP4XcnUPneWIBivIaTyq
hgEwtuxCU4stlZxpj5JTUlCN6FIhO2GtaJs=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_gt is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zynq_bd_C2C1_PHY_0_gt : entity is "zynq_bd_C2C1_PHY_0_gt,zynq_bd_C2C1_PHY_0_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zynq_bd_C2C1_PHY_0_gt : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zynq_bd_C2C1_PHY_0_gt : entity is "zynq_bd_C2C1_PHY_0_gt_gtwizard_top,Vivado 2023.2";
end zynq_bd_C2C1_PHY_0_gt;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_gt is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxdatavalid_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxheader_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxheadervalid_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtce_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtcemask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_bufgtdiv_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bufgtreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtrstmask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_cpllfbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cpllrefclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_dmonitoroutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drpdo_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drprdy_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtrefclkmonitor_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierategen3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateqpllpd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pcierateqpllreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pciesynctxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieusergen3rdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserphystatusrst_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserratestart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcsrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_phystatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pinrsrvdas_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_pmarsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pmarsvdout1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_powerpresent_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qplldmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_qplldmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_refclkoutmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_refclkoutmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_resetexception_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrlock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrphdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanbondseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanrealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchbondo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_rxckcaldone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxclkcorcnt_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxcominitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomsasdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomwakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_rxdataextendrsvd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_inst_rxdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxelecidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_inst_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_inst_rxlfpstresetdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxosintdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobestarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphalignerr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbslocked_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclk1_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk1sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclkout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsliderdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipoutclkrdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslippmardy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxvalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm0finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm0testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_sdm1finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm1testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_tcongpo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_tconrsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txcomfinish_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdccdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphinitdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdaddr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubden_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdi_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdwe_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubmdmtdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubtxuart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of inst : label is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of inst : label is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of inst : label is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of inst : label is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of inst : label is "50.000000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of inst : label is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of inst : label is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of inst : label is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of inst : label is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of inst : label is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of inst : label is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of inst : label is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of inst : label is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of inst : label is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of inst : label is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of inst : label is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of inst : label is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of inst : label is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of inst : label is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of inst : label is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of inst : label is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of inst : label is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of inst : label is 0;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of inst : label is "8'b00000000";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of inst : label is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of inst : label is 0;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of inst : label is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of inst : label is 0;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of inst : label is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of inst : label is 0;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of inst : label is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of inst : label is 2;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of inst : label is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of inst : label is 32;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of inst : label is "5.000000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of inst : label is 4;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of inst : label is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of inst : label is "100.000000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of inst : label is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of inst : label is 32;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of inst : label is "156.250000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of inst : label is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of inst : label is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of inst : label is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of inst : label is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of inst : label is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of inst : label is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of inst : label is "156.250000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of inst : label is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of inst : label is 2;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of inst : label is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of inst : label is 32;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of inst : label is "5.000000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of inst : label is 4;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of inst : label is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of inst : label is "100.000000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 2;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of inst : label is 64;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of inst : label is "78.125000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of inst : label is 1;
begin
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  rxdatavalid_out(1) <= \<const0>\;
  rxdatavalid_out(0) <= \^rxdatavalid_out\(0);
  rxheader_out(5) <= \<const0>\;
  rxheader_out(4) <= \<const0>\;
  rxheader_out(3) <= \<const0>\;
  rxheader_out(2) <= \<const0>\;
  rxheader_out(1 downto 0) <= \^rxheader_out\(1 downto 0);
  rxheadervalid_out(1) <= \<const0>\;
  rxheadervalid_out(0) <= \^rxheadervalid_out\(0);
  rxstartofseq_out(1) <= \<const0>\;
  rxstartofseq_out(0) <= \<const0>\;
  txoutclkfabric_out(0) <= \<const0>\;
  txoutclkpcs_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.zynq_bd_C2C1_PHY_0_gt_gtwizard_top
     port map (
      bgbypassb_in(0) => '1',
      bgmonitorenb_in(0) => '1',
      bgpdb_in(0) => '1',
      bgrcalovrd_in(4 downto 0) => B"11111",
      bgrcalovrdenb_in(0) => '1',
      bufgtce_out(0) => NLW_inst_bufgtce_out_UNCONNECTED(0),
      bufgtcemask_out(2 downto 0) => NLW_inst_bufgtcemask_out_UNCONNECTED(2 downto 0),
      bufgtdiv_out(8 downto 0) => NLW_inst_bufgtdiv_out_UNCONNECTED(8 downto 0),
      bufgtreset_out(0) => NLW_inst_bufgtreset_out_UNCONNECTED(0),
      bufgtrstmask_out(2 downto 0) => NLW_inst_bufgtrstmask_out_UNCONNECTED(2 downto 0),
      cdrstepdir_in(0) => '0',
      cdrstepsq_in(0) => '0',
      cdrstepsx_in(0) => '0',
      cfgreset_in(0) => '0',
      clkrsvd0_in(0) => '0',
      clkrsvd1_in(0) => '0',
      cpllfbclklost_out(0) => NLW_inst_cpllfbclklost_out_UNCONNECTED(0),
      cpllfreqlock_in(0) => '0',
      cplllock_out(0) => cplllock_out(0),
      cplllockdetclk_in(0) => '0',
      cplllocken_in(0) => '1',
      cpllpd_in(0) => '0',
      cpllrefclklost_out(0) => NLW_inst_cpllrefclklost_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      cpllreset_in(0) => '0',
      dmonfiforeset_in(0) => '0',
      dmonitorclk_in(0) => '0',
      dmonitorout_out(15 downto 0) => dmonitorout_out(15 downto 0),
      dmonitoroutclk_out(0) => NLW_inst_dmonitoroutclk_out_UNCONNECTED(0),
      drpaddr_common_in(15 downto 0) => B"0000000000000000",
      drpaddr_in(9 downto 0) => drpaddr_in(9 downto 0),
      drpclk_common_in(0) => '0',
      drpclk_in(0) => drpclk_in(0),
      drpdi_common_in(15 downto 0) => B"0000000000000000",
      drpdi_in(15 downto 0) => drpdi_in(15 downto 0),
      drpdo_common_out(15 downto 0) => NLW_inst_drpdo_common_out_UNCONNECTED(15 downto 0),
      drpdo_out(15 downto 0) => drpdo_out(15 downto 0),
      drpen_common_in(0) => '0',
      drpen_in(0) => drpen_in(0),
      drprdy_common_out(0) => NLW_inst_drprdy_common_out_UNCONNECTED(0),
      drprdy_out(0) => drprdy_out(0),
      drprst_in(0) => '0',
      drpwe_common_in(0) => '0',
      drpwe_in(0) => drpwe_in(0),
      elpcaldvorwren_in(0) => '0',
      elpcalpaorwren_in(0) => '0',
      evoddphicaldone_in(0) => '0',
      evoddphicalstart_in(0) => '0',
      evoddphidrden_in(0) => '0',
      evoddphidwren_in(0) => '0',
      evoddphixrden_in(0) => '0',
      evoddphixwren_in(0) => '0',
      eyescandataerror_out(0) => eyescandataerror_out(0),
      eyescanmode_in(0) => '0',
      eyescanreset_in(0) => eyescanreset_in(0),
      eyescantrigger_in(0) => eyescantrigger_in(0),
      freqos_in(0) => '0',
      gtgrefclk0_in(0) => '0',
      gtgrefclk1_in(0) => '0',
      gtgrefclk_in(0) => '0',
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtnorthrefclk00_in(0) => '0',
      gtnorthrefclk01_in(0) => '0',
      gtnorthrefclk0_in(0) => '0',
      gtnorthrefclk10_in(0) => '0',
      gtnorthrefclk11_in(0) => '0',
      gtnorthrefclk1_in(0) => '0',
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk00_in(0) => '0',
      gtrefclk01_in(0) => '0',
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk10_in(0) => '0',
      gtrefclk11_in(0) => '0',
      gtrefclk1_in(0) => '0',
      gtrefclkmonitor_out(0) => NLW_inst_gtrefclkmonitor_out_UNCONNECTED(0),
      gtresetsel_in(0) => '0',
      gtrsvd_in(15 downto 0) => B"0000000000000000",
      gtrxreset_in(0) => '0',
      gtrxresetsel_in(0) => '0',
      gtsouthrefclk00_in(0) => '0',
      gtsouthrefclk01_in(0) => '0',
      gtsouthrefclk0_in(0) => '0',
      gtsouthrefclk10_in(0) => '0',
      gtsouthrefclk11_in(0) => '0',
      gtsouthrefclk1_in(0) => '0',
      gttxreset_in(0) => '0',
      gttxresetsel_in(0) => '0',
      gtwiz_buffbypass_rx_done_out(0) => NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_error_out(0) => NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_reset_in(0) => '0',
      gtwiz_buffbypass_rx_start_user_in(0) => '0',
      gtwiz_buffbypass_tx_done_out(0) => NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_error_out(0) => NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_reset_in(0) => '0',
      gtwiz_buffbypass_tx_start_user_in(0) => '0',
      gtwiz_gthe3_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe3_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe3_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gtye4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_reset_all_in(0) => '0',
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_qpll0lock_in(0) => '0',
      gtwiz_reset_qpll0reset_out(0) => NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED(0),
      gtwiz_reset_qpll1lock_in(0) => '0',
      gtwiz_reset_qpll1reset_out(0) => NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED(0),
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_in(0) => '0',
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => gtwiz_reset_rx_pll_and_datapath_in(0),
      gtwiz_reset_tx_datapath_in(0) => '0',
      gtwiz_reset_tx_done_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => gtwiz_userclk_rx_active_in(0),
      gtwiz_userclk_rx_active_out(0) => NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED(0),
      gtwiz_userclk_rx_reset_in(0) => '0',
      gtwiz_userclk_rx_srcclk_out(0) => NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in(0),
      gtwiz_userclk_tx_active_out(0) => NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED(0),
      gtwiz_userclk_tx_reset_in(0) => gtwiz_userclk_tx_reset_in(0),
      gtwiz_userclk_tx_srcclk_out(0) => NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED(0),
      gtwiz_userdata_rx_out(31 downto 0) => gtwiz_userdata_rx_out(31 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => gtwiz_userdata_tx_in(63 downto 0),
      gtyrxn_in(0) => '0',
      gtyrxp_in(0) => '0',
      gtytxn_out(0) => NLW_inst_gtytxn_out_UNCONNECTED(0),
      gtytxp_out(0) => NLW_inst_gtytxp_out_UNCONNECTED(0),
      incpctrl_in(0) => '0',
      loopback_in(2 downto 0) => loopback_in(2 downto 0),
      looprsvd_in(0) => '0',
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lpbkrxtxseren_in(0) => '0',
      lpbktxrxseren_in(0) => '0',
      pcieeqrxeqadaptdone_in(0) => '0',
      pcierategen3_out(0) => NLW_inst_pcierategen3_out_UNCONNECTED(0),
      pcierateidle_out(0) => NLW_inst_pcierateidle_out_UNCONNECTED(0),
      pcierateqpll0_in(2 downto 0) => B"000",
      pcierateqpll1_in(2 downto 0) => B"000",
      pcierateqpllpd_out(1 downto 0) => NLW_inst_pcierateqpllpd_out_UNCONNECTED(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => NLW_inst_pcierateqpllreset_out_UNCONNECTED(1 downto 0),
      pcierstidle_in(0) => '0',
      pciersttxsyncstart_in(0) => '0',
      pciesynctxsyncdone_out(0) => NLW_inst_pciesynctxsyncdone_out_UNCONNECTED(0),
      pcieusergen3rdy_out(0) => NLW_inst_pcieusergen3rdy_out_UNCONNECTED(0),
      pcieuserphystatusrst_out(0) => NLW_inst_pcieuserphystatusrst_out_UNCONNECTED(0),
      pcieuserratedone_in(0) => '0',
      pcieuserratestart_out(0) => NLW_inst_pcieuserratestart_out_UNCONNECTED(0),
      pcsrsvdin2_in(0) => '0',
      pcsrsvdin_in(15 downto 0) => pcsrsvdin_in(15 downto 0),
      pcsrsvdout_out(15 downto 0) => NLW_inst_pcsrsvdout_out_UNCONNECTED(15 downto 0),
      phystatus_out(0) => NLW_inst_phystatus_out_UNCONNECTED(0),
      pinrsrvdas_out(15 downto 0) => NLW_inst_pinrsrvdas_out_UNCONNECTED(15 downto 0),
      pmarsvd0_in(7 downto 0) => B"00000000",
      pmarsvd1_in(7 downto 0) => B"00000000",
      pmarsvdin_in(0) => '0',
      pmarsvdout0_out(7 downto 0) => NLW_inst_pmarsvdout0_out_UNCONNECTED(7 downto 0),
      pmarsvdout1_out(7 downto 0) => NLW_inst_pmarsvdout1_out_UNCONNECTED(7 downto 0),
      powerpresent_out(0) => NLW_inst_powerpresent_out_UNCONNECTED(0),
      qpll0clk_in(0) => '0',
      qpll0clkrsvd0_in(0) => '0',
      qpll0clkrsvd1_in(0) => '0',
      qpll0fbclklost_out(0) => NLW_inst_qpll0fbclklost_out_UNCONNECTED(0),
      qpll0fbdiv_in(7 downto 0) => B"00000000",
      qpll0freqlock_in(0) => '0',
      qpll0lock_out(0) => NLW_inst_qpll0lock_out_UNCONNECTED(0),
      qpll0lockdetclk_in(0) => '0',
      qpll0locken_in(0) => '0',
      qpll0outclk_out(0) => NLW_inst_qpll0outclk_out_UNCONNECTED(0),
      qpll0outrefclk_out(0) => NLW_inst_qpll0outrefclk_out_UNCONNECTED(0),
      qpll0pd_in(0) => '1',
      qpll0refclk_in(0) => '0',
      qpll0refclklost_out(0) => NLW_inst_qpll0refclklost_out_UNCONNECTED(0),
      qpll0refclksel_in(2 downto 0) => B"001",
      qpll0reset_in(0) => '1',
      qpll1clk_in(0) => '0',
      qpll1clkrsvd0_in(0) => '0',
      qpll1clkrsvd1_in(0) => '0',
      qpll1fbclklost_out(0) => NLW_inst_qpll1fbclklost_out_UNCONNECTED(0),
      qpll1fbdiv_in(7 downto 0) => B"00000000",
      qpll1freqlock_in(0) => '0',
      qpll1lock_out(0) => NLW_inst_qpll1lock_out_UNCONNECTED(0),
      qpll1lockdetclk_in(0) => '0',
      qpll1locken_in(0) => '0',
      qpll1outclk_out(0) => NLW_inst_qpll1outclk_out_UNCONNECTED(0),
      qpll1outrefclk_out(0) => NLW_inst_qpll1outrefclk_out_UNCONNECTED(0),
      qpll1pd_in(0) => '1',
      qpll1refclk_in(0) => '0',
      qpll1refclklost_out(0) => NLW_inst_qpll1refclklost_out_UNCONNECTED(0),
      qpll1refclksel_in(2 downto 0) => B"001",
      qpll1reset_in(0) => '1',
      qplldmonitor0_out(7 downto 0) => NLW_inst_qplldmonitor0_out_UNCONNECTED(7 downto 0),
      qplldmonitor1_out(7 downto 0) => NLW_inst_qplldmonitor1_out_UNCONNECTED(7 downto 0),
      qpllrsvd1_in(7 downto 0) => B"00000000",
      qpllrsvd2_in(4 downto 0) => B"00000",
      qpllrsvd3_in(4 downto 0) => B"00000",
      qpllrsvd4_in(7 downto 0) => B"00000000",
      rcalenb_in(0) => '1',
      refclkoutmonitor0_out(0) => NLW_inst_refclkoutmonitor0_out_UNCONNECTED(0),
      refclkoutmonitor1_out(0) => NLW_inst_refclkoutmonitor1_out_UNCONNECTED(0),
      resetexception_out(0) => NLW_inst_resetexception_out_UNCONNECTED(0),
      resetovrd_in(0) => '0',
      rstclkentx_in(0) => '0',
      rx8b10ben_in(0) => '0',
      rxafecfoken_in(0) => '1',
      rxbufreset_in(0) => rxbufreset_in(0),
      rxbufstatus_out(2 downto 0) => rxbufstatus_out(2 downto 0),
      rxbyteisaligned_out(0) => NLW_inst_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_inst_rxbyterealign_out_UNCONNECTED(0),
      rxcdrfreqreset_in(0) => '0',
      rxcdrhold_in(0) => rxcdrhold_in(0),
      rxcdrlock_out(0) => NLW_inst_rxcdrlock_out_UNCONNECTED(0),
      rxcdrovrden_in(0) => rxcdrovrden_in(0),
      rxcdrphdone_out(0) => NLW_inst_rxcdrphdone_out_UNCONNECTED(0),
      rxcdrreset_in(0) => '0',
      rxcdrresetrsv_in(0) => '0',
      rxchanbondseq_out(0) => NLW_inst_rxchanbondseq_out_UNCONNECTED(0),
      rxchanisaligned_out(0) => NLW_inst_rxchanisaligned_out_UNCONNECTED(0),
      rxchanrealign_out(0) => NLW_inst_rxchanrealign_out_UNCONNECTED(0),
      rxchbonden_in(0) => '0',
      rxchbondi_in(4 downto 0) => B"00000",
      rxchbondlevel_in(2 downto 0) => B"000",
      rxchbondmaster_in(0) => '0',
      rxchbondo_out(4 downto 0) => NLW_inst_rxchbondo_out_UNCONNECTED(4 downto 0),
      rxchbondslave_in(0) => '0',
      rxckcaldone_out(0) => NLW_inst_rxckcaldone_out_UNCONNECTED(0),
      rxckcalreset_in(0) => '0',
      rxckcalstart_in(6 downto 0) => B"0000000",
      rxclkcorcnt_out(1 downto 0) => NLW_inst_rxclkcorcnt_out_UNCONNECTED(1 downto 0),
      rxcominitdet_out(0) => NLW_inst_rxcominitdet_out_UNCONNECTED(0),
      rxcommadet_out(0) => NLW_inst_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '0',
      rxcomsasdet_out(0) => NLW_inst_rxcomsasdet_out_UNCONNECTED(0),
      rxcomwakedet_out(0) => NLW_inst_rxcomwakedet_out_UNCONNECTED(0),
      rxctrl0_out(15 downto 0) => NLW_inst_rxctrl0_out_UNCONNECTED(15 downto 0),
      rxctrl1_out(15 downto 0) => NLW_inst_rxctrl1_out_UNCONNECTED(15 downto 0),
      rxctrl2_out(7 downto 0) => NLW_inst_rxctrl2_out_UNCONNECTED(7 downto 0),
      rxctrl3_out(7 downto 0) => NLW_inst_rxctrl3_out_UNCONNECTED(7 downto 0),
      rxdata_out(127 downto 0) => NLW_inst_rxdata_out_UNCONNECTED(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => NLW_inst_rxdataextendrsvd_out_UNCONNECTED(7 downto 0),
      rxdatavalid_out(1) => NLW_inst_rxdatavalid_out_UNCONNECTED(1),
      rxdatavalid_out(0) => \^rxdatavalid_out\(0),
      rxdccforcestart_in(0) => '0',
      rxdfeagcctrl_in(1 downto 0) => B"01",
      rxdfeagchold_in(0) => '0',
      rxdfeagcovrden_in(0) => '0',
      rxdfecfokfcnum_in(3 downto 0) => B"1101",
      rxdfecfokfen_in(0) => '0',
      rxdfecfokfpulse_in(0) => '0',
      rxdfecfokhold_in(0) => '0',
      rxdfecfokovren_in(0) => '0',
      rxdfekhhold_in(0) => '0',
      rxdfekhovrden_in(0) => '0',
      rxdfelfhold_in(0) => '0',
      rxdfelfovrden_in(0) => '0',
      rxdfelpmreset_in(0) => rxdfelpmreset_in(0),
      rxdfetap10hold_in(0) => '0',
      rxdfetap10ovrden_in(0) => '0',
      rxdfetap11hold_in(0) => '0',
      rxdfetap11ovrden_in(0) => '0',
      rxdfetap12hold_in(0) => '0',
      rxdfetap12ovrden_in(0) => '0',
      rxdfetap13hold_in(0) => '0',
      rxdfetap13ovrden_in(0) => '0',
      rxdfetap14hold_in(0) => '0',
      rxdfetap14ovrden_in(0) => '0',
      rxdfetap15hold_in(0) => '0',
      rxdfetap15ovrden_in(0) => '0',
      rxdfetap2hold_in(0) => '0',
      rxdfetap2ovrden_in(0) => '0',
      rxdfetap3hold_in(0) => '0',
      rxdfetap3ovrden_in(0) => '0',
      rxdfetap4hold_in(0) => '0',
      rxdfetap4ovrden_in(0) => '0',
      rxdfetap5hold_in(0) => '0',
      rxdfetap5ovrden_in(0) => '0',
      rxdfetap6hold_in(0) => '0',
      rxdfetap6ovrden_in(0) => '0',
      rxdfetap7hold_in(0) => '0',
      rxdfetap7ovrden_in(0) => '0',
      rxdfetap8hold_in(0) => '0',
      rxdfetap8ovrden_in(0) => '0',
      rxdfetap9hold_in(0) => '0',
      rxdfetap9ovrden_in(0) => '0',
      rxdfeuthold_in(0) => '0',
      rxdfeutovrden_in(0) => '0',
      rxdfevphold_in(0) => '0',
      rxdfevpovrden_in(0) => '0',
      rxdfevsen_in(0) => '0',
      rxdfexyden_in(0) => '1',
      rxdlybypass_in(0) => '1',
      rxdlyen_in(0) => '0',
      rxdlyovrden_in(0) => '0',
      rxdlysreset_in(0) => '0',
      rxdlysresetdone_out(0) => NLW_inst_rxdlysresetdone_out_UNCONNECTED(0),
      rxelecidle_out(0) => NLW_inst_rxelecidle_out_UNCONNECTED(0),
      rxelecidlemode_in(1 downto 0) => B"11",
      rxeqtraining_in(0) => '0',
      rxgearboxslip_in(0) => rxgearboxslip_in(0),
      rxheader_out(5 downto 2) => NLW_inst_rxheader_out_UNCONNECTED(5 downto 2),
      rxheader_out(1 downto 0) => \^rxheader_out\(1 downto 0),
      rxheadervalid_out(1) => NLW_inst_rxheadervalid_out_UNCONNECTED(1),
      rxheadervalid_out(0) => \^rxheadervalid_out\(0),
      rxlatclk_in(0) => '0',
      rxlfpstresetdet_out(0) => NLW_inst_rxlfpstresetdet_out_UNCONNECTED(0),
      rxlfpsu2lpexitdet_out(0) => NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED(0),
      rxlfpsu3wakedet_out(0) => NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED(0),
      rxlpmen_in(0) => rxlpmen_in(0),
      rxlpmgchold_in(0) => '0',
      rxlpmgcovrden_in(0) => '0',
      rxlpmhfhold_in(0) => '0',
      rxlpmhfovrden_in(0) => '0',
      rxlpmlfhold_in(0) => '0',
      rxlpmlfklovrden_in(0) => '0',
      rxlpmoshold_in(0) => '0',
      rxlpmosovrden_in(0) => '0',
      rxmcommaalignen_in(0) => '0',
      rxmonitorout_out(7 downto 0) => NLW_inst_rxmonitorout_out_UNCONNECTED(7 downto 0),
      rxmonitorsel_in(1 downto 0) => B"00",
      rxoobreset_in(0) => '0',
      rxoscalreset_in(0) => '0',
      rxoshold_in(0) => '0',
      rxosintcfg_in(0) => '0',
      rxosintdone_out(0) => NLW_inst_rxosintdone_out_UNCONNECTED(0),
      rxosinten_in(0) => '0',
      rxosinthold_in(0) => '0',
      rxosintovrden_in(0) => '0',
      rxosintstarted_out(0) => NLW_inst_rxosintstarted_out_UNCONNECTED(0),
      rxosintstrobe_in(0) => '0',
      rxosintstrobedone_out(0) => NLW_inst_rxosintstrobedone_out_UNCONNECTED(0),
      rxosintstrobestarted_out(0) => NLW_inst_rxosintstrobestarted_out_UNCONNECTED(0),
      rxosinttestovrden_in(0) => '0',
      rxosovrden_in(0) => '0',
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => NLW_inst_rxoutclkfabric_out_UNCONNECTED(0),
      rxoutclkpcs_out(0) => NLW_inst_rxoutclkpcs_out_UNCONNECTED(0),
      rxoutclksel_in(2 downto 0) => B"010",
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => rxpcsreset_in(0),
      rxpd_in(1 downto 0) => B"00",
      rxphalign_in(0) => '0',
      rxphaligndone_out(0) => NLW_inst_rxphaligndone_out_UNCONNECTED(0),
      rxphalignen_in(0) => '0',
      rxphalignerr_out(0) => NLW_inst_rxphalignerr_out_UNCONNECTED(0),
      rxphdlypd_in(0) => '1',
      rxphdlyreset_in(0) => '0',
      rxphovrden_in(0) => '0',
      rxpllclksel_in(1 downto 0) => B"00",
      rxpmareset_in(0) => rxpmareset_in(0),
      rxpmaresetdone_out(0) => rxpmaresetdone_out(0),
      rxpolarity_in(0) => rxpolarity_in(0),
      rxprbscntreset_in(0) => rxprbscntreset_in(0),
      rxprbserr_out(0) => rxprbserr_out(0),
      rxprbslocked_out(0) => NLW_inst_rxprbslocked_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => rxprbssel_in(3 downto 0),
      rxprgdivresetdone_out(0) => NLW_inst_rxprgdivresetdone_out_UNCONNECTED(0),
      rxprogdivreset_in(0) => '0',
      rxqpien_in(0) => '0',
      rxqpisenn_out(0) => NLW_inst_rxqpisenn_out_UNCONNECTED(0),
      rxqpisenp_out(0) => NLW_inst_rxqpisenp_out_UNCONNECTED(0),
      rxrate_in(2 downto 0) => B"000",
      rxratedone_out(0) => NLW_inst_rxratedone_out_UNCONNECTED(0),
      rxratemode_in(0) => '0',
      rxrecclk0_sel_out(0) => NLW_inst_rxrecclk0_sel_out_UNCONNECTED(0),
      rxrecclk0sel_out(1 downto 0) => NLW_inst_rxrecclk0sel_out_UNCONNECTED(1 downto 0),
      rxrecclk1_sel_out(0) => NLW_inst_rxrecclk1_sel_out_UNCONNECTED(0),
      rxrecclk1sel_out(1 downto 0) => NLW_inst_rxrecclk1sel_out_UNCONNECTED(1 downto 0),
      rxrecclkout_out(0) => NLW_inst_rxrecclkout_out_UNCONNECTED(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxslide_in(0) => '0',
      rxsliderdy_out(0) => NLW_inst_rxsliderdy_out_UNCONNECTED(0),
      rxslipdone_out(0) => NLW_inst_rxslipdone_out_UNCONNECTED(0),
      rxslipoutclk_in(0) => '0',
      rxslipoutclkrdy_out(0) => NLW_inst_rxslipoutclkrdy_out_UNCONNECTED(0),
      rxslippma_in(0) => '0',
      rxslippmardy_out(0) => NLW_inst_rxslippmardy_out_UNCONNECTED(0),
      rxstartofseq_out(1 downto 0) => NLW_inst_rxstartofseq_out_UNCONNECTED(1 downto 0),
      rxstatus_out(2 downto 0) => NLW_inst_rxstatus_out_UNCONNECTED(2 downto 0),
      rxsyncallin_in(0) => '0',
      rxsyncdone_out(0) => NLW_inst_rxsyncdone_out_UNCONNECTED(0),
      rxsyncin_in(0) => '0',
      rxsyncmode_in(0) => '0',
      rxsyncout_out(0) => NLW_inst_rxsyncout_out_UNCONNECTED(0),
      rxsysclksel_in(1 downto 0) => B"00",
      rxtermination_in(0) => '0',
      rxuserrdy_in(0) => '1',
      rxusrclk2_in(0) => rxusrclk2_in(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(0) => NLW_inst_rxvalid_out_UNCONNECTED(0),
      sdm0data_in(24 downto 0) => B"0000000000000000000000000",
      sdm0finalout_out(3 downto 0) => NLW_inst_sdm0finalout_out_UNCONNECTED(3 downto 0),
      sdm0reset_in(0) => '0',
      sdm0testdata_out(14 downto 0) => NLW_inst_sdm0testdata_out_UNCONNECTED(14 downto 0),
      sdm0toggle_in(0) => '0',
      sdm0width_in(1 downto 0) => B"00",
      sdm1data_in(24 downto 0) => B"0000000000000000000000000",
      sdm1finalout_out(3 downto 0) => NLW_inst_sdm1finalout_out_UNCONNECTED(3 downto 0),
      sdm1reset_in(0) => '0',
      sdm1testdata_out(14 downto 0) => NLW_inst_sdm1testdata_out_UNCONNECTED(14 downto 0),
      sdm1toggle_in(0) => '0',
      sdm1width_in(1 downto 0) => B"00",
      sigvalidclk_in(0) => '0',
      tcongpi_in(9 downto 0) => B"0000000000",
      tcongpo_out(9 downto 0) => NLW_inst_tcongpo_out_UNCONNECTED(9 downto 0),
      tconpowerup_in(0) => '0',
      tconreset_in(1 downto 0) => B"00",
      tconrsvdin1_in(1 downto 0) => B"00",
      tconrsvdout0_out(0) => NLW_inst_tconrsvdout0_out_UNCONNECTED(0),
      tstin_in(19 downto 0) => B"00000000000000000000",
      tx8b10bbypass_in(7 downto 0) => B"00000000",
      tx8b10ben_in(0) => '0',
      txbufdiffctrl_in(0) => '0',
      txbufstatus_out(1 downto 0) => txbufstatus_out(1 downto 0),
      txcomfinish_out(0) => NLW_inst_txcomfinish_out_UNCONNECTED(0),
      txcominit_in(0) => '0',
      txcomsas_in(0) => '0',
      txcomwake_in(0) => '0',
      txctrl0_in(15 downto 0) => B"0000000000000000",
      txctrl1_in(15 downto 0) => B"0000000000000000",
      txctrl2_in(7 downto 0) => B"00000000",
      txdata_in(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdataextendrsvd_in(7 downto 0) => B"00000000",
      txdccdone_out(0) => NLW_inst_txdccdone_out_UNCONNECTED(0),
      txdccforcestart_in(0) => '0',
      txdccreset_in(0) => '0',
      txdeemph_in(1 downto 0) => B"00",
      txdetectrx_in(0) => '0',
      txdiffctrl_in(4 downto 0) => txdiffctrl_in(4 downto 0),
      txdiffpd_in(0) => '0',
      txdlybypass_in(0) => '1',
      txdlyen_in(0) => '0',
      txdlyhold_in(0) => '0',
      txdlyovrden_in(0) => '0',
      txdlysreset_in(0) => '0',
      txdlysresetdone_out(0) => NLW_inst_txdlysresetdone_out_UNCONNECTED(0),
      txdlyupdown_in(0) => '0',
      txelecidle_in(0) => '0',
      txelforcestart_in(0) => '0',
      txheader_in(5 downto 2) => B"0000",
      txheader_in(1 downto 0) => txheader_in(1 downto 0),
      txinhibit_in(0) => txinhibit_in(0),
      txlatclk_in(0) => '0',
      txlfpstreset_in(0) => '0',
      txlfpsu2lpexit_in(0) => '0',
      txlfpsu3wake_in(0) => '0',
      txmaincursor_in(6 downto 0) => B"0000000",
      txmargin_in(2 downto 0) => B"000",
      txmuxdcdexhold_in(0) => '0',
      txmuxdcdorwren_in(0) => '0',
      txoneszeros_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txoutclkfabric_out(0) => NLW_inst_txoutclkfabric_out_UNCONNECTED(0),
      txoutclkpcs_out(0) => NLW_inst_txoutclkpcs_out_UNCONNECTED(0),
      txoutclksel_in(2 downto 0) => B"010",
      txpcsreset_in(0) => txpcsreset_in(0),
      txpd_in(1 downto 0) => B"00",
      txpdelecidlemode_in(0) => '0',
      txphalign_in(0) => '0',
      txphaligndone_out(0) => NLW_inst_txphaligndone_out_UNCONNECTED(0),
      txphalignen_in(0) => '0',
      txphdlypd_in(0) => '1',
      txphdlyreset_in(0) => '0',
      txphdlytstclk_in(0) => '0',
      txphinit_in(0) => '0',
      txphinitdone_out(0) => NLW_inst_txphinitdone_out_UNCONNECTED(0),
      txphovrden_in(0) => '0',
      txpippmen_in(0) => '0',
      txpippmovrden_in(0) => '0',
      txpippmpd_in(0) => '0',
      txpippmsel_in(0) => '0',
      txpippmstepsize_in(4 downto 0) => B"00000",
      txpisopd_in(0) => '0',
      txpllclksel_in(1 downto 0) => B"00",
      txpmareset_in(0) => txpmareset_in(0),
      txpmaresetdone_out(0) => txpmaresetdone_out(0),
      txpolarity_in(0) => txpolarity_in(0),
      txpostcursor_in(4 downto 0) => txpostcursor_in(4 downto 0),
      txpostcursorinv_in(0) => '0',
      txprbsforceerr_in(0) => txprbsforceerr_in(0),
      txprbssel_in(3 downto 0) => txprbssel_in(3 downto 0),
      txprecursor_in(4 downto 0) => txprecursor_in(4 downto 0),
      txprecursorinv_in(0) => '0',
      txprgdivresetdone_out(0) => NLW_inst_txprgdivresetdone_out_UNCONNECTED(0),
      txprogdivreset_in(0) => '0',
      txqpibiasen_in(0) => '0',
      txqpisenn_out(0) => NLW_inst_txqpisenn_out_UNCONNECTED(0),
      txqpisenp_out(0) => NLW_inst_txqpisenp_out_UNCONNECTED(0),
      txqpistrongpdown_in(0) => '0',
      txqpiweakpup_in(0) => '0',
      txrate_in(2 downto 0) => B"000",
      txratedone_out(0) => NLW_inst_txratedone_out_UNCONNECTED(0),
      txratemode_in(0) => '0',
      txresetdone_out(0) => txresetdone_out(0),
      txsequence_in(6 downto 0) => txsequence_in(6 downto 0),
      txswing_in(0) => '0',
      txsyncallin_in(0) => '0',
      txsyncdone_out(0) => NLW_inst_txsyncdone_out_UNCONNECTED(0),
      txsyncin_in(0) => '0',
      txsyncmode_in(0) => '0',
      txsyncout_out(0) => NLW_inst_txsyncout_out_UNCONNECTED(0),
      txsysclksel_in(1 downto 0) => B"00",
      txuserrdy_in(0) => '1',
      txusrclk2_in(0) => txusrclk2_in(0),
      txusrclk_in(0) => txusrclk_in(0),
      ubcfgstreamen_in(0) => '0',
      ubdaddr_out(0) => NLW_inst_ubdaddr_out_UNCONNECTED(0),
      ubden_out(0) => NLW_inst_ubden_out_UNCONNECTED(0),
      ubdi_out(0) => NLW_inst_ubdi_out_UNCONNECTED(0),
      ubdo_in(0) => '0',
      ubdrdy_in(0) => '0',
      ubdwe_out(0) => NLW_inst_ubdwe_out_UNCONNECTED(0),
      ubenable_in(0) => '0',
      ubgpi_in(0) => '0',
      ubintr_in(0) => '0',
      ubiolmbrst_in(0) => '0',
      ubmbrst_in(0) => '0',
      ubmdmcapture_in(0) => '0',
      ubmdmdbgrst_in(0) => '0',
      ubmdmdbgupdate_in(0) => '0',
      ubmdmregen_in(0) => '0',
      ubmdmshift_in(0) => '0',
      ubmdmsysrst_in(0) => '0',
      ubmdmtck_in(0) => '0',
      ubmdmtdi_in(0) => '0',
      ubmdmtdo_out(0) => NLW_inst_ubmdmtdo_out_UNCONNECTED(0),
      ubrsvdout_out(0) => NLW_inst_ubrsvdout_out_UNCONNECTED(0),
      ubtxuart_out(0) => NLW_inst_ubtxuart_out_UNCONNECTED(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
gcDjvJ18gZEH8C+LHMq/N7AaYWSyHgvjIQn585rdUOTVX2orO9n8j6LNiga3BYkS91+lbHAjAieW
oD/8serz9uvKt9uVuyMIE6oOFFScZR6q2wQk1d1Qzq717+8yPCwgBT9HIhfJIHLujHt+cA2l2L5t
tux9aNBdVKkk1MHv7yY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
exhH3ieiewq538XhQByQWj7PMh1Y+pzdDw+4bALHgOXUMTZleYL0Pvhip/E5VwYBOb3/5i/ElWf3
Vm6OeE9b1Jj8xb7x10akeyRaNdCJYAtTqgb7gFS/crjXeoaYKJgLqCiyaB7LdWR9BiZOWqxEPSxe
/lr/8F8psti0kra2jACCbz94iU3qDIdZWH5kqd21Pp2/YczWpJBQzh+bBz9V+EuMAeZIzY3x2GZy
jOMZPemqiqFhSEcDf09mKK3xKEUxE+TPz82hd9ZrF5OjFst6mWMVye10lkzmY5Hmmx5Y/PVgPx3R
fN0tTAZfIDGH/YUu758U8UWOIcMzBHF6rytqmg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Umfm0FNxPKfdryB9QccnkcrzqkPtalTpE+R0M3D9kxaXOa1YOGT+9jGc1TRZMLcN5NyGN3UIZcH4
LWFVfGg80k9RmFHBDZaHzOXaomQhoPSO++ArXvmvO5zgttfCHEl7jypYkuPgwfQMfjK7YII9Deex
KOC8JtqORVWmhq47cpQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
cm7WeJnXtFlUdJuJH7wHYfinJTaBhpglyFWD2YwmOuS4fmVA4nXbX0IMaU1F1WGO1VK25KlFf8Nm
w8L6BJ6ZpH12xPIl3J17rMT4/3KHv9tpBWqeC080GeV5nISo8JrhOpIKa4+HBHZ6lYLce8LBAu/Z
EiBmDqw22aLsAuPAzAMh9yuHT5rpX9ykD9u0uZ5UplK05S0TsvYMUqcHNQ2hijt/lbxvUxXHTa+W
GJ5RRQAdw98wG1mc65u16hfZPsLimnw4BHwpyNGOPadShqb78rQihc+YiBTn4lgN1HhquWRGqCYZ
ZEjBmtWOJm8WJSTWtcpFEkmPlOTDmNX82e9mnw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a1mMNsEVIHwFCxw3sHygQ6eU3z5whgDQI+YHUmPAwU6q4vqfu2NVxu0z42QL1rV1rCsm39SqZ078
EGEqt7XUt6bdvI3yu4dU8gF+jou5njJ2UU34VmbOw/MQt48Hmi+hxtH1/zSlbNe2iOksDFEFTHmW
WGHgPS2bACG/KtAZMYK3gBtbnb9dtu+p5hxiQtwMOFnv9kQGBxcMaciN0yqy2TE5fygwKcNEua29
jiGUF0qgPS1k6qN+zLrYWkaVT0amR1MFXpv0WcwL+xVkxj6bBQhe5D7t5xCIsfLR4xqa5WVpa0dN
FkxGlIoufL17G/cGRr4nV4QP0sqcDCCHYpRoIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
rPFWI49JcHqYFxRrTG2uFixmE4jeIWIero9KijBFo7+FOCC7hJeSlCuNlwb8mBsI0Up57fm7C8t9
tb1l2QCfvy82JqTvEuH49UmS+8/GEnbK1QbVHsDIiv3/8cFn+0zw/VSuVeaN8L0yzeNIo8m59iAq
AQ9wOyqKFEhKKkbn+nVg+hQW3L/P25hisjV06sqmfsA0Rx4bYhFoxEvIw3A4x9LsBIIfDpgDsPzS
NICAEhfA7fWXKK6UsOmuq1NZLTDmFe2zEHijVMovzm/qqvHfu7fCt5POlGtLOPZhXGCDZi0v1yiq
VyT7JTUW5P/rcLgzkfyKToozq36lEkXd6VSaLg==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
T4EV2kKcg5a7rlvEGr4AG3uvv0JzSoc0NQb9aIeE2gsKGq0oLel4q0oZ7eO6He8noW5KEowgkY0O
xDnerk/R4qxdSePYeRRmUg3KZ7hAHVEQrHpQ2RbYwK5mUIpQLjxCWRWzBjeWOce2bh0dAMR/4OH6
t95V8b9VWpgepcUXynGvLDv31tVgr+8LtXlgWTNBiJj2mTZ3gEVxpgGRwMGsampw9yKqBKoR+/hg
++FP8JJkrOSdB2bhnNaD4fZotMLkhYDrWvQm9z6rW7fwxA2oEI+oUqi+K+82oiLzeVWy7FhVyzgS
Y273uSE53DWk35UE9A6ebcI/xUl1iGqwdeZihA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
gZRrJLrBkbil4BLf1tia07NzGL28f+Pk9zyPElbTDf8NEXCsuwTum6RjR5lvY/odzAYHlcKxpG+6
gwjafT2OV5gHqqtPXrRHcVU4p5LEzOOl5p3puqvK+1z2+YpHqxOZIIZPIH9kjtzNgcBmcU7S2sFN
zTxyAYuLL9sAN+AIQ9UrW4MXDWxUtdkwPaSyFIvuKoxOKUD5IXEY9NtBpz1zsABMKNHneOO8pAix
qg8S/uQ/XJ8Qggr+vE7HDUUMCsijNXvqbkLM3xf6dXFpOqanKxd6/GfTcob4sezm/hMOZ2xiXcfS
hsYUMRdO9H6fmhECfszoK2XMsMt6xM+vlLywWJ0I6u468qVFxROkf9vL+ZDq/tMiJOm7E1p+HDif
98f5v1OybtzlZJP9bDMwWYcsCqcDejCMQyYOgPCgg+2jTR1JezxuK7PpjyliT0rnu7FfI/0tRzbL
d5YqO79RN0byWVTTdIlTWzL/qBD8BLVqXzWs3M+up46dGPxbkzv44od4

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
A79lFm/8JnoMxv1MOWkY+AtU24uc6/CeGf6bjoYWLJXkzzHQooKleg9l+jH7oajoC3oVQh/sMXdi
3QmwZ5SKMt6sb03SC5BW7xPky8zyP6w8FRMCI2Tz1/GhozqjIbgSstUfCaemxIgj3rG7GkRYZ/2k
ualG2mpYDNyaxz1lMYaHfm7stH/IQlkCh6HHMbi7ImYJ6pILa828Ls3VREjo7dtXPS2ZDFxreSIH
2SZ3NpLJO0/umchZaUkt1xN0bsxgtGdOzSqGDpTJrU/ltmclBX199pmrXQa5p/q0FSLj2WkB043l
l3x1Rdipn49DvChkvbVzJP9aej4kwSPhvxHnHQ==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GFpXmWYmUY46GvuVucUW1VOu3+gGtLxYW4Ho/p4wggZ+jWrpUVhz2RSAxu+ufiLHtM9oYgKPaSYT
DOeuIJGTnxGr20Vh6Nn3cc41TyKAf0vxN2fGISEQQWrjh9OOgNcBmJfaHsSq7+5dhCaIWlGrInVr
GD5TqclLzw6cHAuPGxMi2wD4rq16RkDJnQbPf8ptaskWz81NxZfyWAL4T2E24soybpln8+vuF+72
IQYfLQh/dDDsNHKNKwTKAtGjpFS8eVSbYnS+k3Am4loN8JRflh0+c4yGUo4EkuRzUFiIBrJOKylp
qicgwQw7vdbe+yPl6moUlvA1U2CjJ87bsXk5CA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Hzklq501x4qEym07A6+Vh+O6T5Q1srpTjckVi/KQ8/P6I6xpFqHBBikoKASz9mkWuvFaf6aly934
etGfnzZuPuKCoMPixevIcq9cgFblu43p0H0FR4BSbqN+A/K2utwAblPur01qwtH9nc1azxOtPedI
3KLsEBUN2ObidzkZIUbiQlQ72wru0lGZ5uN6iiNcLRnEhqjdjWiOHf5qGo+df2QyP6S5zRR7hGOd
N5h9/9towH2UQ++6hnOd4pjtl7PKHWlU92421M+LhruDkz4Bw6c7d7EVdbIcZ3ub+l/OnCyNwQsr
WUo2E+j4vd3zIVA0gzTA1oLX73BJ1oxwQdO3JA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 57312)
`protect data_block
O8eRvg7XCa4Nb7OG7rDiOM+Vl1sdYfvNHChkqTMSUyW4hdGoRCuSTcYx35kDcHTZTBJ33G990Zmd
6ebBRziAP33EXUgmbbusilbzNm/yB54peE7orT4OYe2l3aO9Mnl8iBLaIOnWKL/xZIeEfb7g+loj
rKfS4KXW7NjL1lB9k8DHrfbZywOPTn+61084/yihc34tpB5/kw1tVC71mm9W0brkZthFi+/SM0jm
ax7CVqmZ2SmWnciLXn2Dg6I8PZMBu7ABdrU5PmaIJ3uBk+jXiPrLzZHSJAI6dv3EZap6ph9unHlK
1nVWTgyxRLQlnzO2khpK+lld+LG8zi0TCfeiMjQuIV5umDPAZYljkee5YA5VOb7NEattmrlO6hkq
L0gF0HW/qz+0OFBzLDjAzohh+B9JVifeGgVsltwkCITt7BFnNXCwwyFybiPRqalCJk68sZqOi/dw
4I7vBePAWKTeKCCf0rz2TODcFnLmiC94KnFnfbp+DlCGe9+BaA6lY+YNIFT+OyALQg17HQfTEiwP
lCKLAh7kk7DsYPpM3hBHdZQTHtTQpopMXTgN00NhNZPv64e1iaMBrIUspa4OMNYbqfMAwWF5HOzN
6+xdZtdmVGxI7HWb0qvzGQzZ1pIEe9dyNEXu4C8TfkOXuxUWH8BORpHn+bldjWxOEl+6bwrkgFjL
k8/Bzr08Is1Ae3/L05OjI+yWMOYjRWnlC8Yo0rfa/P4hCL5ErQiS74Yg6wZgPpgIHPzDDpaEyV5C
exe7iGMsUSU70pfsD9QDDHXDs2SjwDkBxr9H/9anBdBE8ysT9aLDFKEWOL8k6OdoK46brUGRk6gW
UpSNamUCknb54Tklg1YaZB1jhpcIQvBs52kq7IhwG4jkdfQfee0BcHt5UYbWHz0cO/1onQoMGonQ
OGSxz5hdpZMdbHTh7/M7MyZZqt4rolwWRRuF4f7KpD4htXoRwRYxMRgZzcby0RQfUULCRfQ/O9Z8
uecnGJvCDe9kyz0jpwMabdGvdCVH1buuUOs2Ul0OuMJqwO7xXqwxBVva5IbUytGPSeG4nAyDGDh8
f44icgEozVhwmSla1PKP0JJ6wZDmwCS7ryECz3sIfXJls1jmLQ7CUniJ58YrPbM3MWYofVqvJME9
kZ8PNWzru0ENIraoLjNmKR3DPvPwogqV7S+ouyWhjS7bSF9lWlGg+Yyek9bdfQ7lWHuQk/8IBIzs
j6hDHD0gUa+u/F3Wf1BfwCSeq88h+UNF3t3rCooK6oETfDR+DHJcWa0Yhma/Mr+Wf0uBIYm52StO
GMBFeBNKYsJ2QyoiHFFiMo52p/8ssANkv/EPiwW919px1SiCEhWjVRqS5Fwb0Sfrngg/VYkDcDNv
PCaLf7+fV1qHct6DNjuEE5FiImKImvrkNSavhRtu0K2J95NPK7geb1tQaITE4ZwvJdFJA0P5p3zk
iR4P6574h48MWm3zg79FbAj5HuxbLfATLeuEemF2M+xleh+70x6NyxmdjWLq3KztTELOfJA6bqjA
amA4nI86mFoVwguzU59j0XOHD4zH1XJAGjW5Er9MFMf9t0LdMN6sYhOhDNJgPLOOazpWfECyFgVq
MBUMMRJzrcKkVoT91BUSQmxU145H28O7H5seqE+OJpKWt83NnofjCI6UOKJAudXO2GUdmH2j2wb4
YXOjVSfFfEcwPsku8KcQ2WEiQ3djal0Vcltdzf1euOtxKzrmwSVnmEh8tvcAgQNpyuTy+abB2/ee
LgeJVN1A46dZj+bT/r7X7DKPOT4BDyGfUIGrmKJm0t3Wh1yZqUOmQtcgZxotGJ2aNJTIdUBxB/cF
TddFxErD0+7VIiPeWtk/IfW+gESl8ZarECysDNp4vwDYsZbT3jlyp/8+15yyJsK7r15/eAY6gd6G
zHyKk6tULOstfahDzNR9bzihtqQPItp7hqtUUQV946zGQRAOvJK5O8QArDNqubw6ijl5csaqxO8P
A79Lgp+o8uGgLMrkcEGTjqzhg4XHjpmEwZZ9gUK9VQLvDp2ZYbXDYicrQLkzsX34zuBq/OZBVJK6
KCxPLpR0TBSQRPhlqsURl5fod9SjWOsZkCtNZP2UcraK4QnltW3pEoOVRq4I6LEolLQ/kGEnZCn2
xge2vcKKOcNk9aZ2YGoug9ckSOyBx3+lpKMQCvhkRTIt55CIyPAhqN97M2af+Rt8DhGTODk87fS+
u4K+Cgl3xpAKF9PhxGuX1tFBu2oEB7p3QrvCxA7+St49oxHChAp49UfAskKhWmP3dTlRWNy9G1f5
VBRDTiCbLQtJvbOIEaeMUaPYMi4AK0D/vO8nxs3prtgVAyzlj0CXlGjV7NkztXoVAGKdsQc2LQgX
jrj/aGQi6yHhL2xWEGDj1JL4eQfjlUDTdN7PhMGN11AS1IrjCapEjtiTjp4zzFud2OarYjuq03kk
8sVSw+bGLQLOWpDtefqCwklEFK9LfXdfgXMeb4J3L462iLQl3BYSMlAhH+Jk8rQ+sl69BZCN3FB9
6HGoDnfgFtnqOjn8NoAuZj1EZ3MkLwhsw4Spa26IY6DT1y223KRegcslyfITCKox9/SdThZlOxBR
M503j5Bdcwm7gSgJQCRBq0h+fkYYk4hFm6Hey7IYaAK/dlUy97yf2VzySgIQoj+7nflH1pCZhp6n
C8MDFhXa9uoWkdHsiPns7355RKm5MwF47bvFzwxmDa/JVlQ24fFCMSKAwsg/PxNWShr8GJBLRxRy
NFi86SeSz9/Kdp+8vu33BRPXKpdr5xWSx0Bf0zRfgVRO29enX0oY+Ipb3bb392GVvnWr0QTFEhcz
up5y3g6hwTJiZNxe8PgZibfDWDDDhbsU9kcSq8wbX6apWWiaWK2ZENQPgOeJ8/SrbEm2xmaOpd6N
bK74gH21EXZLayvsbMn0A72r1FfS9L+d/U9joA+Rdc26T/RawyStCGCxsKfikrsKpIrF88++08td
KhIaMEUwJLUPiiupLUDG82cdz2uJ0ZJW8TUbwKcOwKOy96Bve46IUuTf/gt6ASkZZuP8PiKKWkdH
xQBY6T+K+ThqmKxySYfZYNkpQeU7qPW3ndF38uhVK+CRK1qLMNqkXBKPYIFWEC9Y26wZ7t4tq8oY
d1dDwcPpyJYfsVJ4Ku2lvyn6boNleut7Op9eafSxA9If/0yEF2UNmwkG4Y5XIk66r+/HyFBPigVh
hiXfWOuLOW5i/LMDuT+miGSHKoxauWMy1MifFWNU3hIBJw2D2l1+2JDnL5HB2u1OikkZ8ecotovs
2Tf256PuG+Mev+Ma2HTcMyW5XaRkV2eD5wd8j0fVKnl3ntda44jicKwpGH6EtwZMmFdCUBBC8adg
96Xx/1HgoPDEXA0AT/GdEegFqZeRRqGJ//lHOAPdmKvvnqW6Uv9BS6TdJxrjJvCPBBAjT19F6uPM
U564t55Ho0JheuqoybHaiuJ0T24GgeFaEMxUc7pwH9udQvpVKqRYQsIjMhQNJ997EGsS9qSrIuyQ
GiW+IcYCMFJn+ruSmrMBEKWYIXulr8zVb5wFhJsrqxiHZ+Xsnk/8JgA9hQD7w4PRenWhIQKHXymS
SfGm+X+WoTsiSvDbLY6d2qU7GuZxSga2XmjnJOxrw9I/sqNLz6BncpALlXgy0lZanolcAkPtH2KX
WSgSTvXEoGerPJMPWo5Y3+EoaJ19JZmiKTS1tUAocyi/KmFKFFtKoVL1kEp5DOfG78A1DrNky+eE
wwB5eLUbXvFXJvuJiyuB9bT66cmj/h6B7QLfLFZHr1PlxILOjHhb2OPOmVC/MLgpsv+wfNnI93f4
u18eJPYXcmn5Nz2XQVbfQz4P+GFYC/J9bGeXJawsmRMJbRJy7CEG1BF+wzGnXvYyvBOxLP4vKW2C
F1D7M9GDliHXEkFrSxtJnAYYHRur8Xx/b23uZUMJUAAg4aLvfjMYM2APXikaaz6sPPC8p/ROrTPN
MH59F/uoUfawwcHm2mJy8ZOIZpLtjTVu5hZRDiat85MRIIwJ2w24kxQp+kBQDVQSSejfzNIE9NLU
xxO8NpFCpOMylMpxFLv9o+kpZt4j1Pk3F5rrebW6gi7SQ7xDLtzoK2CC5ttZllbyC0oIXvvD6DiZ
msw5NyKPYYmg2o/DKIpy3MtxwGIZuO273cjMEqs3R2uKFMDceiTjzJm7NEfMCqjdi1CHqjhlbSZc
HZ9mleKdOc0yBpZEP1fHmiQrpCjYK1/CnMKd+S5oelH9eUz1zlLMMn5H6UZ6/YpfhwmFM6S9TFzh
wkpofAoVXytPL7rPPBky9auTGc8jVPgyCmktXylwvsHJFNFZ7GnZBmAHp8yvp4zVus+vvI+UNoff
+JfYxwxBf9Ols06UDPb4/WP1GxkkIldw2S2SSbd8Wz+8n/+1+sHOIFxxLLt+dXCwKqoiyqbxurV6
V3EA8RSXZf8lxZUQmJoNrkQGzHQ4zSJLh2rug/oDsfjWccnNGw5fc29jutw+HfGl8ROGhnxXvOKa
1diHMGkk+PcHiNu3t+4vyZenrgaIRRr2DeHvR2PCRZS1NLlqHZgvJFrWYdG2i3GjFJDC0VSLuje9
25wN8loG2eyph8b3YuZVmWTQHwSDO0vOMn1cdWIrQFmCNw+wDWkiIqUZTBcgYBPEcewH8STBYqw3
IYWf95lNEBppfJRczQsIFGU0iRgPeSLsV9fNX3NDIHhFmJo/W56zUaQhyu/J5/SbSLL36bZP/Hcq
cNziZHNwRexpGTzHufDK7WoJdyml5J5Dcl2zkSQvprEUCGmN0rF4+/pus1y6/kppdZ2TjElqqJzn
zuNqEOU9fj9zDGhx+xUGyPY4Ba6IGYptpQ+CD9edKFetAUR/vX4PlNujlHdTj9DgBsO3ssmgfokK
irbplIX6G4YLbAGwniAgMw4U05lEOtOMI6RcBMVz/5dED7Nw8F0NuAwK6fxNLN3zuwK2vBAPoW6J
xTzu3/rR3V2SchN/kSCloBU6l+083tLOw7xW1eKnJDI3OUxCdJzeE98+5PvvJEcqOJ/hEjxUzOiv
mZIBWLK+WsWyMK4+LL/34PY9/DVbcPU5pDHzsocfkwndM7GY9hboXB8HjfSdZUQwe/bnbMsVI2QK
zg2q2eiyLqJkQ80LdSI8xLWVwFMwHpTZnU6UaeQ8OqbrH5UKkTcKBM9sUBOqN/brJ5seGBevVO5b
fecMTNzAJVMrKvUSXEU8LHMv52u+cJ10HC6ZygpH3o3PLZ0EkhWywB5f+H0eG6ZgiGxvxrpNcJb6
ZSApZt81Uf5Cd9WWPr0jYSLt+0HTX4/K3oBzSz2Y+qAs8RjJSV/CD5UGiM9NGQmxN+cjtXHX0iHG
Ic+l0pu02CbxB2Pe2z4m9q6w1E1K6cOARcxrhYBzB1T+ksJreFanyBu1Tc6CJHlW07wEXqDcYdTV
pUz+jpdufjchIiAVmLSRBE0/uXyFZMGbBxTKT+rswm+F0DO7tB8vohWegny/mrPqt9k2/dgY/C85
9ldgQhschva3PzERZ1BJoUvAmJHeVT5W3Yy0d/AbE9Ng9GSWk4YlGnAh8YOplCkUq1JgNq+RBTws
Jtc3xfKqGPZ26stChdUSFeb59TXI/3kyQYubddt5L3W8+fxrzu6vXdhfxAAvK4XNOYm3AJ4xC/q+
Qu8dwuXdDmZIJ26w6mw6WcGkT5r1n3F3xa7iQwI67BEwurrO3ym5vYRcRXhxMowGgL2jzu5gtqZx
hGIUjksZMq6USIblMTYskJxD8pGoJQZPXpv57gnEwwzt7epCGoIhPF+L83MYoVIlZguN7eyXgvj2
r3W64p9HqLDfNi/7/8favfe+PvXCpB2feeurml+RYrWcYfZ3O+qwBWcngriVVlh3c6f5ba6kk2HJ
p5eQVW2+KVAoYaOfN4CSPn4KXHc8jjpwSb6vHUhKvN+uMLKNZW22HHRT3AC9JOzmdRbGitheV6zb
Xtrhm+4fRo4KZZnvbV4FtCaoRuEQWP8sD98ir2q3yCHV/V+SgW4tGrRHBxlwJ5BqOTAnh8U5+k50
wYUny5ZLTMbLSIrFpH9R+sjEv3+4/J5Qk2yR6tITMqb5c2ob1xKYMQ9wKI6aU21DlwbTANpc5dyL
CcTe0CSNfZsT8w0/PWwf/YwKKlXao099makNkuRse2SNVYp9mKPplHNUnL5DQElUu7JrH2BZmQCV
EuWVWwqm1ylIKfRsGpAyKMkD/W3Zow83mrsB9opWC6Iovv6FZs4vhlphi01UyNxWccit+o421Op6
A/RsMuobpcnlSP46WoDC+fUYhpBMppFLEWop1MD5+HZmyiswr3cFgSeF8x3MNoqGwsJgvQfA8D0W
jgfrc/NkmWQ13pAJaifA7JxsAkCH6FB4NpaXITTf6q9r30hL0zdiSBxwbBwasRgkh0tNTc8mdrQC
K3lcwPAKWZulll/3tuc8VN8whxWoSVyOap3dsYoy8Y0fDLCJuaqP2XtCu8sKGVAxnFjAZlB5se8Q
LJ0+nAhW0ECQyc9MGjL96ZaDzGVHQx/AmZBh1AWgFaHxjUs5Yzw9/Ek+ss6ShfxHcNn7qjFwLlVE
AUzaa8ABfzk9Y5762QtWWNJ6MmRu70QHxcpbOvkOZtz2IjBFudrKTo6jZKp/xZk9ivXHIG+FwbIK
WRSWSyaqt9qLgVmR/zfZpHRuR6w4sbe5Z66Xs+SqZ8B7JAtx+lvpGeKLcnZsAJhGyRmHEJrtjtvw
miPeliMkm93pKg2pwryzhuQjHviYLO96e/vGh7ZfNMfVATO1ifm9JOklZVZpyHDu8OJip/qYY4DZ
4pPe7xTRZn1yRu9+tzWtWzNoH9iJ9eTVY5sH//8ryFn6a7p29/efdwrLHGAAV+qTiNRYlP7L6vms
f9QzWpwRmPansjBmj45UagM40Zrvkl1m4UpZZD82H2DJ98fVtYJSwp5Opn3n0Rss1bTrdC4bLxtt
sCvUqkLSk0L9XNERQShJ1e8K3Y4cMNI1y+Z3gfIetf2l3HrGj71PrcQcxg75Xv6n+adHTadFZoPh
FniFbRCk6mqmXIAOtXdBA8yukwXzhRVnDn9P3bxmMgJrYxXmnSteyJENSqhlhJWSBb/eqvU/4RP4
yWz/rC3W+QbrfDWCwnLU3DEIuI/tcEnRm0PKRWqnvBQmKmGbeqFqG3mimcSM8HbAD6NLgFZbOH2M
Ms46YERp+M5wR6GjeYRFRp1OD8/mUrTpNVKqQXaHmAu/vHa8RmCga2YYhaHI6kImzEqRZDcPmZic
mR2tbm/ww/UtVhT+u3IhOBF8pxebBSOdTA+sXYEHUdIkjjGoFNXzJCcRVanc07MQ8jsWKIM2ZhWd
R8fgG9rm81yXRAz47qFz1MRxAokIwrsVD/s8wQ1dYhl36bwdSRzF1IUzM9SyiE3VEzdjneFsh11B
ZRalFCfK2nztIWrEgescoM3Z8GKhYFSVjI0CDMSJNXzPWhuiZEG+d+K/koe6spzT/8wr0PAW3SO7
raZke6i0r9h1pYR+fDbfCGdGu93rFUSdwOWRR+bFyR6HDc5UMGo5IfKMrmghFX8CpJdIL94r1j4s
l0h8RN/j4pz+wDQ+6Z80rq9M5+zwUZoY9KVFqJ31Y4V79owdK/ssb/1p327Mlz5xGgUAhS61pYUz
lHz+onQ38m2dAUS3EK6yCfnq7eGCjCOF/iOiLDt1g7WLV10B/biKXXE4RQ82yw4AWCHn4yNV+Ywg
rI4s+/yFr/7LUrOj3hXcQwe2H8LnSXX+QYOtaLE4zJP6sPU4IPoto4o7kRQ6Rr2ygGXgcFmhyNef
2fm4azFfMRj09Rawx/uTK8SIw5vuOCjeC6tv05oz7FTYDiKu/uxvPuhkFAY8+2ZSEpRkvpIqMIc+
Prh+qlDrOc34HCMswOZtZoaMb/uhDHBLDlgbdvzIkaoLQe5/YMA6P4+lOS6n82KU90qIRiaI2OGp
Xqty8MaHEmtmu8vkxfV3zmr938pemAUyh1FTS/NRETvWSr7WI/lF+vPw02tMoUq0FsVY0psxh9cR
U182C3kKpd0FFSI6GBCizKtIExiVkNPnZV69plVfGgMo8Um1SrX7XMZNmKQP3OcGVOcN4+TlkavF
/6mUddXobcwRGaSVhAwppE3ri0B78wl8sYCMpuo2HDvzSFIxvi9QjJH23XTRuKXkmhvdSAk0lqRf
vqUvUq3BEAVbk39PnL3UWkVKXmWFhVREvcKKSLqvrk7eVuDd6CvcdZ4DHge4vwJw4k6o8vnftknK
A/G8TxsihpC4xR21GjRp22VaMpdjwPSEFmTgbkE6jUyC/Z7Taf0vXNrTPhhNq2HMzmP9mO90O98F
zJxeIT6REfvkHMA7yHjhYqqfpp+IjyCa/pzcuG+63oro6S76s/WbbG/o2ESUh8P7qIKPIT8yVeX3
8umVSqQ0wBeICmSH3KcLo1wIg7qP8yaWFTQx8yQKQhnyTqXSSHDpzfaDIrI3G0S0MuOIgpWnWO6q
S3+nIfkK5m4tw74hG3OkpvybmapwgqhqCe6C1mpFeSajUKtELGZ39fIlfPkNOCO4nGY49C7XDlZN
H3IkT7jOvBvoWIJ5uKgZEQmqAGxPIxKA5uHT0r2nE1tv9JjyrLeFGZO9D5cVLnBMbPqfWNNwPb5x
AEsM7Bf0tOAvMqwiBkp0m7/8/KAzQuoQKQnB+3p6e00SPcA4sZcKUfTeQjuKlati73SCzvQEeDZV
T8sdyGqBITz+Zrh0tvKUlfmAeKUTn460nfM/NErCrechigSTsWyzyHpM2TVkhL5BA/6icAO25jJl
Z2V7Qeuptqa7fJxfQvDWq79F7BmJt6V5TP/W9BuUgcNjEn+/XvlNwGanPUBiQ0Ju8oViWtt5uVXQ
Cpzmj93r4+LC3sO/uxaSqN/PuKNqXz6u4w75UEUryU5VnnUpDEsx8AxR9rcZcQmlLKHHRjrCzQiy
g5ReehyM6DBOlDMCKXBo6X2bHhF2I59QbMV79KVImE+rSXsyL/dxCVLuTUnZQ2ERr/E8yPg0A0au
wo/I+wQoopTvueOr9KbdzPWn3y39s3q/7uR/aBIehC+VvdUbgIZN0Yj93t/CaaXoKrYmWAxDHwqS
6TcjhH+nmuRg/LwREis4rQ5Ffk0o+Dcr1lVkMKGXiY8nqjd4INMNgRq4uIOWhNNPNwJgCpKQl1ez
GAolzLCGtpz1pCHQ4HWbmxMvnrfzpza+3g/U3wA4RvacpPn7rlmh0yRpFfANITqXj14eBWY4RloQ
6O1l61Ac6lQhXzSA4hKS9IpRLA082ASIc1DVlU1jUEWm+trQd+C7iTVgk52kuhW9KNAsn/EewYFX
QESI9JZ2cGMVSlKLFtE4oEXhJnZ5aTYmGtdqQIPfuOqF++Q24lLfnAuKDtuOko8qbcUnfJ50Wmd4
2xrxFgZpCl6vBBzZmlExEQP2hWIdBxs8Yggpi3Hhgvj0YS1KC3ssE0nzyE+4jidoue/Xuu+JfEck
MuydcPJVbT/n+Eygs4sezAa0nzI8ChhTcQuyCGrmb6FPTUh+DSi5EVZkc5o2wJpyxl11PskJ0JW2
1bl+x7NxfMmzsnZjJ6ySc/Ez+/j2ygPuKaN1RsQ34nZyk8iQztat4/zuNFVT1yxaiUywlLAFcurg
GOZKoE9I/wK2OnJr3Bi6jBVT6KPBaI94Y4LRD5DeptUAkc1MVBh0NkPY+d4lXWWId7m5qkuybCG3
hJ7w346r7GL9PqD8NxlyfQZwtjaruYpwMw2UA6s+bxIs07KYHR52hKR4ok7nS1UieiNweM/0vAcB
Jucux3QHpAuktgadneV8qvpZ+vwJhTRfEzXEc07U6DQdY8WCyO1X1Ihb3QRxLKNwDsQciymllw+3
7bQWf7KZUKbcPQtG0LRbBpefLEW425zCQPBH6BlvzVbzqHgW1ZTw/6M1UbNCOzxOspIGkIvq9mlT
XZvlx/cBXvdCGn7uTmADLyYvQExfbefo5lb75qPpWQP3PS4wMsUp2lPAJbClb9EqcwQie8yu5r6s
Ar5dwFx240qCd8cIV1i5taEpCxt9+NNGQvQjPPnO2mOM3E4KCGHWcxKoyVN5LiZmdJnyH3gk2Lme
SgA7w9aOHpipGlS4saWreYxt9qS8tQqCX3lI1oAEgxcvhsPpYsKGtmaf8gtODYdpY9wDfrjLwA2r
8IHKnu4e0D/zG7yMhlI1oM15vUqe/EcdhznGOQNqKLxwrV5ruy5QNm8zaUBHarVe0Dv3gi6oynIS
rY0OSoU0J5fIVRR8BSPm4tpXk2ZLmFbyXCxj7goSfYuVWZmUoosZcr8LJSAhjCF6OAXbF4v95T0E
fY5n2VyJWYFqXOLcUxg5u0KjnIP/wBAQ3IjZYnc8ud0PAACTiuTE6nGxIcnnDF/vzzB9KMHvwHnY
C4X+Q08xeSFz3AZb3loGPVIjesieuRuceO2PUJu8RMw/AWVKsz8oW23QNOpd85pjfCjPw0T6wv+I
/s5LDMEPgQb96XINyir9awEDoUp9q5/4KmDV9TKDvQwyqO7SJej5YrkeLAgoJlHOUS1yPyAy+Lii
ce0ya+DyCX0F8HjVtoN3/EwkOFnsKfqyw5fPPsw3oexlIXb9Q4Ib7tohRKwITEkpS1xtMiOmsRid
kZbUAdRj0hIrNidcroSnyToZp9UHFjptIOHl/xMYN5v4nTVQEQ/B2ElCoPzmBREQh7okn7fW1XeG
kQ0mG6TIhFAFpQIRLq1H949qzNwlbROmpx4TE3NDsldEj1UIuOFf+aMtnuuewKTNrtfNoTcxlCOO
YGty6pBPtzhS6CCULlHvO7QLVr+X4sqbBlxrUdbTjdb5u+pGfR209Kc5V989KxyB//3JEyhJVt/g
nq9vFIuqNcKQNFTJFR83xe96L9tdWDMsupby1C4+R38C2RpBnz/07Xe90pbld1bYzBp0+s92kXJ3
KEWyD5mEM9CdkTARhEEJqoxukU0cHL/7e8m55wh8ZYje7fegjTS97WIcv9no3idASbV5GxQ+ho/Q
bxwv/tAwMIkGSCh7CFFV4vBoCP4FfkZ8/GhIqhnby83l8oK0RanG5MlB8BOzLYlSzalBIg8SI22d
2dKyQFUzVJ1PupvKDM8PdCRbst9VhKVOB3C8pX76dfXuQDbiIIlFCAy3IE5bdw5VYbJi/hAz8rhk
HxWgKQ+YUgNMU+PJJTt80jjczzP5IWG7QuH+GmdCPypEnGP8VAGRAQfsyAR9yMWsC6Avvp+e0fnt
8PFgsokZrm+X+T1v7xUdL/WSHDYKaQ52gzWX9Fsln0lVe1g8nrOC67QhFRAv3mqj+iPLOYhpRknr
hjKyfEt5mNhV4ooqW/foh7rieMhgPu7iIAqTRQzYcPk6K0AEknzrWSZpFzbdaczAfVmD9TmbaFwN
IvszEBn82hMrnef0jP5z+Rti83wwE4C0G4ni+NNN5QE6az1RFAxwOZquNiFzQCcqf9uWjdBGr/Qy
iaO6WFG5P+Plr3Sxy73ZSRJ2ISImZ1vm/D0PyGxEVXsod8bFYtzY16vSDsi4BvhZ2vC1c3cCKBaf
IZbxAdqrnaO3h1t1KQPGhW/oX+MhKx5pVRdOxIXY8HRdIbdhRMqR8YSaNlfpcDPrb2zHYotvqGxc
YyPP5+Cf3evGZN9Fxm48RRX/fauItFRnXQrr6Ut95lJcyHD8ZP1WO+hMuskKKe/tLNN609eLoOGv
Wo4ZjvHvMFKk6vkRDvccMO5lX6aCW6mQA1Lxm/UasX1T72TlW/oyFxKRzidfAsqaYe/1qso6dXPc
uMEYndxPzGeInqQ72kGN/OZcouGPK06FBrArlSPOYbmOULnPTa98605iLjCSYCoJMD0uUWIhQQmK
V75Ore82doOIYoOdsYNMIMfCOxCrJmEa2UwF+3IOARDKdRHTKeJfdIG2cZMTvenrSNPZ0S30puVh
WI144BwnNd3NH232PRqiOmSX2ty1pCCTHZzRNm+AI8yH/0bfVl/LcRyF3LxKPCyGK7l1gWgxOro+
9l72eTUqL1XHwIOVpEZ7BX77kkPXefomvCr7gL2fk8Cq+ZyfGm6K1DJTXF01ntd18o/XedXpyZ0I
fVJI7u4qDose3WC/ZpJN6oZ4BlLif0ibuMCT7wkWzLViHfnePFhK7tPITHRs+k2fSpw72bJ1DiGD
0MM+zjg6MT0Mxa9EqUbi6CffOQqGdt+nEN4AUtneV+pdzdWWCzqQvIR2HsJr9HKwQ8WE/gp9lh4H
sTz4SY1VSzOo1k9FIvW6czaweIKOZ4AYy8sREpp+zqQ8/WatFA966s/Gd//BON0uha3vhR7F+EYs
E/5uu5BLV97wexVyU5bRuoT1K1JSJlxnP8Pmee1+3ooGkoGB3SD1AJqU5NG0np4wJhLxayF1tPdP
QM/Oj4PgiKQ3KWyUVlsueeGJcIFHPKjjRArniiRZ5YPTizm1VX/vgOtAcRuPz7gygjj6en+ROJER
szrVOvTIgSiUfMHZkFijhREh1SRh3lMUZbwfo0VPmsjvyOC1i0UZsrX9ZBnpWqDOpn/cYeaP7rTy
+uWx40ajuIp7y8n3t0RBpLAlr7phElwbXV+3kByfOro661xqIZi41P/+XUyOV4ON9/2AdvQACM4z
mb2pUkcrq0f/T0IBdu3DnDZEXHJ8wgGmCGq79K/+4WOal3kMyQp9WahLSgq95Az85lCBM1D7O/rK
aPCksCRdzUzHuY6mFnyOvRoPy0DlpooknWU2Fcabi7p62LJMKdrkz1FCt77yR7FcZALXc5fv9awk
0kz0kmAdDQ8aF3Ky2+MF0ap2VF3VBQRwqpUQolINRszZyyzmKo0Cb6UvvzHSHnGZ/d/ucF2iASqr
BA7CyZdrjM5eYXniqNA8hV3/J5hN5g5BpqFaaulgf/0DLFvN1nDzzeDf+q1WoE/Vsy99wm84vhu1
NMasINjfJMtdcp3+I6+Ylr/zSHp1C0+Zh+J9wRXTAX09ybZwMc0OXt271QQbesRC7ZmRN1w9/Z+U
Fp+a0bJH/DP98J8oZ+meiTOxRS1BQ7TnLUWcdBDd/nZBwzcppm5LGH2+iM2BEAOTeGRC3elJ34pG
OW9154rkEO9drk36puN766A54xkalgYRCjwSOidrNMJ3jdzx3U5smWGXIBzqbalNMsNS5/iAbfFq
O7GxWO0q1dB9Nk1klEjJbFNWh2eyAgozfaiMhARzERTQtQ9xMzdCQiTZOS/I1UI/kRKvYMy9k2Xr
zDUErxCMVj1KSWY2mRzY4fL4i58iFnXNjuD7pOMoLPko2IlukE0V5NIFgemIwxTWRRzKdMXblUcp
O4gDqWmTp6TBOlYYQktgYiEUoVS2kfdKFVOA0IV6qe6S+RTfxiT7Ap5eJIO3BnZyeBoAG62/4OKl
TydA+TUh6cLWwOGUvuOPDOwnRK7AWBSPRprypcFqgFSca0lVyuxkQ1oJqZcTS4FzBn2sHLQhpDZc
VA6kaKeQZ3kig0uEIlb6qnsRWQUDWPCFzYJCNn6JDEEcxWJptyA5K77OIrWZXBgsZKYRHAiix3sA
VKsWUasyjtJPgm0HAbzZMRcpotEpfEaiH0eaSNkiWVYgu2F0DROkcSgZR99mp8DEFlUBGbSwUAyw
bxSfptyKRiag3kKqqKgHAbwPEbwZuaFiY9UcIZZz7vS3hu+advPYW+sWCWU2xiT79+gYY8ICl1xh
KbRaPWTT1jkrkzSWO10CYOI5i+95o7UxhvVsnmNGlDlUc+hHIcDR4Gf7p7Jdx+vZetWMNAN13fBI
7Td3Aq5BZV0O1cEt+jwdSBtNRugjhXK0jgr5WM2xZ/y7WeuJO2l857Mzzd+qIiFsTrXVHDhCeKmN
3/7GQsF3DlKAZM32dg8whbe7MHg7kFrtJGPpqmA/FbVuETfB3NrvgNVTzooc6Xv/13XcNAS1LrOx
hOZCG2h+OoFoPU1pSyDCteNs5lbOFT+x2TY0ySFidqet3jXdsGyUvMuLA6itHetyZNNlvz8Q3aR2
dsbmVIwqWas/IOcFlJ9AsSNITlHzfrCGfReKnvtxAhUQbPI+GbW4/blxX71oQ5cqPFQAOC1j7IPi
I8ru7RwVS5Ptp6KW5MpdjRTkwDUHzinJhRGcbDdZS4sQqEYiylPLQakDsSDEX+EDXMKvGx6ryMI7
gmJVFj/Ifw/fwhqurc/HZ7MOSOel4zUxYH3Q10rJ8XV95Cs4bpqEnv1qP+PwxMPfhz4y1614l4fq
ssYTTYk/Ow/s+0HOuMQHBbj6A3N/BPVihiilOovBpmY88d12TDfpn7yHG+iMpZtIUWMM9492wvVj
dFXsq32Zg0IhrvpXYCAJl2cz3uZNfCJg5u0A4+Y8Gi4xfKv6ZFeWtDxysP29XMwtHE0uOSLRx6bO
xSKitPgacEnGi5GvV3GQKnWpO+OepmoNx8iEgGIfVJPjEIcbOJsR88L2btcrj9ZAyEKWNn9MQWCc
+mvwalEvaPqMafOG6hR5ddAqLCvkrT/NwuUcK9ZJOxM9tjrd3nglCLr4eN3rgO4ZyCSDUwAyB/nF
SdJAW/yZsg+m3rcHMCPn6eT/v0OdAyT19uT+JN9dID0xCXI785XF+w7DRAGmMw6RsLTaFrcZ3aFQ
zsA70DlwHrBaycyJrYZa15/0k/XttQdI8LaeldwtnMie9VdQzrlJclxVJXuiooojamRdOjVA1p/0
zwrhAyYEKKOOcPR6TAMdDlE6pUVmqA/WBPLpx0RgdX0xNaAuoqKD3oZ4GxJuB7aTDFfjILNtGwOE
BQWDhXagMBuI53GESeKmsRtQNXcUACvLQDY/WyvQDXSGQn/us7beBUS/tT5UjHqYWktrKRY3Ay71
GU7/Ih/rtnd2rGIWeYHabfKesXxPCYACiQxJi4jZE//5+nhPP4yNuUu48bm3/535dCefJaziBfz1
tf3fTaZnOTdj2zhpytwi4CKLUG2+iusxwABD0hQEDiksXlkQm1ZP7+OF3qWnBizISJWEhjfh234l
4uA/RK4Muvtx+eunJGrbO/Sj8bMwjgnDdTiDITrcvB0qpW+xVxvTRAadWb+jThCp+xzNIJMcxNBM
Og2HEa5wiFxQN+CPNbPIpimE2QlSpEhwiSicyZ/EMfWoUc3//Wbv567rmuC5ipt53U1eFY2DJN9C
gAgF1HdjX2h0uPC1xxo3al0mvvvolP8qYAOZuHLaEx/6xU9ZdrT9wBwiQKOeWUycnrT/PRnDGob5
o31StbWrYl2uVv5jjYleV5vmsZbFN+w8ziuYJDbjfWU8HR8C/9rDeXHv5DiHU4pTIDzmz2UWi5U1
oZ9A50MlerW2Yk/bUebog71ZVYt+4rWnfPf30nZCvLGNsXu8Cqm5VPXX44MVyxke1Y58wo4VSAm8
gRGKtgkUfwVG2Gm4qJXalRM0s42OtsjCeh04eYIRwjYEDNGdBbjKRswp3LXsNcFP4iaM4ElWRD1J
UHIyag4T1eOQVblNYVEIiUjOyRy477cjf0D6Fb9ErmGp7HKh5/eN4vT1orfbA9/sjO6lvUZAZMzV
+nMJS5b7u/+FaoNKNWuyJ6sgZogyQfs7BRsdoOfh3uI21LdUFyqLXbUQ6p1lUM0v0G8xsrnmO9Je
FefHERuOsKTPSJMSsRIC3B8bXIgpmdi7aXgmwqG1XCWuFwireHY2TQyNW9weYZZ6/8dYtd1HRx+R
48TJ81ZhuQ6/mYK5koNm4IDjM4/w2/rsVelBkJMdQBazR6BoD0r0LMPIS1TNwNji3+azqZVoYDfi
ONR1bACmQ52rymrdskZ0zQFteVGsseOUrj/Gz2BDDgpcoWXyqNguqCw9bIrjyGRUwGUP3yjwbLY5
KTmbXJKWIHTzlEjIg3Zdej3X653hUcgT33IQyw7Xm014kKhAAbUa5dnLFu8cGf42qC/EuRYQgKGg
TaqT1FwqS4LYOKxitipWU7g0ZKdtvatnhE4kfBZ4/bu21cBx0I5sm44UU14MYrDyfWAt5EMnPWxb
AfKHa57Iar8chJv8AVkJvSOpIMqko3Ok/FK0jpwIJ3S6qPIXwXx23m7EtK0p8P14GRd1xNe0f7u3
t453ABr9uxN8og6yl2p2dNUD7Ht/XCB0XIMV34t6XxI/5sjnkmyP2foaTze268VdgbE6eWlu7e59
GcwPWBDCNUb0FxJoNJBO3T1vdBtw0V1Ip9/8zSneEzKkUrLNI9+LtNC2cSBYwJksZQ0Ph+nT/lgZ
/ZNlg/CB0yzAap8HvqBRTiABAR/AFsIQWQjCMr0GDUr7Z1dItvg67cGh/oWwBX19vgRGh9TYU571
KAfPfZi79r2UCfOwQVzxB3E4wjZ4U8CclEidL38nM5G1mN3foYw4bhvDNWuLFlNPcLNuo7apj0bv
+Yinxsp9BZwSLzycCepf21dVGvBIw0yQ67YuNjC4EVFrR9I8qu31LKsnvma5+zULK0s+Qm2mThkH
bLfjpVsve+US2XYJpr9H5NoxN/OXlVVRz8eUakIipUHhsQmWhmxWE887zqS94B9vnTe9HxZHsboQ
MXK4th53M+xDpVWKz4XImttv6y98CK7RQuYHX0xQKyQ/O8zOS4NvDHXgloBSgEpMj0XmibMtvVUh
MMjec1EIdjNzDPOS6shs6RseZtsmD6QxECKU6lq2j7VjM79dOrDjUqPnU7oplAuLFqicx+4fB8eY
6g+2X3oD7YqD0q2NS/9zhwOOV6VmcJU7pfA59HII6VnO7R4vz5lNvS+/jh/PUKm0SqYhkNtDnzQU
G6s0i01vCCz15+M9f6DAOoaG+4LvoPlMqac+TV82j0G3oLeHubQUTmyLrsnb4gLrIQ7RFgW+Ck/s
aaOaDRsRIqxvtuuhdMvD6h2cJnd14XgMKMJfc2v7voeTLPnbFTWdr7XHumWgZQCKFz+xYoJ7Y8o3
CK6BVcoY4saoBak8Igth5rxQTr4/Cl8CsfUDw2cpIseVd7wsW33YUApSI16yF5seJ5Gg7kvO9Ubj
mQz1SePG1b0t7Acvauc3oWgipq3MJkQ1LxaCnUsl9Bw8Ip3HPEJyuxgwDe0Q49Sd+SkRNDSm3tpR
eTrQCshCQA+JNnYJPBB3ZNby6BaWXZIrkif22ALmyoHsyuQmJnpxTm8cuVnJUxtBs0DQc6HVuF9o
rPRHbyCk+As3CVOflA8USvdLalHJEYIMIo6GferOoFSsqrsZ8lTXF3eZY3KxYlmnZWmmbDwdaDgP
eKXj5/gIsp69BMyiO565rh7pAeOP68MiYVq0QY9u0OdCCaOQUXu8WcwvYI5yjRBLEmjZC5cGXV9D
xtWSDRMqGwtFIxiYEGMpWEBvx5pCPCOwr4IWBXa4NtEYkzBQv1egsEFe+Mlh1uRwMhr1qyLOJMsn
0yrPOI3Bmh2TWZAclGqr81zD3EU7mvl7KhtCegnTHQSePh3fKG4ydkWgxDGd+l3cDVuszryxfUWM
e17GxxVXlRKA6S2NHf7Y0z0/xUbDdmcdYehlRhYou6sv/qsSDRdmhr3vcFyZq09gcp8yDNh11Egv
Ixl2ztOpa5u8p7GvQcg9i75JK16o2g4/JKSTsatIKtlSGWBCYGQgiuAbc9AEdKdE93REP0Yz6BQz
SGe9ucY2RLqz6XG+cqFmCeAYScbJ8YrmeKhUCB0RMrmfwlDyMtJc9NJhBFP/MEtG++TtTVqEHeTl
8em0MYPzJIAgyw0IDEs3vaZ8wxLe7fw0lFW26Y1NCv0hhyVheo7iQYMavyRtyBlaU78uXqfIfvrt
FkkU53iqnzDsipvd40Gk2oJmVL0Wen0XTMX6wcdtw+EyLQ1QkMtcGWRuDM5SGwlN3GqOvP70q7C4
ctyZy3/kQHqVfUQoUn+DHmFNuuGiP1GtKz7gUD/fz8zVk8OQF9MyZAWv6g9vE0p39sovP9MeeKN7
vHDWzXPk1c9ei3aqJp59eB0aBjPAtE9cvY+Xuwgb8EChptC2pksyVct1ZIqV1GJDqgXX2GWCjebx
b667SoE8ZES/pFsvrXUH3iDnKAo6DFnG0F+hOi6aFKSjWzXJeMxGWpTIsZcVvrZ10gI/m0k3YacO
Cnnmb0lvixIn8IGAa72mHWBLuXIaAhyAyoZsE8hVIEf3ZPtfsMtrOhRGLdaqj7xLm4bKiuJ9Ejlf
nGGMJW7V/hw03Zpo9yqpEZULP98e4xVn+38/cAcGo7Gi9uVl9j/bRwTCc9bhoX2oHpdsdBebTenr
97mPYEG0YgvB+PoejofSd7RdxOfxuzuXE1BU0OLEtJLKrH7CnFQe7Q3xdYsd5PApGPvBIHJKlayB
kUv+Z5T7bk7YWp0UbtqjmSZmO6kpgrA96YiL3hAuSmOhzz5S2gtZRYRuYNY8H4uBS5I2ElIC1EDM
mwACdUiHOL1NPKHpHY9EC5MmEjInqMinK0882BNlzKqfVHv/U/WybXIpkUw5TKERmqtHS/h7poag
qX6RkcaGBnIRrrveOR2SWJ+NUjKa0dVz65iyFDwdg72qTLOcWFHMC1bxVX1cHxHaqGpEuijU3fCZ
64aFsKnZuFpFjoDQ2IogLlbswgBBTtKr+QkQm1x7S3ltA1Dl64Ca9s3LHRbU+IHUNzLNakKi1YL5
+hXpJ+ybq5uEADCD0+vWZ1gjGDzK12+FPMB9p8o2fHsZOTNEqkLKq84NFsYWRFOjpeWwFUfHBGLC
SgKMaEureFImOCjs3auag84sV5L5qSyY7/k1EZ5xGXfpT9FszT3Uqe6YhJDTGYpMgs/dcYo5yh5E
ECYXvF6nWMuHaJaOiZDxN2JFkfN3m4/YjM3bZrC9wIUHrhm/aITR1Wf50y6+8WzVUKSR9m5HDaIs
8435tr7ogxQ1wT9/27348cSxLfJa5sxScoJxUzwaSkkjOhy5nOIWncDQr7PoSzypMVsUEuxp1WVJ
CC/Ox/J1r6jSRi69n3uJ3w2Dph7jCB6hlKCkktbV1Fc8iy4eYEc6g0pYtGh5qinkaW3D/H3e8aMe
pff68oAFUg52CYxOaQjeN3XwvBK52R+QUKF7aDQiL+Zc/aCKneGjN7y85BbMwFRcWYUt0aRp10t8
HBUsl58CkVMATH9OwT7iSixZPFlrcxEQGo1kpHJOOz5E+4p8sAL0h4A2NFQfq7hzaS2EFsRXvzmb
cJftwRNQ54I83zfTKozLCI2WADboiqAV/YOQbZy6K/4Egci+3YsaKuR/lJ3ML89HvnjawYbkAIsV
ra40GpTScCaVo+1A+5qfLoYi86SKH9ZXBepjbW+93R4FHY82neTHNRxNbizedMx6bBtP4dWnVBVN
V7B/itIWVXPkPL/uv5iQzWcqw/8COahQPXKV+grI48lbBGud/+X5F4VIFReaxEXLiXFO9Pmte9e3
ezcvA361S+YOXMt981LKzbkeg5p89vG3QC3yM71ywjXmt4AeRN1HKFYGELMFfYRCaYufqPkniSjM
+B3cgmHYuY9pTM+THVs+m5+42sbx7jljnqH9Pkp1QIkO+bxIhDSjIRZg6M2pJsr7RtSSipfKkDKF
kWqZngWXU8KwK/7T+8x0qzMA70ziJpGK3yAmCJORS6hPvHRg/qDlZGfVNEUmQiaHMEf+jO79W/KJ
MgQrJCJca87hW5GUDQcuFpGK9lVe3eQmw3TczhjrCOy+mHgiLyin4mWKMzXPUVMvfX0mnylA2wwZ
tpEGhO2GL9a3NkQLqMQ4snB3cr450hnddxwkXcDP/dhpuZHZY5UfszLU2r42XIJdLVZTRJ4ukr8I
FccBSu2MhGKUaPrB7+4WKBYnLYTQS5BJBLz1B3g/9UXx1nZCPULLRhPpwxi7ygMslokXd8Q9O5f2
8CWyQPOmk6XscA8Addi5v4f47bbBLgtIN8YqEILSguRCodSekkrracqIx4okohg0vCP20VEJWVrq
yP8paY1kLRXoLMwxZR4RmVsGmcjHXmb4F+LzcZNEh2Lp4O4UfipUooVO4ua/UfmbG3RbC7NDDmZ/
4bnfu5r8JIbPD+2A2y8bduOqTzjzN09pAEzHe20AjaR2u0sgzGGr4CL6TOgEeRGiZLFbOKhEVOLq
VS49oSY26CtXtnfTjnUHBY01psWpUu/4mwMpf2RqIFFMZWeBjTfwLQdMsg9Aic4LPHIF4HZP/h45
2tHqQCrdhPbO+IGc/+lCqwTF5w325KBmHnsNoeMTioZmV5ZRH/aMzzqQIxtiYXqcTpEHdzlB/p/u
1q8DqgImTqgRPT0J0q9eUh4B51T4BOIOCEl70H0LAp4aTqu6MiuuB8uPQje5lQHppLKMVs80kp9B
Gx2LjG/uybB1Y+JSvB6eDSApLAifvgFtH9sALnDJ2tL64bkZdXpi+DRjcJpCO0aUwNN3Jwde22I8
j/js0CU/dfdziI88VaA5qxlO5y4RzyosoNGhTsCBmlU/GMbzRkHJgV4Wx4bsu4IAde9c9kbndj8g
T3payF90s795/9DtFRlgXwZFK9Etq+pYrGg7TJXMT8ql032OOL2ovNWFOo5M/AikPCaQ/AmUo3Hj
6c9lq8iErkpVENQ4JDlvEOb6NPQ2toqoMbLUgHLowhmekKBxUBSKoEqrLMxmqH0kO9BgpO67wqcY
KkYHRI9ss/DDJwmHjDu8YfS48Xqh+dEj7ZiBpnsFkpdvpSbb2/gh1qyJGMC8NkgydcFX1jrKyapz
W48RXktfhcblxeOngzA9WZCEwFowLM+rr6T8jUQtuELj2pB8UTBHQ+RncTzUemB5Kj3joxZ0qjHw
ync9qcDsJptMWvQ7cRugEMct6Xwmsoh4p7ok5VGB2+DriiHOdVo0BNCEM+7j9Qg6kXN7hJjNUoGO
xRsudynCi/EdGcGZ9u7m0DJCHvDPchWbkqJpbSuiJEyXQysZH7ea/vgnzhFCzNq6c6mFjuMYSOGI
repwOhbhHX1bIOLKyOcZ5i7L/uC8QUawy/dnheB6ZCiPLl+QrjESIlcorksDTp8NBD41E9ikrkVE
HtpOHmBViVlXuf9SLjlt4WeYYqVS0LlmyjdOcctvGMdurAGpU21Slzot6Hzhcsp1ukWdggyHA/ET
hKQnkZSKhrYAE28b04OBtQiMrv6mIptCB+aA7GwZc5m0S6K2K/nmE8HN3JLM0N/v5SN8sLx6DrVH
qTfx1/U26SkXWZAg/SPJrZo+6iumMWE0HUiYvoqP1IVkvV8PwLA70087V4KPozGvP8gEIjswjwWo
Um7dVjBhzz4UEGQhZ91Msl70rLMv9/XCbkVPezcfgvl1olVIS3Yphprj1f8WVU+NIitAv0gAivRE
m1VS8n8GJ9MKZh8AnO38yFC6A2iwr0y6DRPLLfs5aOzQFb+6MgZY0M5CFbEM/VmkGPRNw9ZRZUFv
ED0Iuu+P/2T1gYXD0EQn/cIw0jmDa4Ewuw1Bl52rPs0OS57/fQu7+QA++Bs1flWZMSv++2Teyfd8
3SXsH+LH1F7nziBsnfhy4zHBLcuNzkGPqMqHixvF7CJkpKUhe9jEd9gd9rot6O3Wcyo3eSCb/M79
mK/MxYXRbtGORgPTa/yX4bxwCkSSABQawz5VG4NVB25OfvcN4h6GjpOVxYwKrfPy0x6l7fRETB9K
vTwyik8VCcsMuip9KCAn7grhXIGE5kIbEdWe/eN49tLY/7xgW26vr34j3RYRFi6xAG+g1o5+X0Vb
k28CJlABhD++PZaxQocuvNceX3bnE0/L2TNcQA+xL8emzyO1T+nnD0oY8RZ1zNW9ckVCAzxrRHBs
ZXeRKodBIpnt6cAiSHSd9hwCGv8q41FLAwRYMkgAblziJTRN3io0pEz2xlCz9yxBw9+6zIEt7/TL
tGM1uZ2ms+Kf5j4pT9DNayjvvDvKVLRjPPPJIIPGDYgQ7WHaKdD0OzHF2QHbE55M/fNjK/xU+qbw
Aa4W0S00kFmtUx8rVCafZ4wuNY4YnSGDnSwvRB4ksG4MPNBpiqs2I9/EKHNK4S49VqDZ823F/knS
cjwRH75kavlFz2TLQyYYYshjlKfb5IBgiMDyDHrasDVm28NA8t/au764ywaarB6a5RcrkhbuGdEZ
jSF11abeOXpuuuswqoBpCCdo+acz640ZFxgSDZ9Kmiz1sNSSkmkdhyP3/38UXXKFjH7pHnIZk1IV
AsZodu1PG4NTgkOliC7f+Etv4vvWcCWvRffTslC5VX+FRO3lGr0c/R7KFolo3SAuBtcbFOQ+kd9i
qftP4fHgOk5MOWIqSLNI7LIEoa0a+tRlC2I6q5pDIWewF0Tj9xtSQukyygzgOQSrm2oe537sMUWU
HR5j/Y51wkXDNTGp+0/XZEK1BgtryXdpP1xnmPpdn+LOuTgtmD7KeD7SN+eamZGg4t5ombYA6Ejv
W8q7kR6Yn6dkIHLWrdxhxeexLYcxeSsZSWDJSsV5ps4+qmDBC2nbbUG3gueX6WPhLLD8QoIhpsnz
sK8zwaKG6p03+nwQn3R4y6HE5LEuDafkkaKU+KuEBpopA5aF9/haSfvtnIl94uVHZ/nLaTCnzdO7
y6ehH0VvXfGgMNcuVuM0reXNVQzqKt1FovfntNm5LSsOT5+91YhHorM3mNobkhSCb/nmnw4zCMta
OHi92LOqH4pqfPReIgVvL8td6tmEVnHmvG3Wxu3iLSJ3jWqLCFK9VKuxydagnhqlX1f6e4adDtLp
qLdCpdzmyB6buPDdMTpsaj+Dsc6vuwqxJ+9hK69gTk0vkmbSj9J7h26MelFL22e6qIg/43f2iLD9
s2AnnATYVncrunp7/KClszA10e6cwhBZAOf7Pv3UnaD4ZehRy2ukB2MDPtAM8ToWWaohbvpDS6MX
gzHynEYfc2fjesQzmh+oxgQA1BOkUEtSTAlUI4RnMYhQyJyhZed48rzt4PK+yZKZhaC8N3HpUIj8
uyzIeTAX5kSB3h3gyIaZs+8k5TRW1faU3B+2/emck2VXB+yn65OeaX4Ru128u84FEIEjPj/nVMAQ
aqLvOq0hBNiV0i+2HCyVHTWi4phhHe4ct9NkqWAKEY2LbXCFBP7CdMzg8Ue/32fWs8G9w8calxqV
VXUxCyZIGANnOykDCdAzSYtAs8XfIQ/82DpMAAlbDXevw4KK5oejqUm0oxdqOO6wmrMsVsiJgPWa
P/eOOKXuP3j7AaVO3Sdh618fnJso66SDi90zf0OuD606gi0IE6ujPymrY5G6qn0EQO1+pUskulGN
CsoHhcATWfyI7w4rCLkJ7PYbXYDLDfXKD4x3GwOMksyD5tg3ag9MP/GHNVuPHPUFrjAIBJhwDZIo
NqKCoGr2RdaiCfnqm564yMMxKLlqha+H1HxksjEc9GMoiQ8ARhu0gYJMef8e+oKI4+jb+C5d1L6H
HBkdgOmJ/y4kW/yBn6yNPnXpJFqwUDq9ijmLT6+kcPNXkxSWjtRX8fL387B6Q/O7VA5e0wQ63lKX
JyKaEiFeayDPgvUZRZDKJWNEANj3Ex8DaJ211TGgKvEhELN+EE/P5iNTgpj30frZwFu452uuugBE
xd39TY5Ho5esuIVwsejf5MvSLQbzU2fzPky5iqRvzTxSSQRU3molj2uAa+YVJ5MeF5YN9EM2CiEd
on4YxjmoRODmVNFhT7PFqKbRnR3HMXfqCK4a0vtOVnCz1B17eTV99BbhnLut7SZXwisRdj+0A8JG
nPskaXxJNnW+yAtokjIhpy/IEwoZBTDfciBhYOExXZEwN6AqXz5wF91BYF7jZIkpJ3z/IubHXWtu
HFW/h46oT5zHLASOpE/0l61kSNVLFc+frpj9cj0U/jBrByrCzJyS8GvRBGMmYJOGHAJNMUgXxyGk
CYK9sg/MhyNKs/9mzMjrUMJYC1qGBvVdHlC164xvKhZ2S2aTtHHFonGtXitFwTMoBU+1lbIOqW77
CwhGISTSY+xkinJlvM1UkUuGpuIfaBZ8KuJWE0S/gPp7fciN2dV555U8yJv3YYXEtzPr/6faKDLb
dZwZhg4Krh2RQK7BiaD1tG0jrRY1yKZbEVIlAjk3YWCZqiiAFPfNMki5DY/9JQrbtssjcioBL+j5
nUUrJEkg3sYviJ2XTXUDjVSRrMmyO5rp6QPQCBIvc4tHdK5RW2zVaSW6abhXlRGLDGm+903QhwwF
hNMFbHPLC++YC9t4OqUcrlQsflD4Y+PhGGjZaBrw8/fekBFIpG76wxWPZsjNWmi/7x3UkycfxycJ
mhpbeMcxeeujKxOSXFcoqWAsX36jsgyhgOiogdDUDm3IKGvUzE67vx5YgViMZUpxunTYysUXkW/5
3tfBfJA5AoE8f7wa1kWC63enx5zj/92YuCFId+1nqvk+1/8Ut+EZgMvsscJfHJPp5X01CGLwwJmr
crERzF7oaXysqwosUohVT5JaTAcbDKvx5cl5wuv2tZOn+HC5zETAwmub2gTPUmmP+s5+CIN7Deq0
wchNKzJ43Ul3/CMt5Zqk8K1T46pAn+jZZ8oMobMa7fSP+3EwCyLWChpp4pb9HbTLC9+KWQUfcrBX
ctq5olxH1ny2RRT0/F8lQ9p4JPGm1iuPaH6II8vRoR0GICSJeQBa/v1zyUk8G3DkJ/myLMkFoGYC
e24ZtVtZPzYRQGqYrDm4gZYz9yG1sMW5I6GjtcmeHtVA4p0vQOAA5qEFcwEAOtHBKsfDRwBd4UZw
zIqdHeRnQC14br39KkQayTyJ4xuJRwlAx5b6xLJ6FAExvp7YEtSyT7gSOLw9W7z2LpS/nxPyTfQg
ZNPRPIfvL7kGg7oPmZiKKar/BxUcTHykX8h0bMUMzsYnCpb96BXnJ6EthfjzKutcEH9ROyoFMa9d
LjnEhz/P1+qdNQ3OMJfwkeVO/jUACV6TaBYZbYLCueOKCdT2OxvhmTrQTIJyZDy4KyxoIJLuwPzy
01znWBRP64bs3VKG/dv+DNEsVFcXmz/SgKBl0swk/0L7L6ceTalDo31u8iy8Uhah8UWLjWEsJIVW
ui1Gm/NV21Nc9mSofEvv2Kj8f2s6cepMpzqA2/li0zbPvPnvcs1knOixkLP29aql92PqJv+4yik+
ESGpRUy/Ue4zTdlI1UlH/JY2O7lD2k4DWkrVEHT7TLHqUNpPz+2X+GZWrCAkWLxOZs22pkXQ0x+R
wq87lGgUQYrZ3EBosMRB3Ydhs5IrgIMU9C11yubOsNK8zNtAGamSEJOugfnuiL6a9xxVBdhqKq98
G72QDcrT0AlG3XfqtkyMDcXiRN4Ntku02jSdiBe/wgiaCEp3erxhVkBO9daoD+C0aOr05kCzAIoG
lgkArsTcshG1B3sW6FfUM+z0dB1ACcmr0p4iEqSJmM1YKOp1rKCrTBUVYpx2skhqmXizUYvYEMZH
USSoHgkd9Uwscn93S/68WuGOmbcnOMNQZ8Qgkev/UJ8PvXcFhrpoxuYAzoQa8Iqbvp+2euVhtELi
UAcPrCWVG1jt/kFTkLvILXQtZFFYVEJfb0vrPJ46AiTE9kqlFthAACqj5Arn2kpntYVsOKKzRECO
XqADKRs76LEVx2Gip1ibylzJwzKTX2FRSihKQ6BQWAR05aqB9tjlHkrgii3yyhwWErC2+u/LTEfF
wSJjnbcEWFO8giw5lhpyakrHAoWS7vMSHiHHTwK0RH7jXPjMG+vBt+WjgTsTQaEkz+vmd+0Z/Gxm
8OIXVIPgz182WqGBXMz9tSSA5J5akAqmZzHcs23HCdCw54PALVlukVOwl0fsMgQSc3KNBDSHQzDb
k51fsKaqKbMSBfNkl+5V8QSPCE784M9ToQwXSIJSsg33zfUGbC88B4veqbjioKjYJJJMeN5p/Iin
6fPnlveRD2/UOE4npXszprVyM5p670Xfx3iZLPn0DGABh9CYpF7XiLoyUE612O3TODDkJvJd4BYw
8Nowfxd8dFuuKZwKFShUyO47Lxu+A013W5oDg5AZs0S6GEr0VMRuDUxfB45i1a8KtHC0BkEgS7m0
h097UlajwAK0ZiPnC23c2XS0lGTF49O6ImcKX3Y5dWXPfV2luu/CKyOcn+NtdC49bQA4+gVebSpU
UO5XoEN3N+bYzsV/9NAyfPh+ybQohFrjMFcgcRmETxDGbia6z+C/4LgAris5vJe7F5+f+2e8Akxh
cEIh9Y+BI9nJPKRre/oXeU/5i75HtBOql7JmzvdGqEnpSlxWz8isT4Fsvr/lfA71Q2ywQT8cnQ5m
l0z60eVdXs0f55utXA0YN4e94/TLcIOYKTgTyOYkIoozar5r6UEgK2yZxikhcHfJ1XQCVmXP4AmH
GduO2bQZl3IHBD+2RwA4ClLqtMCkaFzIScTHIUhC0B9WH1Cye6Acy9Hk2JzYvB+whP8+Jzw/SVxn
oDFiUeEQInelS+hKTjUy/NqDmcA3g+1nni+XrSOrqMVaNTXn6j3FrWfHOU7bb0RG4ipFyZRf5em0
Z6BQpHjExgVUdap5vDwZo2Hi6oGX5TQh0rHWpncdVg7CMAHEe84lZP3Y3MMUxK5TM082S04iNwPD
L6tAHN93LlKMv2rk17qCmez5uxhKCXugt7Oikn6yq7GIWpDbLPxwrDg7GGZQxlufeh2AnS2F+ARy
ZQ5hDrcCVODJZet6TdU6GfrxPYJ+7LQYTp11CiaANF7YGC2v6eZ6rbcJCkNubeWA5YWTQHKuOD4d
v6/DzDUr8jNZFDEAk2mYlBFlnxAk6wxtLDpeZvc7RAy1ppSWryo04CCKEbjIWcsAl+jCdG61Nt7N
BbfZ7s+6jg8o5ONHH2mwYkiFb506Tra9B7zqgW0gpTCje2DgQhJHaU4SAHBP6wQ3OLVliHCtp2bB
D5synRUpqAXCQ7qV3Zb1wwO+VoXnZQxkSPGVXxmyOnCjSRAKiCHDMPqfhgEpswmi4p4jgYvBavh/
K5yZPm3encNI5WpTISZ30j9vM19bp3fmBhu6P17ZnaSAb3Ia7qZS3xXh3Fl9uA0XgfMiOsgXkHoQ
reiwBJHCRR4u/Kxx+9ROhl8uHiJNSZNUR7+gtaZ2mBL5d/6LvtFcvuNKMGpss+LNkUHcyvtXb4x0
taO/Enfzzqj2I+P8mY5p0muaPdyqwFVLmOQ4Pu9YWw9A5ryPBOfkrholwqtxl7DiH+5hHjKcVQEM
4c/amglPu7l025ZpDgrBqXWw/2e7q9rdPMjlribKPHnd2S3VZW7uWC1w/esEIPIadyzbwYCpY7er
NryoXWJ6gneyu/9D783/dHFtR7+WCsF147cVCjE2XmQDnnquuNyFHPMWFRd450N5pHTrS++dM9OS
Dqd4jDvbWDcGh3kufCa6qg+m6xggcEqmzHwnFrTWhqCQB9poRwZ4XxseRtgFCbRj4Uu3sIgQ1bx0
eCjBqDtW4dLf3qPgDNV93n3PqZ3ypP+FMZ+3tLDFjihPCBU5DllMlDF8GWssXqHILb5G/kbWMUxB
kITdkb3WTpRyIKAL9wpGdQv/D22pz2XOvgFYt1UQDCzyqshlG+1nL5NEHA/8rWsS11LcVidm78C9
zoTCmrUaDg7gTvdkc5oLaRHELQUvUGb+7N8G+/vOqUeOmW0fHLX4RJeza3hRRIQ6k4kysh+U0S9j
6g1ZHEi9Yc+gN7GQKZE0q/ooNoSCOHaAclTdNObvW3wcvL0R46QLZbWPVix/0BXeEvpiIQAluqaR
gueAWptAhiapbLnyVx43wcIw4WXNqg012N98dNkXqjzzIjhbAVVhC08M+D7ZZlz2QoqqPLJprkP3
g6ebpEfAk2toc37JZclv96obvibQDF83EHngk+ad1vU2EHaW+UPxlyeOmPUtWB8IJzHsEOjjIicU
tUeJwKzS5ASKoArRaH3i4NeC1cWPW4FmDXH7OXI6huSYcwPpwT2D9qjnIEGZPgN45uhjq41t9AYc
iYawUt2AAtkCW4CBkGB/m3yla7d3gvef55pJiX1uSqdZWJj6V5Lkkh93Ttqo8TwOE8lEqSr/oHO0
sKQ90uOXQte57UAp0yrV9C606L8MFAL21iWTtH1umhdggOdNxasIUw9jw05vAL4ZP+MlgGiUhmYy
u61ZcoSjYtSag5HwBBllOMG1I03KCjgbovtOmjJ8YeC9PvtjSESqrxhXfB0f4l0FPrrZ3k1BPaIR
s6vIm/WzXqSyK85kMT2RGERW5lw98zZNXTrDfBsqbAnMyZuRYRcdeyCO7aENQssf54NWfEKGDf71
hEii3NvdJ9HHUa0yRICmrEMSOoifC754Mxmx4Y2UxVUxgz10Ts+YDExGg+rLXElVfNKcfQTP4DAV
N6XeiYHef8SZxpDyJ9LSLe6o9Zn2iZkqbKmtb1G6qPnqW5A8Fn/w7ajeYJNrQZhZAygOtjbY6P97
9BqCTU0K1l3/Egfb5o0kfBs+1BOmnQTxwWqKxPTipPZm15x5Zoji64qvuQZ6Gl8CgKyxlxyMkv5K
O7d+BRM4T2JDR/A4fvnid7XZzFtUe8xxGGo5keKwHv54g/3n1nTJ8xKeK+Pv2n1MnSaWZFpVIe+p
YeoViqLUMqNosB+1xSNDXzEyV/oB+KlwqGCG0kBWUyxRHjQoXuPBEt2cxiK6DcIsa9FWoDMef6mJ
gxF+vTM+0uRDjhWitTBqh4ObCsw2fho4kp4Il4DmIPEm7KadMVZrN08H4DvU0k86qeyEr1e6ynaY
z5JAbdh01Jg/0igJIGiImaJ4rbmSk9k+K+aMkHVPzAAzDFXCmwiYu0lhWPPWSANsBfPMLcCYQPYD
RBt9Tfz0VlGWwBRqezajxxizlumCETqhKs9BWwTKth52OgNrhiXyK1pWfzhCAR+Pmemwp7Y3e/cz
E/mpK6fHDexhFn/zpkBDBg1lq9pkv1rH0xL8t4Ib9UqrGjaV2I99E2ABrf3NwgXRKYfa0lc463Sv
nlCpTFdSqRpf3aWMvNATJSWr3qKd7ZsDXtfO044oX7LID63VdBznQK9qMMnIyIWegORG4BxLr4cf
fIxpmsSErAk3Oh8TTqIaE/gh64y9Ro91fU26jOp+XKn0sVE5wishIgCVQZ4IYtLpYZLO1+ab8PsX
JC7Idsye75EKo3J7tRmxoeadTgvAU8/LIqE2AfSaNrZlTLhrxcrl8YpsAOwVNwtBt/1YEXM8AhYF
jXgtMlncc7WhNHupv+X/GGwstttA1DIPTS9FRLYhhALoJUfFUsXR4Ot54+vZiY0PyCDELdqrwkXL
CFbnzKTAn+ayaFFTIb4D9bIw4fYSnMbwgcpA5NRUZP5Gw+Zi9q+ws6aY/0DJ23RoA8iqwSRq4TBs
4SAzONZj9Ju87TgkaT5GGTFinp9YbOvp2m395VGlRWHkFcvjSgVWI8XQ0li449f7AaVCcTvV12/6
lXEFhQuMGtdiynr3PxRTrWLGUEAR/2KaaTK3k0lljyPM/SxoOZG1KvpUOUloqGCl8YqJTaTYU3Vr
Lk2SG6yPIxPKm0p23GZFFZtSx8xUYHAI9SlXl015g2FVgdlgwUqwFNNz8HnF38xsjT3mdzeBeP61
mHZdZ8SW8Usik3a2Rgb8UYcw5qDuS0bcIxi2UiApAnuFvkjRWWLzdr0MUN8W5+GpU/gFK3R+WbeK
G0TinIzzrMt6cGzT1IJpJ1az/CJvC5D23x08zpdbbyEvZYN3m44jZhm9taqDT+Q7X6u8S5wK66Q6
gNn8w4qhDk9g6ev3X/1wxLWQNUP/rBO1LlMFhOb0HSPZ6G4hfur6BvMIjDtP62v6g49P1zQHEvW5
OaUI33YNCXxl35v3Vz8ocvMYklYrY0yd2H0YADdeUJ2HTcFiLRvi6ew/rpPKrPmlvDFaQINDmG3l
rJ3G+Nub6ZWejtqMouXRvLgfwcUjsYpSzUBMPgYY2jeGlh6VSWpio4jT1KtaZ71aPzKszpesBxjK
1GQFaZkhY96Mfvhj6ymtq6OYITZt8hBPt0P84SR12oiUdVZ7GjMMY03+tzTgVJn0u9gJ6+g1yJwh
DylH1tUDud8MsV1A0uK5SfrINtShby+EGjuLBYs/SYX6ekPC0VQsd+hkJTvU1+GekSFwpqfJSvuC
JdXV/ptWSx4E1sfk8cd5jrEDrnxJ1BI+BQ2tsYGhyfsDe3VWGGJTeU/HGllFZ0avWxyY8oOLjdh+
+SmVajJDDkZHg2AvlqgAY7d/ZkKIOBPaGJmtYbHhcaYr0QFdZT2LKXI6eFkfq6AQ2NHpPV3GsjK/
I+7WCYVAE9N0sL7hbkEyFFcSwtnOylJBY/p98euduqxdbOC+lKTXTSZT+5KYjasRyfGv/FMgHWrd
V8GOLjidyGi0bMmO6Pfj/mRGmlLKWTcO48/1yzPqQi1EiM5vD9Z1F/SaddXQCcyhk3S24hQ/BA+w
mArV26QuQidKb2DofQGVdZAikgx6L4hFLJbfgNIrbhU3/0CsxlxH8HoGKMkL7cb9ufBPHuAG22nJ
/gJiNjgvpeGym3eK2Zz0rahpqW2rxX2s9iui1j3F1WgbVkzL1m9AXdUXP6eI/AI2uRUrDTtuA9Pa
1Bpmy2kOQB9JrqFfBWPctTpwwVrHrZPN/+AnKGEkoNvZzoHpRs/zkHxZPF5QrwSopCwNVjF22pxE
Uuu8R2DGrBzinZz2rcxP0FMeuHCERBiJ+5dj5qwDY7vWHGL/eqiSHHsEZi5zEukN7FPFDJDShlyC
1se8VhsdWKlmdDBDGRv5FqDdx7ykSV7oxhhDD/nWYrs+lJGc9yfC7LtK2Mp9IC3jk8BNgQDD2vRD
/dcrvYWj9ZHZalSfIELWWb938YNR8p78iE7SVnx/Qo8P0FibTKxgQnuVHw60ViwNXGeLw+uVfml7
xxXz21PXGB7VpAgiM6SKpYypoiuabJh6yJfJehq/DNIl8n+pLliG1WGDyLYwVHIMIu4gz201C+Ba
VDJEYDIGnoVVsW6h0htN8PRyl2UEqBvRWiK06jdSc/R+ju2JnFzKWwbfIazHRTXUErxYzV9bLW8s
e71wdxB6dkPTj6GhACDCFjdOuabojkMWjeGjwubyF1pQMgsjbw79fXWNLlxvn8LuF3F8LzrwajkR
oEt0vTRWpCyayf5viytMI67ycY6E3CsqFjZg06QaV4NEO3xmtw1p4+R1AnO/rGpZU1qhJWDe0NSC
LCkLiPgLF/HlAN4c9FXvQgm3W4GFdQJuHTx4nT03lD60wkoY8LWIsLULEgv+jOxWhYdU8ug/n/dh
xAC7KqP5mVUNwYuf/jiAQeC1I1BLygRZpgnu2wkwYJjXG46GTmhpTDsppoWXOgA1a0pjkERa/qmQ
5rMDpw8Wk2hgl3+K4/TZKC+xeU5m/7U1MevRbDXxtD4/gAe/XS/F6ac3FDebIp2i8uFx12EKiZlu
sATfKjLCw2tlxPKfiJaWs65PlZnokAVBl2OMI8wqAMOT1yCfo8/veZEGyfioad1dmG8Q+GcH4jW8
WV2GEy/ipGwmS5aGvdntf+EKdwhaUxTIt0TnANvGLQfjLuGzBcJQ1TZ5+RlySqgu1Uxv0iX1oHV4
pkdONoSoiic3qIdyUi8iMHFxMnrlHZkOfJZzgp8f0dB/vXzfwSh2xteqccTx7b7ibuO4yLd5GwBl
7jpe691lBLw1fOViybiwO8bYCHAOThFUlgpCCbwLhUx4iu4ZYLkIdQzOT1SgTcnzgPNvqON0pCab
lhmHKD2S8462s9LRA4HHD5YLyeGvAZtMduhavrzIONmhfylWgQbtDK9v3sXJKbjo+f2thYXmuJ3/
MBGgoXzRtfd82TvibL4cMwBFwVy4edVoDn8Wit8Abt5oU3Ai+YX6Y7SfZhnhMp3H5VanA/eP2Pwp
w3l6j++DjPRw4sWvf22u81f38Bi0S8X4dPd2PnIlAUDxKtxgT2q/ZWS/prm+pqA9lRmRYC7gj1NK
8JbbprRxVQ0ppA8oKyEedZ9gocaLwcD11c/3hT8t5LNCmrr7fX+Q5+dnfYGxCiqW3s/bP1Z83f5b
bAdYbAoUdtsDYKCul3RwvtL7L8rnB1RC2Xm2/hP7QlTSOGlwQAnxBJEUws3R2LZOG4lvy81mTMzr
AHSKUQXnOTJV+eJzoZuxmPy+swjXXmXP03EfVxvoEODbTvb6uNDN8KyoP7/VmYaoPvp9TKPSmrEz
b+wxHjh+OxbbbAgwwMERG9kiQoIPFmJZ48AlPPl67RUHEKIutaMI2+gbu36xQSlAGkDlLZVkHwKw
BDYNyjMoFbtb2EO07wswsClI2Wt9st1DOKk41QRmnSqHVksYWbRkMA2/tauso0u4GSaZuyx9dxGn
reaObe3RcrhGM6ocM/ync5oC0dUV2rCYo7YsGKe8sqs15hjRiifOQ0ct1YMz5RkNzA566ZJdMC+H
6btkCb8x8Wi9d0pj0i17qiEKQXMlDWW95i2PheZAKYHYdUT6GR0EVgJ7oaTPEdh9QkttkVFKyhTW
J+KCVG7S0FKfchNBWTNooOHrgWBtWPB97pWjpNZhIqy/QfGbg4+MC23LuhkZQsoAzaJaJynmx9Vf
oeF3JQKmg3YW+zzibQfu7L8MduUmzkDXUc8AxcMjD8TChPzDaEO8Yj7lUXe72jcj/0qBP/YuIl1l
QF29kyOMl6OivYfKQHN1FVoUhheiSBbDAswv4GQv6ROUu2DkBACUa+xeNr+FHh86xv4WgR4hQskz
o7/8tyQA+xPY0u4dy2AYWPUmfHohCasX+rAH4MZ5kexHTHrcwQkTKWZGo6XuGoUARAdCHlKl0zdc
2aRShcP9onq1wlgve2eJZ4fnKBpTY4VtMmfg7DGRabI3ELKejPE7Wqv8X5Xu+YHy/l/BSboOonaY
9Lr6Yoebiu0ROziFQITvfloFvfLZlWqfLZWnVgCpmigH2WJtCORiXkL69do4FpXO6M19kC589AIc
etmc5pwZwlCd81C1Xd9S0ZZk1vjPOwzg4YyCIMXBZcp3M4WQVZGKQD6zwW9YdHMSN7I2d0nk1c2w
nGxDSRnYAJkFdyD3BypRpADgFB7RMPkYLrvmBZqlrCr9tiHGYdmkP/+wOct5aXgh/WoqbLjCfn7f
3FE4ENLMQ52xTcK/lUfwnCVaT+LAU6cQ87W/UKvbd+DO109ym5TVvIjAKhE7YONmMFTDC5A0NdI5
7c2Y0yHwWsp23RwvnPqX0WXvrdyPuL/1l1JvLIWf32Ilv26V+eDiQPSiuZ/Y1erSBSIJ9p8nSYbf
tLLEOZRsOoS2hnL+hhVYKP0BWoA0eVy8VenM/joDaPeTcyFBZ7Lm0lZqOkRAw2pcJon0L3QXpoNX
Mw10b2r/+IF+ATuWza57EnaL49P64JuT/6ukaD9XPiEv1V06Lxc86SYz+znlItYdWLlEHZ+ml254
fmveMVMqPuz5M6I9sQImdND2T2LSBKmajfDvS2HbKv99/UtidpRL5SJQF2xziSaO2XZ52nXl0RTr
UdQW/QBSZnbSeIyl37dNgfzjeZyb0m9S+aU1fIBWTjY5NlgoKRIXrXvsz0Kt4ARR8EzQpDPHO4aZ
TrJU8du/rthAHOv7CH+ubdlzD0/qC8sePQkUMpGdL1sTNLPFtOTo9qG/0Ma9Mpvx9SV71Wmof35T
F44i220G+6563KD95uLcq+yqpSTJQpmZI8sRFPlr1wP9g9QbMjvYCefNqQCQZiH+jY/3P0JX3BAO
BxHbE3CZmuCOmzmCXhk/hBK42q2Se/IEOHSMxweHRf+loVnUboek3mvw8dDpaMr+Ls0yfSOmRXvU
YmIix2CUcDTlbNUysOYLlPVWrllyrxWzxXhK8a0/0lnk3mpKNFd9M6z2OlMCwx/ZAqDpa9Ut1UZ4
qUBzOO/psdSEpJ9/6uxmCeN32FEpN+weJsIiiPI7vxj8keZEYfGAelMP2Jlk50i5KNlWFuCqoSWT
u2c/8JPOXDRf/RDCqfhIWM9WFQP/aVWYEeaunhzBfkvtVtZGwEcaFPDP49/3hTwlTEljkTcJ9u5o
IWW9+6CWZ9kkFOB0Hw8dBkc+TDxszt8TFg7LIf2wKeINh1dzoG4pt1aDpcCebdrUzKVZyIvEVx3M
mCWwyPoizkk3qXt78426nNyLQ9aHwdmec5jZHZfs0SeTeQocvdAS2Z7FNf6gvOd0FbjAl8IAAl7K
NCTNw6m6QaO46dA91bfZP1oLsEp7+w8TsYpqoTuClBA+GKw5Z767u+t5PdV4xSUbY1nliWovKP3w
B4YvnDuFAU9VmS9xQvNxdrSSkj6xPSUa1Htfey3MwEgLw7CuOU8+dBLSMgqh2ZY4Lu+JsXGDe4ce
17oFZceq/+Lsaomg0IZqJfGDQiXn1JrmGjo1U9qa/LQnBv25NWM60ls29m382BRo3txrOYHTfI5x
tGjwC1ymlK5paIBOG+4kuq2oldFFURNaQtH+r15DUHBQnd2qOMEnrSgee72QUXuF2pqKJzGZg0P0
BEhst6TWTnNzC8bdB/46S6uCFaJDFSeTQv3RT3jhVR5RuTdb3gaeNeIJbbjkxnrZX/t20PkroI0h
0PQzrG0Tdrjustwz+Twv77rbirC+Bpa1zIVGQsWhfHdXeVXjQ/Z5qLnyVu64y0cdCA2MgvZ3qu6g
30tLBqW+cGpm9OiD9Kvr3qAnXs4FR8RC0bJzKEy2MV0viUzyIvwq+4pvExH5SQS4bFHUbz6H4GTA
heWrq13//0ucW4aFpOPILaYtaKtI1N5mVfBVkE8g/dVmLHvpGPnggaXrEkhvz/CIt3hilAvY8VjW
Fnie4MVJXdFDdgpFlixx+ElSN2QRC5/+6fENfBTAvdmsx7ANLGBnLKDcLADeeHzS+6+GGytlTW5D
DhrF1nD/ynTiR8uECVrOsITe8GbQjfl7DBpSixs2jUQ39vwuPIKDd9skAZv/GdBG2S8WbQdZ8j/O
hf6WKbaOzN6WBUJA2wE5xX3iH55LjJRuHXg8BXPY7S07ipkoDfJaMn3GVDumANEcKEa8aroGUoye
5rbSLOqvyuO8ACtjhkMtWWw85Ph9UdRzUeTIA/+nho0ERZg8M9wfwgzR8d3J4HKB/g7ad5a9SZZN
EJu8hcoV+UFJ41g6Jyx9I14+VpWSNgsLIK/c//W0x3BJxg1g/VtcVMH+N8ekdMwiJR/1YVe4uHM5
GVzToNCRJufU1jVjJnC1+71NI2+inQRCI/3HsRMGVcOvbVW5+spaCgWa6Q5lUdY/4DJovjAVdUfz
ZflyoYh7iPkttqiZBWjkxEkGRF8Za3V7QEz6t3E1kzfL2RCC9IwNB7Johcg1L4w5GjuXEKODhWxV
7Ytaa+RBvcbI2uShTFLlLLXAomLKvtZyLLsiMmUDTgCpkq/oFbGvtp4evkXCOZojAnK5yR6Kzt+J
Ygc5qnc8nBhdP52ZoHfB7lLqOEGTXZyLk21B6La/0m6LlKeLrKzGA8f+67/dwcCexMWWqIktH3f/
UBXkqsgCSkM53a/KI2upOmB31W11kg5dfBTZaAxs6i6VgSnd32+fogCLby0V8YML1k4XR0pqCVHc
jlOJgVedQ/ld7IibEn3Y3AHb+R3iH9MLnr8gZd2dya+kJJ9M2qWUItg1AdhYsZZO4yiGFCLvNdtn
nHLECDw1PuShvNz4DSVs8wygbbcwUDDH4axkjEp6KxQm7CRxqsBSwxCU84LriAR37+rqrIQiPuP7
V/0Y+v/LKd9uqho0kWPa9vivgm1JIFLo/e3hOhQHCOP+U+0OcuKEgr9UxuuGW1ENVACECym1ZUcD
CVDrBHm42G5K+E64MOaEahnwzllKQAMKUTpBIq19DPbNQbV8ErqFl7cwU/JzohkeTWbvDpjrzunh
dudiTfWULfcLl2mMGtbLc2TrNbxjqSnrRm/dYE8G6cxD+603VvxreUqJ76k/zPa6/Vq6pos9McDo
a5l70oe24iW9iclgxpcrRWYtnWmQZzysq9IjhJLd1+E1twm2W2jZ9lUW6qO0jVVs5086XHtn2mc3
b79UYyaH5wt91K/CgPllNxoSbDJ96lRNMuC0sbuDoHU2oGZ1LR8IvKCZyOdh+EKqdCYVklzhtTwQ
jlOmHFNlREnOtGPc5wL8+NmrvcRLriQNI4hW+bA6sQ4ysUoK5yUOzZ6by/e6PTK0fGG458u14FZM
GCH0iSrn9O1FTOIskmw5IvMiexzvZKkTEEHsMXwU6HyiaCF+++Qd+6U8IAp7HRZqwFT1HgU9R9Yo
ghBSzUg2jgFZd4Rk4Ywn9GoXOspKdb8geEFfTiPqwwvfk0dytSwA/laDdmNrLttyvjhJwZAgKEYk
/SeBz8xnq2ZwyPGvujNB+nX1kVBOZ43roAxwoGORafqZaX1rUMhocg36hGZ96TB/6oaEJGEGO/gd
cV8Myif6z5yDv8Hzz0LNHySZ8IZYXhwbEvy/P8D4jHCPAo16atDXw/rZSiuaSSItzfLq+yhk33T9
IhEPikqOVqx6ERYedjbZ6bfDqc1gdY1xHOdypbT8OIDwyFRFdETK7E0wcEreRBhYm+SwgDch+D3j
u0peBluHZaxeMI4yJbTqElO4VQgOxftYDTTU4lqgRJFbO3cM+7FaCtynFGO7xahR+vsfkDmS6ay9
MOyUr3wtA3LTqZGqJc2B82os6Qrisk0HddXu7jHwQlAw/JjxbzLjJtJtkk1zBJjrTQsa54FUh92w
kqYbU3X3QoBUaQitU853onYE02zlSFvVSJ0HwmDvRNwzsnufB8hVYZ1A4QIdNbVlKbzJ3WeeMO0e
NFaZmcDeGcpFmZsGME9LqONVL5DIazf+L7RjG/Gk7nFxZ8PgF3nUTZiVkKj+imB19ehFpRX344mb
MZyAXsjuFJm0/VszuBdC6Bq1K/U9zxEm7pC3tWJFRiPLVvKNuwPP1Hii5ybJ2u5HwDW20AWKT4lU
ruKVLL8pAwBA8XprJbTLKhH9w1ovYKCyFJ1og7zoD9tyidVumEM9LLfm1d1+NPUlNV+wKOq+CVSC
7zB7FYVA/PJmiiVacvkiWJUPjr6BX2brDbwtOqKqXDctwWRfmgehuAnN+BgPv5sfrqYI6kaBEwZU
ROtbxZajzHBkXV2F1W9I7R4ZNyRwrbvsUEM2m/3aXYURi1LMSeMoVBH7XOcW+Zl9e7rYaibeJFFQ
o2scnuISuOzo5otBqRLsQvhEga/xDBCxqOu7f2bT3HseD0deMuqghofc9nTVFTOMXONr0SRcEr8q
4AecmpPESulba2TONzUE+5B2lQwFByWLv2R6AkEK/EQtPt/yfIyKaa/q+1GEaDNZtoojcvkEg3SA
XXBDwjrWWtXX0VYDTksOiAboLKWAjMeRc21dGepAKFizLnb8XG6kW8ADLb3XPlkd2mGL2/XSYNpt
/LDicEgI631C3ZFRpN36wtru0MJv1Djqd/Uc7oPDK6ZHJKxEuD23CdzjXgzRBEFOex2llpDjl4Zs
uLWG7YpZ0LObYEUt1zNDAk6ETzpnX8rPggz5bMnebGGmjBaDwCBLqx95RIHgUxIg78Oc2OJNSuvO
r2iZqhhC0etVGHysUvxT9xV5H9VpbqeLqnNvFJsQqJBkmabv9RNQsUHy6O2ok3OYsJjPLYt84gUX
zHWQ0iInhk2vnWnfCWWpNEqaQbjiqMzfvh0RRrDsW0reUp97ePwid0xIRY5Pyrvkez1XTP7JRl83
BlLB2oM5h6iRNxTOaEa0CrKRvsGjNAv9e+ibBWtjl8hNI+OnFq1Kz6VIL0ofB4izh/8vmyQOaUd9
+YZztdBbHbl1j7/EAaqlD5y8dIcOqSakIEjiMG4QO3u3u0FgLDkCj/tVZhNiJgp0Jd1zCUh+VHLh
dCB8MY0v9IIu231ES505uT9j9P2qXMHUD1oCbj92Vl620hZc/MQDkGPnwEZLStG+hYxNc/UtVsdc
XROt8yRpxK2DTB3KN3L+AqdofUoWSmlFE6eQalL8lx6NA5Gh1RccuMaLR0Us/5Hnv1QizMx0UFm/
UoQfl4A1jvJcSDoLQ/7Syz4N/y3/FCPoruHvdK+iQTNCP7tPkpgKQaLMCfukCVxYzN1ktfshLeIr
ncpkFq5bYPwzSM4CwwKtpHf3sis6fdN2Dz4HT5TjRFFF5rc7cnWfmRbG83NW7hs9DP33OHTQDZq0
CNwS7LeETcJ7Cs1BBPm8xq8mghIAqwJdT7NugLyja2+4cw5Df1aH7tktrta6rOGbC679UakUjK7d
qf3ymKBK2CJAkU1pOnWxGvdd2Gos5ww7wdNmH3YOvGMaCx0oH5hhQ07phyXzQv6bGlOeOdMiB8W4
AyDJj7JJchXTJMy0dOENtuCYRCOl5SoKs+rYe+sAXgnUsReQ10t11FeopgEjBCZim4tNqMp36c0k
JLk99dZ2ebmGj+xmbFSHFuLIeqmJ6J7m+VVthyezexc/HLphHr81yfkOqJkzhIf9kopGAmYo6nZr
ZlBAKE42HWOgD1jOWZYwuft06breWijPyQqVpz1gFf51LC/3GvnYBuJC4Fl963sF9r9To1UxZk/s
uJuP8nFkTvSH6o1d7ndLzSiIlqi6apxWYStg0aShZPjOaLNVZJ+tUzApyJHYHjzuPTON2hlFf074
TnleKs9Xt6GE5leitawZf8rzzjnwn0GifVoLv4M8ncrIOAma9fn3Q19nQKLMfA0mEgt3bkKVoy2M
/vRvlBuHkfPaIMIcaxI23NqVYNuHpjqG2LN4RnSta3Nf+2ibClP6zmm2xhbf+2TwQxrt5SMNzCAY
bwYj2wGLLZJNMTIFyshdJqz2Hzl9pu016pGIH1/SLcyTBNrXBN4FMfuhBRXopPRTp84On7bdhtC7
j+VHNruJBHx+VYeMQtc/Sj30rfKSDBrktVGOrw0KDQ6Nfqese6jOG9pEplQxgk9y83G6+hBaxQoq
+eDF0UXwMj8N+k6EM6nO7cNTw2ZhNSQV9WhNToChHNifOGMgP2wes/JaQb7W+GM9FhugeW1S5hEi
mO8bPzNAWrLtIUrNb96qo3s5A1lsbkezthGduZaXjziJVLgE6AiFJzBuDrKs0d6UQm3T0mfPwLFK
8XPBivTN5mKdw7IxVB+Alv/eJYHYh39zR9DxbfCPMxadJWze/g7g3oG+dqXUlFw3xYq49ct3UuWi
aVjF/oPMx9wA9V8eJM0KkoIeaukwCn123iLQOi56YOJwB6UL2PedYaRZ5wRYnlwZhtlH5bCHjEOk
CoM8ATJquc8POsCo1Fs4pUdIIhOgXfZcQpmBVMK3erh9fFjl4JL8oN/qGeitfaxClMZ+b3cNCDUb
THbI4v4QOZZq9uI4xxoZsdKcA3KHI6L8bBdVY0EqKFWtZMe98HbVoHQ2GuFkWoxwi3IWmvKMQgmG
+eB48G2uGxj9rQAIua5UlWzfXnfBb40N4g61/Pdv73bx/5FYzs8e84W21/Ce30a81RTdDQetWD1B
shaOwrxAHhq6tLmlOACwkulKAdZIerUofJA66JyFdti1LGF4b+X/aFXQuUlMp1RnEiJdTV5VXKIr
JC2zPHd1FwsZLAj4Jv1Yy7Rfh/yb0bJxYO+eyQuPG6jtApLABu/968pUlZ/RuNL84WPF1+ofvEnx
CbHIPITu9E6eHU8hLmiVlMUfphl2ohKfg1T6TYVc9V3AhgU7IDrsi4F9fNDb747xC/tAeuJJmVvD
WAjxhE0n7Qs/E/lyhsv3miC0Jd5s/XPq/scHFNOXekS+l6i5J7MBG7vHNx/bueZvmaaoVP4S+ozY
FI/d28m1pEQgGzZzaxQIFAHEbcLirDyPjZkKPR4/KhPwFRLwkYPEgMB/q0yHfxVn2c2V++nAXjrK
qDbdTXgys7pKkYvDwiHjXo0Sp52O+BVHVx9NWjEa9lzlsISlpCfLLzxw5vgmWDZGXEXMxjMJ/BTl
HSsyaqXVdJR70CagSRIUypaUxQ7ByJickmsaOFiWehCF3Ii66XSfIWZGye1ab09KCacp/maR0svy
hnyGEp/RuOs8p8ysNlCtxSB7TTIYquhjX1p6WwZFKLLS1B4nkWaXl3hpISiqwYkuu6BGl0JSyFvO
rkDv7AkoVIZiTNs66NMEr6XKTmf5rNiXdQt2siU5O/2PdTQjXPKPIqhKFgXI+x7nFYDU3HyziPax
T9XmqUAVLfGuZD40w1/tAnEXKvaSn61ewlz3v1jrVvqUfa1M+MAjeFs7JzKUWMQK0x2Qp0SRrDBk
5VnJGcuHrjW7vhDgrtoBkJN4UN14LmfFmJMCMHLpVTMgsvZgEUk+3850ZlZN0HRywQjo/MFQ5D9k
pgNVlHo5t5IZCZPod1AGsJkWY5tEMNXIvdkGEnfxLfWMWGbR3P/2qhIXBe+oJMker8b3kE9Lgwg1
ms39ReHyhZD/gNPDdLLQYiRrQ4sZ18KXiO42kFDomSCvspqfplnjuDCm89hllHQr/Y0kMwMN0zu/
hbAtDMaMDvM0SRH6+wyFGkVhph0u06WMRkOExWNRzH+Q630b8LkfeHP9o1YAxe/0yU9ghr0W78Ew
MMl1rCiBSNvlO+WYHbwqaoaFFVwc2mAqlcXC840Co5TLWkj3rvjfqisTitP/NiBZeIxP7v3jO/S3
cWbkkkGyPDobIo3jH9TyOa3uJVJEfsjeHwGui5xrvUY0wHiVabaqyhf1MlsBOFucvshB17FrtDoL
s1HM6sHJLMz8BBdMmEQOI9Im3PwejLlBqvP4NZl8eTttziJL/2KyRBr4776wJYTfrpNycKjxGgHm
lEeBKkD7R7YRzL0+RnjLB/bqSIvE3RKlW7G8nY6zEjy3CZo8FeozO+uEkMgL3fNengYoghvqrfPk
vJ6fGt/mrTOl0IxZcWPGBeZ6kK9dsQDWi8TAwiWhTBLAzurYb4tnpwx2yi5W0nE9tvc+N+RxkeHd
xDcR/rb6UsRo/kZDlV57W3kztO1+bcBA9scNkOcYbcMSOxgdIpcvd9NVhy+waiG3+iSTTqYT+MCm
Kj0hp4e4dLRbgN7PD/U3OW787daEtNoyZw/zti3lKD09mY9d3TMtBC2phs3F2iFVPfOV8lSnzlhO
gxo5OuUPGgn7/HiZnmcA+GWe+TS3GWJMVhh8yJbsw9J9sqq00j7MTPSvj2fpN+JTZk+jgS2ZdGqV
t6Av9XyezCrxhUWhaYZ80CJWduYNUsyTATacKfpoZ2HdMBB5BIJ8mJ2lFYpIny4hb6P/xDFWj4bc
DqyrdTTUJcZU4PeBgxw9DZ4UUckwO0VCvNT+Jh4Cdmg0FI8sBxS6wviUK4xsjr21gXBV1cCO0tIY
09l7atNu0oPlVoNR3wWGMfHvHew+Z4QPkSqrm17TPfpKAjfBIKOKa/tH8UNSQ/GPY+qZUBCSSvGD
Ln8W4avTVHuhh4Hcasskc86C81jgvf35chHb/1SQedWdxdNY8YJIi2QfEdxsdnu/efQjKGe8iK4R
cGKvAaI8Twf25x7ejNCM9kGhYpjMo+UcrJHI/0IBAfy7YsyEklOldUzW0n/AeIm3PohNIkkn7IJX
2g4n2ZENlU+6MB7bQ5RFCd2KDsvYNxiQ5mrUoBbzrS6tsM8OmLOrfMT26u8gmdTNOqvAh8Ogo7Ta
h4hpeuc133iLO6XKaiuedKa1Js2xMoZLBleAWgSAjuH38wt7IPeVgYRK2cVrdVCpq40wzyVhTPQ/
fKAK7dvo8EA+IdK7TWqjCNGHOtLGIEabfMTLy4apo0xT/DEGLAceBT0Tkvmpt3Pf1IrcoispWfGK
yATM2s7fVVxf+PtGuce3BaShmCOIFa9DNg7LibQL6N0YbPeXqrr/Wvfn/NVuT7WJojZZpStuPCJh
tOetYhrJprHJoKGXa34Ljxv1ywxtiQhdcnEkli5Zj6F05Kx1O5mnCnS65iQDYGNcV8sOnSR3jgdk
Xqyu7WvqhCxsDyjhIY0Ux5CrdhKcHKMkhzEUk0ip7xjNXkzkd7uy7OQ0BNyHaTfOGkeZg1bjhRha
/WfbHbaz2+ZhGXBDiEEVI7aK71NRGPJ1A0XWy3n6CAfybwDysmJVr28dBmDpLxHx4i6oc1G0fSAJ
//+j8P7f32FqfXMBo8ZD+DUXNqSHpYanXOYNHKo7tOrP8ez/esaxgMhBbUmd6euzvRWkNgBt/hmZ
2vmKDyZVmkian0bYjyIqU/p96FhEspNNkQlSeBqFUJazVi5rgmqFz33SjFOlUzfDibveo69Nph27
uEEo3fhwXXPWUUKlLaW1lnZjpqPNAFRfqALosh/0M19qt4UmLzA2Jstn5NtSXUqHym8upgWzDt9a
mqhbRa5hCvXJurufXQDaMIW3ej44ltFZ3l6tuoCRBcLJcYYC40DlkKpdMjS8OIVNCZnm78u+QzNW
cR3CGuBbT+LE/+udwSS2+9XqtG5rYkgcroqeHbswNgrj1asUEwBFKcUghIgEDC+silljrECMceme
Z6dHpCnqnIkzSAD0uBxCDqyZkEIrGQsWIfBGpS9QgIslVd+zNz3b6KwErTIps5+FJnk8KpOLJ3VZ
omGnXeUEGzbIzK3LVFCLgXdVp+LxGEdPut+6kIP+pMj7KpTMPEUnzuwtPefkGKZxEXDCH4AhcSOT
yJad5lwtyblNwp8dAM+AAemFUNPTTo+x6lhVOYOS7NIpeCFpK/A2PaN4rMrKe2KN+5JbkxG9Q+1x
Mw1vh/g7mvV6dbpw1HoyDUosZ9zAdQJ5gJTwT/83qFovFmR/jnTSAGWojnULEV55oDRuP89fse+E
29uJb/qtwxj/bdnpx9BrP42Mi6MAupYpvU2eeMmucA/ejZCD+nLZs70SlMWHtjspp7rGUyCfKlrt
dqRRqKGPfUsVdTrlcAQkiNV6Bl+9aqaxsGLOiR1nO9+eqbXww9SxbEiNKpTaXLK+Z7aK9PvwnAKX
yKoTF8c0gF0ZVPz3ONdNvZ2MI6zR3NrYhC7VEvIBZrwmQGUvzn+PKf94Wmv08eqvx2Mvxn1VbeEB
EzIwSWMXxLjaMeoYdmdgNaMR1jxhyBMYbjYNueyfVssO01wqeeBsnPJP4EXPyFGU/KuoSjlT0F7P
PAnK+C/+dOEi3EqPWbQFWYBBryMfGTU9n/8hFjzLuSYccGrnYqWDKUXzdQs5B9xt8H3BylEDN5sP
DWMtm18wbfm0eK3Puztw3HgBIr4tdCVN75p9jtJEIv9VUoM2rqrTmSvxrw/L0RGZsQzL3EoSAIah
ziTp9C7tgWnZ5Gia5LTRj95qXy0QYVDI6p2nfKtSikOxsTZC2HlLoeRwU7bBUcEk0Nvt2dQWAYmV
y3tx2Pv3ns1QNVqZOEFXuUJkYFy6XZ8KAWC0KIJ/5TDUbEW4PHetb81qV2djyVk4ztGhQPehkW1i
0AuH9W5rGbq9dqTibNLV7cZPYaukL37t8od6KDAKmdNWy4oROrvgTuuDrwfVnFsoK+S1cRlSXxtm
1D3v+4tY/t6xmT1YkiaHYtY0I4b3cD0vNBluOe+q1nmtvrkPsxIRvCwVFdcyZ6YnhgvkQKaVKHhn
2uL7KCjCZZYvMdKaYXm64SVwdMdab0YHD+aY4EC+NnRzHiiibOZ6bkyIW3OtW7KTOi8LtBdfiZSb
OLyYxiamRLzpwuwzV9V9Fmd2iMomzxUrmkM7jmvM0/lw5YwLuKaM2MsPqdcwMU4N/20uYxNv46Zp
XSLbPW4hkYNOl18iEyezi5ZdrFb7SsTGB7OQpcuc3DnxHz9ZMCim2kVoh9OiJoJz1QyJu084Y3KM
+N9uUixnw3DWxe75f2O3N3yAeWKJW6K3RUlo3LPDvwrTl45yXd32X8iVKl28Lz9N8UpQG+Zc3j3y
lxHCM7Cnfro1l3Uiby9cPfFYWY4GT6noaodWCMSS/T4O1uuyErc7Y+sBEWFyGmWcD8NCkV5S+3N9
DoRLAdXiYS+mTTCzqtaesnZrOgDnpK3d4Lcc5ve1m6t6JdyMNNIMF0pkpDVryUTH14bX+ZG3cNro
s9834jvXXESvwCnlJvUm3O3ClK3or6lFOFOVmX94r5IQJsa1CDlLxeJNnsZ0FEGShAi5ITPJN2+Q
ttYjsXVqYw4Y+QOriZB+mcCsk9c5vAsovhVcixBB4UHX2FGWbMRqxPBc3xXDkXJfXH4FqwfMjpfQ
zYccwpiESbTKL7Lhb/OIajB0QnTJkp2vE3IZdgTXHUfQ8OMVDksSoshUbD5lJKvwr+Kt8pg/yER7
aUxEOdSeL1tSPWCXanzEsGsGXFPR/iMRLh1Pe4pXOkwdz8eG037hh+na8pd00mUV2aGkpSBI+RkX
nMkK4Sb7OM1I4sv3R+PBQV26GVlQm6Lu5Hzkv9pfhcAluMFb0fNd6OZ+YJSd0iHML08C+Q/3aUvG
Ez9W4NMw2u8jX422nk3qgLeycwjPFEcA0GyHFw4y8mgP9kofdCBv81cdWmw0AxxAnWnX9UlW4bUN
mDLcl0rx0AWxCksXh0+j8Wau2tg0iKAg5Y6tb1WhEjToCn/ephHfKXfyOihLfdRv7OEEHYpy8baC
VWrlunK8PmdWLgt1eo7m/p/oVStD4Y/SQtFKwUKtScKIY8r6IvGs0iiicBUE+scI9m9si/vJOYYA
23tEitk5SVvvNYedTlefLGXtqw1s2FDdpmlKLSsI8dAFEDdIpIq7U9Pak+gXmgRGdcfOxuCYEOng
6zdhZT72TVruuO7BjnHBSjW7a/5B14xOZ+mOdwozr+jKuSKg8Y/59GfllFW+cPkS793xtqno99Bm
eRMKg/6vzlSJVy+0hlWWu+CmzcUwsndFd9F8imYZEYcMZBCxJ+d7y8QT11ctKMZPR6vcgFuAE3Ru
/J0dxJEC3q3GgeXtOkxBB55l24lbUac8EgHGnCm76B071WRRkmJaoGpjNNpjz3U8URtVt4w+bXDV
LogrruaajG9mEaosBzaCKOCawBJAUe5yGgPhqr+ZRY/ezESKglgP0oNljPcFGhbt7YPDhQ6nuEiQ
klp5bx33H96haoGv5B24lJBtCaoK/j4jnHQ5iJo4o7EttTcC7vwbakiul2jiU0eo4p2Zy2wcc6mI
p3I5EgvS/nr4WI7GbiIPijJwZwVFmqP8dmfM723ENte+hycZ0bNTCVOLPP/68dJOZhNCOwro7DzY
7d+n06/gNYwyFiIe+zkEIw5Y3DOakv9yibGO7poPZGJ9RWfEFuTVz25HsGH6FMpaT/MWD9WCyf7X
gh+1R+6yOJOi4MQAxRpfuMRUXeAoSbl5RrpPQ93G/LhaN3BtdXfdtll8i0BO3ur+tA6F4+uG8RKD
Oz/OR86SkJ5nyXYEfdGHl/3EL+V/2xlWRJH0b8uBbwObV4lWwwjW0zYFCed+fzmGHmj2BmuNAOJE
wzy7NK8N2nflzEzdceK+jRcgRmRc6Ug7xc6J5fLYvgiqaeiKB0m9/KnxpQ+yMkUeXdqwj81phzaM
sWHBWIfnW/d9OfDBvBmSc0tLYEHHbBd3iIhY7Wa3hF2UANj+zdcNXBsDFZVDnzI5Dw32B2o36uTZ
4tG2a/DpNqWpeBXeMzEXmAuFgSeLBqUI+UMEmuIE6PF5JUY7s8zu/UIH30uFgFaJQxWCREcFyd2o
g/sLpb6nY+1i0VS5ec6MIPKeFtfIryLziTc8/BTOf7LpLbwQX4hbbgVmklMWrVJA7SIPF17F13Pm
Qu/OEjGYQgEuhr41pnOFShaN+oxevY28BXRFz5Ukz8dOvjKNdvMMDa0mJcyClN0EL14ZTUHwEVUE
eR2BAm3/7v0x+JvglYtgzOwZczjUdFMhIfj09Hgbnze2iNLwQOzg4BW9Rd6mAJwxR8Gf2qmJzrbp
3Bx3tS7joZvrNdLbRpL1/bMHTRgnkfGzLNGC9nCtJGmzwlfpAtrE8NjGcfQ4fFAn3i8rA4LLLwY3
B5tM3N2gxtuNm0/+3zCVE9PW4v0YFr8MGgE/ZWn0MzWSXlQhFe1JTDcyQ49m3vxqrS4HkDYflO7j
Wsqf0nA2/rpTP84hS3j37ix4M+y5NH3LZ/WZWbzq6Q75daqj3pVY3YRiCpafBcBNhgn3urdU3kon
x5jG+Q8zveEocuOAneRh7aoxOpipMve4upKO5revPds1nkiRRuCtRST4YSM8g5y3jZdt5cEoliIV
PKpxLZPM7DSKWToKz3ZEQaSmzMw8PHyV4k88pIPiN5bk00pYZkYYp89lZWkOqi0DPatpUHRalltD
y9PtNG/cw+M+cWmm1hA7QhFf/pNqKzmytSWcHfw3H7dZtWEypLei9Rmmi7Fhqjx2zzSg7x0f+G+y
nGvc8+sKUD3Uhx8GBQGO4G2APjeJqA6K2GICf203QBMFls3TfJtJSn7rI3J/XlVsYU2o2ibXVRGw
lw+XPtGpgXYfvoUfqjC446jiv/8zYIFhV2cbYIZKHVPRjTy7tAMajF6KsXvP1U45AyLGR90dX7FP
6mm68yR3I1HD+Aic8H4q7EmMQ/851IwJtm6YWz9ThHx1Tg99gdbEpyZ1abEY4xUM7CVBOGcVPNFz
KDGyP7AWCnh3N925BJ42+vl1qJ0MWQPer3IcAvGo+y88mUnX5H/cFzMlUkAIDq5OzsNmCYu1EZE0
63x18rmBMTChrY23pL/bq1IuKJ/TWhohltslcJ+WtPR9kZCphS2PuF+9GbKEdJLUd8OTd2/RsOdx
/nSraXVUnwq2oA/MWMtcWkFkBI274M0vJmENvQvOnq/1cCNJSXmzBmSCXU0mBEaUI4V5wsulHLmB
Kc6e9oinOeGVHz4U6VxQV2JCnvH0Z7ydTvjIAF7p+vJ6gVQbt4pXojcOfjYHBPDyfpIF4ZsOQTf4
nykWccT7a6KxQx7LApy867ecBZEgWCmzJhF0Iz6BghxWkXvc/ljGZ5TfqP7Yu52jzh++xHJxgapq
fvVzTvt+LfSmEUuHTQE8c2Y9RspcOfX1wH1VfwS4G42KfoxDreZ0TgBSdbmHp8CvI5DCdpRHTecV
dURSuJZ1wd/wv+9ZB7tSXiHcsmrpZD+iF8ZQ0/zsAZR8/10NhVGW/Ty4Ld3HJToO2H7kXeZuVeRZ
1Qb4NmaWH9+WppRemg/oUQa2JlNl4WJ3ihfX9wVIKN9/JbJsTOGIyFMLww/BR5H/rTfbaNz1vnfz
YTQNke+Z7ByJIoJueJPxetpFi/YZTBAt1V1HTb0RIDth567M++mu1KdHgoNt10uYDWGkmUbp4w4d
N4bfV5x3aMDaogdbPbG/m95gtF+fbW5P3Gh8qhSUL2TgJWhudXVhM4WwK1OVHShtMTT3Y1/aw/ui
Qr7Sh3jS/O8wYXEaJLqdZ3wHAqHW3jxwgWq1tNIIudqdCmuuct0ZMbF6EinXQeLbga7TbID7n6rT
uufFwDcYQPdBZKAdHRM15kw6zKO/grYUXXiwCznX2YsXW/LZwiC74u71FNxScyt7fRTyHfygEYYL
+LL5jaHxeBecF8UxCRo8Zjn3uj6Ips1a4oGKoBiTQ/93oj4nWJFSeZMOf2Ije0BUDl2T86dVagob
+HDsZGiSOzwo7dBBxZrRpegtEsFjvetvBvWokFmtgTqDsNPyOeSyner99pazFeI0k0B14mmqwxRB
CKY28CXWODaFlH+Cn9zKIDZ6+3eduteQWyMJ1miay6JnZqZ4GUy6lOkzv2rQVLTDEbyzpXKu/K+I
jxGcloJjOohXGRfHRDFtB109XFyUHfCVt2SQr7M+gOP3JjgkbYv67NWOR26+i8s2NjtcK7SADk9C
rUgYuhe+eEUCEPPLoXQHLic5bnpHum8TY4gNXMUrp8uUdUMV/AV82997LzlKTsGrV/s8+ZPtwgp6
ZN6E4gF+jItmI3ef8HEqSIlhNuRz+d6j5h0SiEj615jaS1zA2SFXIgifynXoPJASWGAMYIZgHeiN
sCsgYvjPgmRtWxQxF2jUmr2b3a4feEEhqf4+SyC927TpdfIfHPTs2yI8fIxode53vUV/0rtpACGO
lJe+aHttZUSB7rFDMHJemYAvO8XXeieX7SaDaUzAL52hhAlQ3bwX9cfbUP/X5sEJ/rNQh3/lSWgK
nexKX84wf2X0NSmMR/nnRj1eWExhB+iWbfJ0nESdqpPLzlBV2kT4RvaFvN5flYTMI4VPnBhVPgVT
aQbr8LkxrJuq59ilVaqAUgUpa0IQTLlEVRAG34jOG54JcnIgsQyA/+SliJJFnO4AsPii9xjr+Lgq
Sjdjqu48kuKuE478QNNbxu8Holaz27xCCdNNlgXJ9Y2kDuy9d4SVG6EoUVQpo4ydN70sYyDo409D
6HuXCdy6KznLp+RVKBGdwLKDw2IbkpVn9HEwNw41La4sTuHRsskCc9fZvBkQzqAY4HnseE87Ncnl
CFNHdqLHUpepvZdTqU5J6njlGfJ6mhDDOYEduzYDQFlRnIL0czB3ow9nk1LGty5nVIcw+6rIuiPU
tKSaqMbbHbvq5d18fsAStGxHVjnpMl9gqVIUo7FaNRCeBdIk++5ye+bRCLhYu57S/OHxENcdKOM6
qnM2Ig58cepV4xgvxXQ2QtvrDoG+bgOP41/hsQ93N3dhDjEhD9v0GGWDtfffauTjofAHH+KEMkeN
RDugjtFVhrlPapqBBC3NiwCfuUvLjnSE+4I4jdsTFezKv/rAWz16d/9ukns/07NkjHRqOnYeDSkX
wXRDLeJEBK32538Af/IWR3EpWoDEc+yM4dZ3cZO8bjNc3SKuM+JE8C7HjVNahjaYQF9266CQv7aR
sROiF28r7Hp/0itX769s7uYVYLb0VPI3fOD571QgFSC4rUGZM76DWgKIoIqhCr1aXFwPOXaG9oas
Hq3ctsizvMovXp8YTS9t4bC1zE8mVmCH+urcdG/TyxPkgD3q4UfAJZRTvaqYc+UDjvFpxu+sxFny
gAh7qToeYZQu+iCC4959/heiVev4BmTdQdUVsxKa0c3obUg5sH8c82kWuXCYQIJt9vLI3JxayNRR
83L5ssp7MMqpgATOnFc2AViMbihwUCcx5g8C50WiiiJ5rKPwnJiDrZZwSdnby82hhWHSYh8nSXGg
gAjNGA4hiGgUXRMxE0bJ1q0xuczhI9bCemMDcpXZajne7QGKYZjby9AQUrHj91jZE3BpE0zia+ED
xf387GHaHNoff2uOu4JfUTOiuYoc//P8qVE3QnkFFB0IloAlAAgS0om5hhdq+yniPrafI02B0C+V
WBv4Myas3tCSZG9m94b2EP/OHj7cHHMux/3r4XfHTAFGmgN1k3EW7In6I4pE1J7CK1ScG0xLbFz7
rH/ixoXaZsLTKcZOmxz5V/kbP+FXFdiyDDIOoeNjFkXk24y8bftCkGLQ77t3IPTRsqOw1QKDBD7Y
d9fU4HRLsjYjdXWWW3w7QrUvsR8Q7+pT18B/zZWEHsSArDdSsuY377MTs28KKCiV7baFFSyiFYbJ
u+KqWviKeZL1FdpO5ZYFrjRUVcyLqDRpsegxNwdroG8oWXX+OAvbduZa5weSb4cAst9nn6jFfq6h
MX9hRHnS3EjTx3MMfkBZ6D7DEAqnhlp8OwBD30Qne2cjQlW5RrksaPszRvuVZVzWm2x0TlRgVNXS
8y6rY+FAwpurJ61NbDiNekPMvgfSJBVDba6o4WGWd6VfLgK2xGPEhDaIawv76VVG1LsKtbkcFuQ3
y5X6n1eZ4ZPZKJ1f22g1ccCK6mncO+LOc07kV8zJL7t9r8q0ahUkSbY7OOS95u2e9LUYirGlSvqE
yS1Fw9bQU8MyxB0Iz8i57HqvE8JfcHPTEOqe1mEGWRzHfZIcuEKHiUOT8g46c0qM0g8FtCMlGTlm
9PRDFggehwyLgbFpl7cQ6+eZazTmbqJ63izosSiguok8Se0MjC8mbDmR5LVtwAcj47P5X28t/a9A
wtId+6+8JwESwWRam7ZazzpdQtI2A7euDX5SmUiNWsGJFs6b5gOmFPZv4odDuErKqhnPotdBLIlH
iIyHLVnkFpwPgod5QQ32x9XA3dKovBgleuuWFgXsaL6VnsXoFSk87pokC3y9GFrRm3MSay3on907
IvMiyQcRQnWT4G98oZv7qtA2nHF91AC870C3GBIXihR7EcenribiaGDKNGtacmkmotwOZPv7TkJe
Jn7k94OBgHkcmd+ys1wj44w5JZ4FHyxcy9kNal2H0laX+c/b+Oo1E2aaOSxZ9k28IJMil6f6jbNA
dk+ROwvdD0CEtcE35fMHu6DkVCw4fEQjDV+9L1qJUXUFslk9l3dBRlNj6iRN1Qg2W4JMZVeITcLz
lThe4cPdEdCjc2CAXJFGPjn+1p38Da4F+DwfEkNtbsTFHEr0Gr0+3rxxNjcaOWFjdvuiNjdhctAI
2/Jyr0syjlWjIXbBz25egztw8vAXmjtBL212pO88nxY03tfkXeT1DU6clhuNhVRgqWJAjArzTsG8
UFu7WQDfPIvQvPZt64gqChQ0q4IFWsB3baxzpKjbLjH8Yp7TAEyJZdZzdFY8GVi5yLm3Adg/MyDF
85goDbqF0jCjqvqrhWeHroQ4aSHsvjxdLUgo9iD1G3vhj5O2SYtAawCq8gvGxL+M9kCI6VGG3vcx
3IHrkfji7EBTA2gJcwplNS7CJ/MK1uPftVgdwa3a80ZQlJ46GcuH2lgbg1olhjFVDA8oWqVILx6b
7LIsS+1LJrA/pob9Kwpk8G+EVXqE0PQEjhVlgT4OU6BxdVkQE6Q+wqCRj7MEMHaYS9W1VbLXAcHP
yzEYQRanp2f3UVqJ0CJXQi6Q//lZrVq+5+ISilylRcyySXj8d8e43jdf5eTNm7c97P7z6zK1Amu5
blOFb39kiBNcX6Gb0kZvDvJxARLXJWoDrXTq3PlGpbRQlbeF5uJVN4CLMOFVIeMk17oSDTeFEp43
XQa+OVbI2eCp/iME4PnbKnaEgnmwi4i18HKteUugqKJP0UZvNprxjT1jMy0rDQtGN7rFlkF05j5Q
jnm487c0BLDYHGnTmQgpDFrI4mQyh06/k7b8pn44HSK6EM29i8hYJevkvU6pFksqkTu87mFyXa0G
BqrYJQqixtzhO4Fj+2VfgeVtoSmg/bivy75RGmtkTPm/5c6mmJrWHKTP2wItibTMxISFP8XUANO5
oOJrcVdHy+2Y8vGXPYZCk3d3iEwQTVGKR9VRToMarMaojzlPh0ZnBOEp15Dn/+vJMTld8GLCtUoB
nQEuFlGL9T87osUlzTgYeHBCBM0sJRHTfEWv7keiIQ1TxCvE9wD4252vKKONPs/JjlxhP+r1Uf75
p88Pz9tYawIc04qsU+ctp2jV3+Gt9hi7CPQ1g0+RZjlHubbDbAvn2hngzsp9ff0csmSmhmR0TrD7
6vomO1kuXd0Umbhiqr4kRuPrq6Z+ONkyc+A0g/9w6Y3Mch0zEbIRE4L0Mn3ZUjxaLoJOVYVqazSf
esavxumaYG1BKvL1TP98CDlwXuNDc71ZHiLHqvg1+F1j4nbnGKJCWzzw2pcqCUl4Q3exj2WIlW+w
ygEndaxFsEAJ8NbyX5vkGuV0QkGRzH/eyg39CRr38bao/wLK++ruTA6ZG/bNGqy5MJGMXQalxtO9
JYpDXh0tBfZoj0xg9qaCLJtoDghZxGQbbDnyHCTHAioxt/R1dvoFgjwmIss7e1sqXchTRzJW6+Em
NfBhZIp0PT1CFFWlHUEjnt5gAqznV1YuCODzyBESQVuhCH/uAitr+T9+sXGTPeJ6qjzxqOi1EJBn
kMcBoHivaH3RRmtkDUkZ7gyDWX8OMVLWA3xR9LDMIq2vzNi5BbOrpSnR0Ttbv21JMuP9Ji9+C0vG
92I3In4V9kp2tCHVhE0d9Cyi29Qpg8yGI1eDLoJWkbvjIK2K4RxFUhFjyOY8eGYJhMvyLC7rJEFd
N7U8iHGZhybVm+0fWfs8xCoT3M4KsjCBY7nj8S0aVh/4oZoCOGKOAIRFpUX7p132SSEJ3smJcFTP
Txhxl44HiuTkTacIc+fHSUGobCQRQlS2jhgl6CzSzObj3C7njTy2Kp8GMYuq0IhFjf/KMmgOcWgq
FhsXAs8iXFD6VawTTDpx4TfJbWoWwJ8uB0igb5LT7KFitM1WEMEMXTt8NFU1ztTzLAUMG+vaC6CJ
H6e0kvv/eraet9Tdr3T9MUmARP2lAMMzL/8C5GIiZwRi7Q9w8Y5EZD8W3vs8gw2+8KOU9nOdKA2o
Qv/6AOFSr/9CB8w+O6dXydZOR1C0ehtKo7TPFCsQiFI8v0ufu9P9XiudBEdPwlEAAZGLh0GkvveU
oGuHAVt1NNy3EPUSsys7ey2DyIm2vPVBj864Jdfrd1XU3jupqxCHI4bY5Xg/Svul2JmpmhxWASdG
S7rn5rJs6gbsURxKbtegG71JLGcSU4iG4GU/0i6YjtwVRkNbTzsoQ2DLKcBSKICb0zstajSWwJ4h
I6+VQSHUmUFhaInriFya/bok5DyvRIwdwqOLGn7WB/2vX30nqbEghN362WSU27ntSO6wdoTzg1X1
x4R1KifKUX9ijfq8LY+TTw6l6gCnINy2ff9zsYpjh39BvVFkox8u1KIFBTwqVYDB5DZs1x4VOq+r
vZdJkZ3hAEotGpT/513LpwbF4y0BfDCmYBh/5Yox1ryamQ5abbyJTakjMhIcsCGDxDVYQB2JbcYe
X/hI7UB6jM/J3XWRK/Q0qFRAaHYIHPsjV5/uGU/lTB0CXWDlWyBSrWOx3V+cPtWiVCZpI4UH4pH2
FBggENU4KfDmbRLrkhLfSZjGn7P1cUjamMgY+7vKAhZi/v8qjjxIW+aD/NHObNfNPaJXpf2CTt82
yxeOSUwECE9LcNBuB6dY/XN0mDwrJAeNYrq/esit6UUQ2frSbuIIcB5VcB/rfdJfXahBi3uAU3aY
mvX1OvnRjW3IyWbC7BLHx2V5VD2eDQ/cig/SBcsBijayV6sH4B+3QgPF1inxakwoazw9vzUYaXIa
OVza1yGkWCZNGqeB3ZTWIN+NSxJU1rrCJJiCUnU6R7bLqdo5JebA24LpYKt/Ywj/0p0y0iiSdU6R
Jg9ww5sj5XXoNCIMhECnx4cPce3AUwnY9gRB2QeZa+gVzWWpW1azWav5R3NTkvOjhinxRrYMxTPU
VwgEMVG3hXJgEgnyXUjeopUWUISkYS6HjIfuiq7bi2ydMJlufFITnes+P15GOTSLBDG6jwGXqB7L
c9wbKvFCeiIyjMOpcLZHO/+eUq5CP24qZvyFVXHT+yEdBsEsYZB10+rACOGupo7RC+7lXVhqqr23
pyNsg66moZda77X2dLsfYrJjxN43mLq84bq5Z0tDA/SZuXrk/QUqLrPAuprpzwjY4JWIQekx1J9t
4WKknvxTdc8mEjdizMQPOTONRLZMwHQ9H4vDsoWYp7jmZqPZaHSmWG8QJRb/aqrQ14sLuP0M/tuV
c1pZbgbKGq5yJt35yr1r+BXxhJddEQFK4jtxXVidB4LC/CyvWBgXg5vGmr025jsKvfv4qhlfVu2t
V9qZkep6Ud/vutpNpmI8AJyXJfN7H/tc2RurnTsvs0XU/4hgFbUt6Eaqw1RFmMjAuE04vuBkooMV
01VdK3HKyo/SCAYLmnton55aJe4oyAQ9KSB7Bz4WYxMs4S6ZhRIyDPPFOIhzy4aU6ynRzJ6Cfy/7
s5ACr1mYhDuZjNeFXOYagyK9Yz+4aIxGE8dwBiR8v0nVt19FFXPwK0KXF3l+BU6ZurZHKWsFBUHY
1K9BpOnR91XgUM2YIab8DSSdzXHhuAzxiUCbP4Xtkk0YhfYE9HBexhc5P1f+AlrFMgEKRfJ7jwYm
ihW7bIdiBxBd0gmzsbjR/oXTUM71cNhAa1xmJq53Aack1n4WbUPYlpcn1ZLhkyce+S328YW3Kxl/
b26kZ1wPWvydXSdPqUNCphZAm25e9zlWbPWOfMcaXC6DboP7/gi3g3hqFud2O+nfauTRW10h+t5o
Wlycsi/3zQV3h/0e+3m6sJCljT3epKuLQvGJYRcl3CLmmKG5X1jLCTKk7BSUO20kr2zsavw8TKj4
Im+Kd2KC+sys0Ag5f/DbWa7MqNrtiIH6ksAhB7EJnh+x2zLmPEmZjQAtmWaLvA7dPDz+Ysv7R8te
PaSRHKIysuJI+yUKgCQ5vc3eB43LQNV2++LSvTdOJNW/BC+R1L6Ghm27fbIfTaJe7Durzjsf9Gw9
4kfTKKTxSUHQO2KbdTB2cM0SgHe5BCBWUgOBmu3sWnYGWzav4E4QYYzOTeQ9Ni8g87Je/jXOGaPd
edBrROkZYD/9QSgSRoNC7naZh/iVS5SFL3C5iWON5JiXiqkjSvWzOwA9v1H0WHKfBbEEUyRuXwLS
0nPWar6ar4MoeZuiz356kuL5DHy+Uo4eDlGmbHNuRzehpQwhrPOWzkfL0SOZaQjNZW+FDhR38iTg
JEggyE/fcL53LHNmnOUCjM/usEYCjpfyimqZTTIwjJxdSd8xpCqhfJYsr5OhqOdyyc27ZReT3DtM
nH4H75Vx3EztrbaqvHG0tWGtaYd4GX6BGHbZbSnYzK4wgvU8zD05WofSZTZrEYCaxzKr8FHLwM3w
wzcUc4BHqj7fEjek0hAJhSjCviKLd8tFHdN8sZCU6XxKJa7XY45XyatFgP05EWBWI5ZPoHrNy73J
iMyBPVyjrzf3iAzHwgCTTo3ZKM1ZskIcS/rrAG0oB9ipcBnYiXTl7hMtRda8nHpH+nWVUOE+q6v7
SxaSUnEeuHTTvTx7X6dCzxxxbCuPilQNJGJafR6WTE+2PkiIrVnFxRN/P8y4DGqlw+KJZ3RPignu
2Gbi352qVXQ9gNWPem2zEPioEsrikWnFVhWC1dRVY4bErhOn7S330I37JtrTSvilMrX1nXCUiSXz
GWnJ0MlAZ1Y3vuFacrQMVqO51ribfzcHa/UYWiPKUxKwZ8nxF3CoPSTcf1TrRJH8VoTflR/eEckt
RxbX7bjhNI/gmAJp4XeZhj5WRdj9Va2qES6BiokiD+/VDo1pffbd4nyPbqyh2KNVS+6c6THGAESF
wZnkg6wRUjqdcc6dPAqFUpuI7W0d6h5XLMcmXlWf4QKIvmz2L+F5Z6eN+pnmARL0AzDW/GjNvhiz
JXIAp5Ew2wmKqMrm37gy76rAp4InYmsmC9E9ERNnoVAEmvSKHfv3jTMAQUXsvEZYSQZsTtK6wv+g
vKPCPNxY/Tt9EAkNceQm5ft4aNWQf6cfPjORFR2xg2FWemtIIKuBlSw531yxpY/M4egfkBUNHMZ+
De5TXaholZg8Bs+SD9j7MFwhIOH8Wp5E6o/S97ogtd4o/2np4pBn9dkV/46DkbC/nr4Csv0b+Kd/
fPtovCqO89uA7a7+fRy62w7fM7lF8AJoWRA6B8Le76nc0yeG6ay5+/47F3W6v9AF4IotwNw5vJXO
9B4aDjDnKf1aLhPQKuDMWkP6tHhjBa20HmCdAaWFEAdYFSvlwKxn0FSFoIgyjmEVGbIF3URCXvtC
mX0mK799Up6yXyk017FAWKen0gJLVMwWWZnKXgJ+4+BpLy6IgaQV/5CYR9aGO6zW4yB9KlneAoJa
4DTA4t4E03U9KCU+rLGQibS2bNBmADR3UwnGcqZ8/xPrUh0/895/NJB+EjBkhzaYILXS9lQVPdqj
Kb5N1ej8CJ7K6A8fKGnGlPNYAI2jUbdi2krYYHJbaS3qebVkO4ceeSCgU9Zy4NsI+LasZjmXNg+D
BEv1zi2AHrODll4zrBG9oDMYlwbqQ72eAXySLxDRvK8wCEKH0i9iwkxsyK+tEa9C9Ri4aNNrL84O
5C85LnWYk+B5Auhg4RG5oDwPF04sflXvamHSgKKlNxheNBlA5J9RPW9a9IrfDMj2S5fd0BLfPrfY
y4jPRbe/gWxPViDSv2neXkKBTXZ08SUT0P6oTH8eOcqQReDDjbM7OeKmb64kYAAfMlt7XB12ZRH5
Vnl1TH0wfnp8xQy4m3t0ZofiOIZ4K1fn5tUpoC9GbKTUNKxfw9h5J2ujMVr3VVvwvk8GXoeY9tyl
l7fB3EC458OsOJquMMytPoBONlqVddNiBmJpeup4B7HAePZVS2DqTfHX5XcGo4HQnSMg26YkztbT
spchOX5A7iiIL4OCX6gsRiDdMEViltvHq5KdCgIWq5NjY7HR94F/FIK6KM9W1rgOYZFWCoiQ1rxj
LczG1wtdG9N7PveEGxt0f/P4lS1M/Rk0qBKFrnaxxI+Z9AVfe2KeNJ2A+IcDrVKd0dq52y1/6FZ5
9u1kp1suU2f8oLNLGrijSLu2jJNZ3fK/xjE4K5YmiNZ3qhQu9+n8mWy2pEUY9RyBb2nNWMYAV9cJ
QDb9/Ov6uXXaIMtBMizSY54DCM9Hg8W20Lk/zArD7NKM272SoFD+znARnCyTohQDgTFuwa9Mb7nl
tNOgvQfmpE8+JyfSvb2Jd0i7GARF3Z2FIWgUvmd5yJ/Y0AxOUOJafghbMW8am4iarBgpZ9B0mIOm
ajT3IP6mHOYfDXS2kP1c0CE7G/lBdofeWk/9UTJSF4n4GXF+xmUWZND3G7+CD3ZtYqCRpHWLw3C4
WumYBZfuGvLbbSyof/6b7zohtIzoqNkDcOU9XTuDnThH64xAuhxXQt/JT/cc76Mouf8BqtEsXQjR
/5XV8SLMzyJ0Wmdngv+BqWBOh+bhTSWPyrniS7rmBi+y73s31sx4Fe3O7V5ZWehnsjodfxKonkDb
CzKOfgUElSDpJf2a8M+r9WPTOAt7XnKOaJvcziA9iGvxiz2nKalMuhmy9TD7J4bMKlCsMlsgPOSb
vg6/3TN3j3jkVcbqTHreAiLZyjvPXmKJ0bkoHOUN4dwM86qr1iZ5F65ZD+EEGI8dnLlKzeZS/2D2
HZf3DAHTfIKTC7IVtOptE/6VfEnZXJfl8kekCRrjQfuF2ShJoZ77lCeqNZ/0F2DAeTDQb+XhRjuO
BUGxePwqPaPE8RUXW9htb9R5qm/c7uv1VYzff7VMrZ5NCrqTcx4+GOv9OeLi0DRWfIO0ymjRNN8D
YLjL6MxjQPQogjWkvwH6SDI7l8vQmtzYwqPW+oJ5SCE0q8XRu5YiU3l0qtExm62kuagls7avwfTp
ajWvxi4hJhCTwXhCpNAv6ykLpnl+uyzYPG9y9+n68ZueAAnJU6/jHnSpOfuWxBapxSW4rVkMFFz8
T57Z5deJwLiyv+umy5GoCAEp4Mlcy0rOSgS8+A98YWdL3+rkZqsLdhNoCtqs96eV0bU3tWpE0iSq
45vh2udMdPFCXyUH6ZosW71nDy2b28gfSmtZg69vXBdKgvUWQiei1FateWY48+wh05+yGNJlDqkB
SnDgAC59oTEwmfdq62YMEQyIUUKFvxpPvEAj4cHraV/vjHegmd43PnygB+7udXzB8yrtcgBTwqsp
rc+5fNfqCI3JBUlADdFuK3K5AGH3pq5REUbidUu0zvGrlYgFOWgBjLbjqb5P23us+p4IeD5lsHeB
WWOUnW5W2nrVAeDDHEP8CXWtAMY6HyYmWUY4JSu/tIT+0WHFD+NaQvHaHpKd/TTNO8NzsOoDj2eF
ps3uzyB4a+eIG5cfQv85p3V7cqPgYmhAU0rgviyIysXE0TmQWxsblgXqx0RCJ8V1yy90ocgfWMQC
/1dSIlECoGYkXNtcMEg0ascibOP6lPltxJy3vRun19inVecVOn10JiqebHkdStAHy5vwZxZ78IHz
5EUZKL3ri54cMr+rVRIyehJYKash8PsuMd0hljWROM8v9IUrX97MvEUMCJL8TkbOQ6jRUcEcUz5A
hlBYCUhScx2Ypasrgwy+PJ/p6Kbapv+3kJlzsp4mHnn53exgQb3YGilf5CB3BlcMPR6VkDjtThfo
+pplhtPeVNci80SQGtlXilNW2gO7w9aslzU1mSTof4TfVm/43bFH1+Gd0Gzkt3mGW9W0fUEngJ/F
kGL0PE9fEc9CwEbqRTbJJ4yJEuwHnpV7lNeNSM0JyqrNUznhMxXLgbMqRQfG39aJqCtUb5ptwLqU
7rN2e9xRTTRRm1IBzW5BJkjjXlDdtgREs6HWO+iyvgkd22R88OtrNKyFRR3uwn04SVlLP2GMJnom
eVzddqDtEYfoza/sO7K0JXR3d7Jg8+8jDNRmu0REXetTbFMmFzBOOT0aChfNMkEgNjd7MjiugGxt
GNcpxPs/ufsNhkrfwKCyr/6/0D51UKCNBqqZKzL3Y2Rxkhdly0KTHwwk1tgyrJ4TDgZwjFfgOwwM
7JUVuoSgjHwhAAU7x65Aux798cI6gwBlcJ8JZH4arOELhfil3DQKPK5o0/IVgOiVak8DysMRj4vp
pzJNSaDPC20hpyGWFjsl6u/i04VksU0LEMzO4sqyW9cUFnaJRqb5eIfKRaGgzbpX/6CLIYMbN92A
kS0roV8ZJMk5okPyWWgpHBwL31qs3ohELiYobp4Uv7cDYpHRTOWox4QcntKnv3mbzV1HaIMFg86c
PSbbpGCVG1WfCk4mn91uaMBB1hfNoK37ifXhxmY8obLY9OEGDsyfyfcbznyuyYY4sEL3Pkv1CKlk
GU6eRMiizZ8dDKWto0vffyIGQkktpfA9z/7DdWhT8lPejHK8hKxtIi00iMM6c3mfZB85P/v3t6qo
yJVLPU/pYP6ceA9CabdRiJTnIPJX4pskj4LMz/JZbXJ7ylEaSh+lzrEYFmzqLbYPqRvKZxeLvRPY
MKfHRbizf4smyboNUImTCQE+SDJEjUqw7jmMcpX6NtkbOWPp17CXJPM25Rvm05eqZ+BlSLSWc04z
eFD7TAOZ66Ym7amKsCoVw15Eexlb7IY21YvDQJ+Ldlo1kufe5lTaX5jzU8p7UpTCZ60ZvZsSFjJU
0sVvpXLzdvdQEClJi/s+g18Z97Jy8/ORl0S3JL66Y8XGmnwK9hG1vy11uA85ZAYxDBK2/wWEzPQn
74406CULlp6Oi42yAIYcXC1qQwrBWQgAsSFcjVsQbTYpitzxlEfjm9OY/E3z3mfxZcR2BEd0ccyR
zVqvieVMykN140r7nc70Oecd8+eItMKKHXo6M4pe9RsZb2RpQm0c7m9tM7kaMvbJ9i6bVknlJfRl
JwDlgq68A+WTH8ddfpuVQjDhz/DYxJrLZwKKqsZSsMy0hpBI+HEPRU0TW96w3B6ASk/6tIYEhKkm
bdGqpMj9tj6YgAzwYQvzuT2Yiu/3e4OWexrrlhktm+thxHEzFIMnOI730XfrQDZmqFMf66ltpMOR
p6zUJB7zq1tIDsGtnOQOPLrX6Tz8NMyTgNtlS+r3bZa8XRxLGS9kuWjUm28xiijWqyfV8ejqeOaw
+XR0g7ZCHiwMeW1ZFzsO9j5LgDP5aqxfZOiOB4s63Ictb/ISjcrqYNTPUlAdzBC0tcdlELNCo0Is
ksYxKIIC70zTdhjtxR3fGfRtHdNqIDsvZDJcoiiHmuOEssbEcVIUiPS6nZRx9yj59OkbsnNvJpUM
6ZHBPEwczMhZmS9P9BMk/BAW+bmRDKp2IueFKX/GFkpANt0vYmh7WcPZPAQclDwDIjYx7Hs0hFbz
x0s0z72tVbFBpwJRG0I3CwXTpiwF2VEE76kJkJFb/fcGXkApDPxKH344KhjZqJvo9KgkRpTQxWce
Le9FNMcAi8oS69GfPAv1Zj8CyIQvaqK+AX97MMdR7qQro1wJLgc/yvAUO5Plv0vkAsVKvcHLLVDw
95otlOFtpC8CXWDAIYhjT3+Jzel60NLIAcgYURUYh6pPOgcSR8NQAvQk0Vtgx5UD4yOEqZxH6gdj
pD1AIUCJtTyfv78OnOoQduxr3r/DbEv5AZeP1a/gTln69oUywAKVU+fkTssfpQUs5TpcOV2v9f2z
yA2YAL3Jo41oMf+4MAWzbiKspdls6JncDumT7RkSbdSAe8dH+83S2AK/oYJRnOM0WBNg1lla4HnZ
xuXjay31e9DWQWLqJjgmwVvzVEoRfT/3aJN2oZtUs5FKxGgtipMhb0UiC+gU1F2nK/xLtPB2zB6Q
j0rkzvSOZ78iawYmqF8j+b9N/sOVAQmkRFBV92q5RZC1IJJMxs6HrmwNAFSWCohra9Yr0oJ+IHuJ
Q9F3HRuwIeemNJxZmwRLo+KmbiACVbe1+9OA9R26gobENRd8zW25fzUBksDNm6843bkYd0gYNkFB
ecUSDcasGVJEGth/71EvvOLocYTEdeOaRYbKnc3RZntmWRrQcEGvEJ9jHloXhHK6R9fX7uHdiOoV
WE9u4+CLXDrpq3/RVudliMOTe3uLKQmZYCg38qVCPyMjQWPyd6+uBTuK5fdgCNwmTRrA22FvevpJ
5alJIQgQ1yOQoqBTtpS01GvMiA5jCRbkuqYmrj2eEWQw9Ws49Psr8glB8ZbkiCgxlw4YhdA7x++C
axLj0z/ZZmwHt5w3iaVc4pAA2JIr9h5NahGPVAmpFWYPaVzj3bOIM0bu0wh/bctXD5jj3UF8DbH6
4PQYSf9HN4b0cSwn2eCK6zYgK7egIcWvTN5ajwC3/XvwSvgLGfie43NhzpZVymBL4vizbjnflLSS
9xYj78dVcWHYK6oHH+tShTLZbqgnUYmdAXmjxtbwY+uyogj3j1zmovTl3XC2laSEn1K/h7uRb3eu
p+opb5jl/s8bsTFhxNlwYMKp+yrH5K9e44c6frO/9mOLIuPIFeMwSfW6ytTcGY9x9/ViamJ0BpqR
LmJxLb+TkCGPOhUz22wjcFOgr6rRtus2U2HiwpMaf6K6Q8liBuWhAeevB6afBeG+WIs4tvlvlG9l
CqgutTUmgjwxN7180T0dAB2AJMg2wqYYLnkHqZB14WE9kZ1LlpJIqoeZ/dpEMJdV69/f0ron5ozQ
v9N65Ve/HPzZNsq0rV8/v/VDuCCXzYtyA+exczFdwBa+cQaAIAFcm8QjXCs+0XMdWbdIc5DQfd4g
9hRrPFuFIUfQlEpgRK1U4rp66raU7N/cNCqETHRrwMYPcvlgrUHdynNG7ApQ/2jx0+9zfMsriZgq
2o1zLcSX+IepGH77vxHEdaOj3C5jVMJ2EG+JXtNnpeEupRwKdBOJh7Wipwn2lwRTp4gNxv+cYhVg
N1Xuso/hVNxfCTBgT2LazwIYVzmsLDh6TzjYWSEjmI+krCy8ia4WieILu5zYobD/JAMuBjF3w6Zk
aKaU8Bho8DPfgoVI8ZHAzzakwG3gKD6+Q5f4lR5ixImf/mSUNqXZeXmDbAtm8nGJKVU69M8127Ap
Ywy3O43qZ22DVVMM5yURudOa4f1VfpJ6O97jeOvEiaIkYQ4IrLWFK6/NAHKxhl7RVtXEfSnv5XoM
GLJ4r6su5PugCDaVo8Y6bspizFXvoMfGANYcEpHfPTwzyhbAj0RVaGfr/FK5ADnSgDtCGC0/oW+E
2PJCchh7kyJY2MAGC+VBOEVX4X18Yorno5ZmvjTH9UBikpDVSsRwveYRPVG6b7rb6o0b10Yawisr
+iphvnRAdeUzto3zcxyEQtinc0H0y8MorLQ67Kw1GqqYaiPiCcsMKBuUeDjehPKi+W/LiyBRIAAt
O4+hljzlgzCwKryXJV0BM4G0lhjoevtCtU2D39HvXNO28gsW6b0EJa31+hR/VSiQ/+woJ8d7cOyd
RRb2WNCBIU43iP2Kw7C7LkxFE+9d6bVZm9xehvl8UbCUQNZA+3H3STDG9ja99A4efWRGE+TZDzRT
dqrFO17VcyuDH5ncG8FJV3QOEpy9kVqjARrQfGS3RLZuAXNSYs4NqyKw5uUZQ3RIZfU3rHHhog+y
E2gwXBJBO8Xvc9m5vVX5CS7wRaOeJx2FBpe8z2KprtmZa8MBP1ttDl9oFsfDhy1FGbwPQZZyYB63
V3jeRuAN8IhCSdWqGnV24nkSEYUQHwuB7Di1hKKFI3WzD4RPgVc+ums0hOm0RtaB14+U0qHWpnVd
hNNF5YhDqgWpBDgV2pssy+pc5k6lig/YLAGXEaUd4Kyg3E0Es03JoN+PRv2WBek9TIWG7wzvVNAE
q4Lj587G+Et7AgdfWrBjqW5K8FQ6tXO2An6C3+jGh+GMkJ0rFnQqplF47AmJUYzCK495DdYC1E5F
f7fLKRQgOg2x8HUXGqfXtwIGCVKXElQsU4wM4SG0EDw9yFYUmp5IiJqn89mYde3Wxr6FAD4So+8q
ESNp18D37oNZchnN5FEGxoUa8OYMz72jlcWz001xoCDHMrGREe+aEfJ/2HhysqbNdTmsWh3nNaQe
2Rm9BxPaOXd1ZAtICEGHJlMHpHbdBReG3+S1UVfiVk1KLNRd3Etb45ThffZwWrV33ta/0ZFpIWeQ
Y5SskoiM9kcezu3Z6q3Po7tQfamPlCQRyvszVVuJtmQADbaKaBuZ9BcYB3/rbOpGhLOOp9gE0Ehu
SA40Hi2V8i9i9fIBOJgMgaB6cB44S6QT4kUdoLjYFzFa+u1gdHqwWqJz00CwhbXXYcHskqQ+639d
/NzYpKGO00GOp4Z+/Nxz83MFMwWgwV7c6UVSs/YfftgZwZnHbxGwRWIewWPg+VeBEO2oYpHGqM++
SkRgDBZsgX0Rx5XrWXbX2vS02AT+fj94VydUz+nH9laaNvtzMlnIiYlLpzZne4LpVqldvLSyXxDX
gwgspV93goNNlSAZYQGg4FDTB25J4C0NthsRujhuJ7xFL1BqKB52ELa9lFWHV55CB9K6obDMkQx9
PGQZB1AhmGT/11zzm/Pwr3d1ppSOpR1+ML/dQFqTXhpsdAxryZRh7j9miBXUnJzvtqA77sQIAr+K
3qFnRLLkxKVSeo/1H5rM47sZ0UWrYAH4YrfGUoxnngPLzin1XqqCwdHpGW8ZJq+uw4jG41GTYwkJ
QMH+EjVffma6IJ4G377FO6EdPt5lva30N6og9H2SY6uT54y/KOLqEPAVmMOYUNqlAuSfGL7LfVsw
WLCTecc/L9O/hPMsxWqcSLAEye+XWJDPUrHnYUTGgOu2xN6SplqC+a4o78UEu0I8thsXrqbacuha
vSPS8zsgSxys6YOQeJvFqAnGbB/6VQOr8H6TA+7MTcUbK5toOLWeC2lOw3Rd/j2E3D4ZsEnKcXHF
+4KD2F5TYyZE29dZ28r6+C9/aKXkJbgiTBZcENB/eJecsaKcZUBfMBmLGIrh3YS1keofoCRbGj4t
XGFZraHLL8UboSQkSgDHQzLmjqqAhSIV030xcvz/+SfnxWXOGRj4Ik7pOby70MQ6wf2bwCuoVVNe
KERIGs9OWvZPEMiHubehGcBDQj4ZwBYfAWuTwleklnqYZssWdtIia0WQtv0bG7lhKD1Ul4G0o9h/
AMDsVUqn3srNBJKqG9NXkj8Yr0jpOVUBrvkW1PF5VomyW+UU4MCxnGMo8Fe9hGbRfbYXk40k7XSq
R1auJN7wpozhDOq4c93k9LEaxgWvDWQzj6cCCMbKAOua+y3C/THDZOhQZdIPXRfbs122+bAEHFoD
c8JQtxjupPfb48lZbkp21rhVe9QlvGzC8L3DrhKLVVn6+dEsx8XzKF/IG5TOALpxYjOQ7wvn06Kr
TDCXez2fJDxH+Ygf/EWg8M0lOM4Njr9KZtCi57O1h7teQ1FxDSTIFpzfXKJ7miGnCptaeDhkLMRx
71GprykmYg5N+d3Cy7KxEqdA5Q/MtrUjo3zf/mnXykbiF/0ezp7bKdd8bnvAP5fEZpiP4bn0s3ts
5Zc7pxyJ2ovsfz9VThDJHRhprcj+ZfOBRmkdf94vGr0VXOpBHdSNYq4o+62kymZCIeXDGNS1P9yi
ROE6QqUBx80Wvnsf6FOfmmPv/iDYBYIZPyLfp4TbtNVD9q2Bl68ySQVTNV1bnZYO4X8vjDYVmkRI
Xe+Mslj8TJHJncwj/sN5+8/vrrJlMenSGwU18X8YpsDfH9rlsoCSn3yTYTYnR84GY2Olvif/fIPi
7d3GVSNNr7b1l68QjEtTxckcxd69RRlBp1g82PuM5GMncC/ybV4MthMrPuVdM6zbrTHzmZ56IIdr
0+Ri6Tj+tzTqHN/B+hVGOzbrQyvgduUm7xcLmzv1rEoZ3wtKHAn0Yu0jWR2plfA3gaZWdgZPo7WF
0QSHlvIFq/EIGcBd+97WLCS2Iq5to/pgFNA000dvCsVr8q0EFQ4DeB1+hGKCWKPXbzgXa4jB6E//
k+5OLTm1YeaRuM1p6lzvQaX7MtqtzQ5T499lTrhsDpPpiVs6HQr7XdMAp3w1qv8PGJ3myo+udkNZ
cZSfcJMLae9qrquIFPiqgz8zJnfT1upK5M4X8HGWchtQhHiS1rwNzs9rtK+ePOrJ4XRxlV/9zfUJ
dzmuO2QEd+WpH2OsOw6BRTEzHZVhqrG4VEqbfu7PAAQQ4rSOq+m+PNv8LZGYeKRvRN/rC9YffXFd
7ytDSMjLcu6wClIamuQcPPn2Zbc1DCh88t5yHD9jgTrS7woctx40kQTtCuHDb2fO7qW38AnvFj+U
wlKRfRVNMugMiAlo2LSX5iMG7FLYGGGgKNzP5QPqsmV+wCjWtRmpv0JOCt4OwIFJu/QyYmtRPUBg
IFVGzLArmXdcOpgxs8jQ7NennMgQTDeCR1vDQec7MHslKakO8o3MeHpeKxvsq2UU6isTVBa78gEU
gjpaeXtCPqIx2SGx7oTKyPr454URZbqYoa8uS6rHm4mMjJx/WZzRabNQwowpwZ9ATSwCOTGHboLl
gm8rLrwRzTW6qLpR6Wg9c8W1m0zxENk0A6D8OqHKikrDYNQCTXL2iz6OEH0GEEBCel8hGdtn6ihT
yV0fNfsm5cIn0v8hrIlah+PyZqPEEwTrjcIqQp77YG+w7w5wOP/u4ZRkO57ICK8a1KCd8NCarYdU
KfQrjO04uYburfW2TFA4ADhUieAF4nhG1UM0aYVRvL3lDUd8PhGlmHPdolFfljvTvVgAqrzBFg1j
KNe73m8Xu7ZlyWfaqw/7YvOYFG8SedciOPaHnRkehCOfT+sUsw3VRqAccWcuKkOUO7YkgRBIWcPK
PFFTC6omMjVHuyxGId2DuxPZkW9a9twsCxXHVdZmjPljvZU+Fq6iZEYLxPd+YniW9fzfEyU4zSEC
DVWvkhmm7LwkbfdlyloVgznb2EyHWs8bNGKo4r0d61GDK+jYjFSqdXxarewuhg04fJGU7S0zC8Am
BuDvpD4fAcQelcBLjNXH4vlC6z2urnkgQ9beB77RkKlin+mhbclhMaLRVQIhf7ByFHEDbNPzw2Rg
VSEUJporXTRpI/iAC8YEnPFivfS1BYLnXSq93pYYsHdO1SQhiqblj1Qn+7YUk6rgy4rQdfC5pfDD
r6mrzYh3D07SjcvhHzCugmb3eCWcOagDDdFXo9DJhgLsrppD0MgdKjo2/85NhJyhmxwi29bXOl4n
o1PRe4BrFj+fwyuHosrjBMIAu+yYzuIWVy3pEZ8kcA2Zf0aI3QzLk5IYlBj+2H0dyP2uJi8CJY6C
TWtsPT3UByfjF2avsZCiDuNFFFhlZ+98I+GBWxy6VBhOerwb74hunUENttiIt6LJFh6vaadIh3gi
wSdy2EFKtS7KVFh9oFzjoeb722at4K9mcYRmWve3zU9FjEYNIvOuzppjh5JeW8b3VPMaple0Sy1M
KWAHe9rHM2U31t9yVRmDH/1Lhj/sNv847NS/MKh++VqBEXIcbAIfET5RmPKcNYOtMxobs2rNQe7/
gsWCv1g/vCzjuotZ2Lj96G/2/3OgORKuoaeRB2IEq8GAGsdl1KgVk57cbK54FExOvaYVNAmDbk1D
wKQRnlT6HcW1DS7yCasMPCUrK9d2APd2uHl5xGzsdAkdWza94gY3HLf42mS0z5jzIh0hnYiIGZfR
Pejbf3dtoDhwnM62swq5gOYNtX0oi3limXccBAynYfBCX2Qw0Z7R24PTtCrxC0udxLFCMI6DqCAs
RbFBHxpLvbZeP4TRrJwhAITLnh17MVttppAHhtcwgV/2Q+kZ3hmesnAshozEvQRmfuSFaG3Coc38
6WXEeZFDrvvF9nSe3TA8bMIGJZhenSQaGeUNcJvwFBOHTxJ6sk+e4TMOCJ4g0IUDzowpYzBfdWyJ
A9WFTqLp+OdIeG/BV5HvvAG4pAjOXpz2VpmvSlTEFL3R34fSIUTVblpAxkr1zwnBetT2Ju3HVHec
LDOd/p0voVEJ8ciipqEMSLHNQul5SwXvCiqKH4NaZkBD3Kq3hfkMky1UEXrTnRQzYWLYlW+M9ryr
GU01HeXMJPFzRF27YowFGtwUGFMbvT1rsoZ+o5HEKDHw2+SuNZy6QcsYs+OXSgoenf4wkZ6UxAb1
ULZfWk7Q4B9UaA5ZmLD5pt9FqCN5hLvzJjPkntcAfWi2GRMftEhEFgpvMhuhGuan+XXbJZQ3iLBM
6OoarY7YRrAvX9QFFKni5d8+tkATOfnegloFaZlgevZDnLvRGPlOumIQJWyaIKBaegoN1+9q5NBt
Uy0MFdjFcvTjg8ydAZpFGgK/eD/8X86m4TiOJ6xYPvQE6fpiF5CgdsR34unuhetl5UXnURohMyYt
npjA1gATbGOJbMmjGFYuh4XYtjX9hvkEalvC/GYJ6mgpmnq+dlLm6xbad/eC55MXl5ckfCHkAPJF
mJpm7z+2adbOTpi9U84hW31SnmgGnCTkJh+qQs8Eemdfk67cHnwi08gqtfMbAfity7eMFewNEgWF
y9Q/jpGS0lPdoxdCYNiSEUv1G2VjTXHv8L/uqJxH7Uvc+YKECoIu3a0LaiEQZvZ10vAuHDkOPQZ0
MUeOiSBfHkgTSl+RBOjBQ3JZ7f3uiwdJhY8UK7NuxFvOA4CaK9MMc0uUoYrxl/KdDl1Diw3uJha2
AbrW60a7sSTuWZQsyyH9rRsEAp8GpguWoQdhlnwNlkyGeJaeMG/y17ETQ0bp9ulCxQV4xTROXtMx
lLGLD0bWVgLpj9G3FHbceDB9MmnGll3h9HbpxIYFOb8xtc/+D8e2KTJsFgAr70ZVxc5xqTf3dAcY
eNcGMIJY6oeVRXkU3X6nRck2hhb9aFAeTftS9tiyCIm2SD2g/Gba23livtX0hF9aL8nideY7adNu
EqHzfFO+vTOmMTSSNfnAneIIfQHoFwof3u+nN9StGy3S8c92ntJRYGkgawoJPddlRXcwx1cNLbrE
NR9QaSHITLh5JEsp7D15WqcQICwklrB1TF87o/S6+yYLhzsu5u38LBy/6EXjH/j4bp+tQNG7g55h
Zg/WsQ17tQmuiWXWeknY2AvIPBSlTcpVh//pn3xf/970NO52W9xPVH/4lJBrinS6kFJdBUFyPo+i
w5wNrkExOj178/iz37pmyzzGWxBztDtjzcjrlWJD1ACztfrYE1u39kDFbVy11FSXjYAf9PzB4LS4
OvNVRsN2wXZpqQq+wHzE9Q1xN0vJAm3GrcsllgJzKnBajJNhhhDwFVSMw8WLcCHeFhup4DtvVXk/
8OG+pekczBYjSnklQBsKkhqTfbTtXdaL7h/oA9YZv91T5zAMHFv/1HFfTQVMMWcv7EDk4u22J0lN
QyfIPm392qKMhFV1XR626Tzp+6y190LxnV3Kv6FfS47EXfBbbwvc8ndyX5vLbUgoXlY8ZkEAlhq/
EdGincvccPQnFXpteXpLMqMxE+a4p2oObcMU+444D966lo2BINowmfB8HIHmD5iESaZzpL60aSK8
9JB4l66AgivudFajFNVqQxve4iR+f94gAlL11Zna5e/5mkK5mqqAWT8cAvZantxJy4OD094BnctX
M42BzUBInvFXs/QxogRzmQQnm73sl2C86miI0PPNdqBbu5ZP+tVIMSZsAFrFMaVTy0w4J4AS4468
Tzw0eUVFY6+h28akOrxd+P0uPPBY4DEsbmk2BDx9YMd97anauoG069lqfFgMcy+8vqcCZW3yTBjn
WMmGHHiTN+fIACn9Rlu3DGgOkf9qmo8gmAyO6bUA7AFbtiVRE8gOXnwSSLVWAPDVET5K7HRP2CRl
ZlzKF04cV96hTikBlpx7VGvD1w0TjVWLU9vVP5gQMB3UHTiyo/xsIsVUTAuqrf0oU4tSOV+0h1ik
cDNlQQwsGu2mCFRsB8/Sbees1GR14VmWoxkp/w+JwJD7cWPdxdCJWVNPlht8uRWxrjzRG1gUpv5b
l8WGUb/wscXQhEDMagN7XL3hoHzJg9SSvMzfWZ4yn4Jx16AbgG+WFyFBZs3WFkyautTQf6GaK+ap
GdSGIT40Y+fFVZru9LbZ16ucygBO99p2C9iqDps3EDOUCVeco/yV6rYP8KVHinq1Hlnc0a3Lg5Yb
yLInu89QRvA9wZkmcm5SBwZmE7rn7WLAEZuR4rOPMNMrVssDgkGDwjW4ticBSMrQvnBsSIIeZPyH
7up0zXq52hwaQDfIiiCiUKaHpGVNJ6LH0ETt1FpVIOrbCllcOPEdGw36IKOD01X2J33bBYcxTmQU
lmyuC/hrKmZfwjVKKV3DcHVe991bGIyh9RKR3oc8TKwY8cR41oFfB0zDtrFQr16xZMBzQmPW8Vws
j9t4v12K4so/SC7IZoybO18mf4jdrVLbHzopDyMrTN3GRPPvjbYd2+TuROJkVzH9SNDWsQVybb+t
A2FXogLZRH00wlCsDYVI87eCFOlhjtBFnxDFu/5/ElyUoZYFFRRU03N5LeouXZoXWkf8IBXh83Yb
ZBQPhxHPcAcpo+R3rk4bWjYXEV18FGSFPHLejZGYXuHIBT4RR2Vq28E54oQo0j1nK4voX9OW9mqN
L+ngR4GzP8fd9KJRNv2vOqo5pW0xV4ewA+ujd41EeL5nzM0R9/lKYuzhwDDB+Cv+jBqWXMn2Rij7
suxYJycgSOP+tkq1HDPUsvZ/H7NnA6nqogwJV5AjuD5ier40BYdO+SEGstcjylwxza7+PFFv3ag+
Ogll7Xtu1IUmD2ufOVJrojJfou2WopIn80ZAn8pYFe6GESurwGcc8YLGih+RMghRROK4yihLxeB5
PMLNWG/HDQyOYpfvcEWVZFqBgRX6BO6dwTRW7wUPGqxiJhpx/dATPOuUMWYFEwQlv6TyeU9GjCp8
CIRHYjjwGWY3LQ4+CknHQsUm8CqNnbzc3S513I9LvP/5Ra41Kfro8ZhagGj32UE9oUFpVaBqTI/y
/SLCg+cH+LFWLwVuBmzFo5hHlu1g+LyirL+NW6vHMTM2urm5AZWy5/AOFf7KizdBymHzC1+xkNTC
Prhuv9B40F46LbTzqGztNNEJOHavjLIzygKESUwCCKiFCm4pnPwUBhKMqFj00nBbZvQkhAEvhMsW
XpetS9WOxW53fSiYgSji+U68HVriEDcZnfX9U+romqV7FRe+5C2LhBqoXAJLCrd+sy0/9ICfjxUe
zfsNvlhA0av8HoKmoTD1dlcX2f7IArSgbbvg2Fax3uX/cUYdrNX9jdOfSBQBKq0wt5VOep/MycEu
sLQAsUAqWGHyi6CCXmdHbFbHd0DQuQLmXc/xDJsNQXfq2WS9TQwJsP5lY30d0BcPXSDLW7z6HwOs
ReN01VR9yB0SoknIM0hPiriEIv2DfSYQCQLCfCm496Wa9N8oLLiAcA9ZNU828kDp5wWuncr1YmvD
K5evMCHxB76M5hEgOwgH4/gf38gnzG/fuywvSqd0d7tBNAJdB0kT1XBrne4fQDhPS9eFpU+ma7VQ
AHMyDaD1G2ySjDY7qTeqD/cTkr0mgp07X1aQwhN4WR+ljOejPF12S4RlhFsqu5T+w0RqudjjaUec
Sg+GMZUnobmD0cEIcqXgzBspmdSs+4OwMQnKWyvyaczh9FJTIT+JA+KfXQQbmf7Cwt7fprFGttCW
OaqyE3jTcDac6dqyGt/P2XW0t1E5Cu/0dNAkl/15i3dJVQ8XHIuR/LEsaoSTEHN9AQ5eYoEhwV6T
KLG7hgmH/Ax+UoCqG3Cgx/oOFAjn/X+M0z2NaaX+TrdAYWBs2pTUZROvqF6HO1eGHee7al6YvNUd
fRJ66yJSTi0xX7Kws0wFdrzDcyOPTl9AkAXiF6jmH3AaQ6A4Py2hHiJGMYvI4c6ZJl2yQGsuTOWI
yR7FpD8g6dtNunOWfBYBJQwGsze50hRm8R02qt99BPdegY9NPxyp4idC1A7tCJmMvA76OnP3IFVL
bvqT+34ztXCIwcShykp1qzMzzdfdn3+rh5bchSlPGrc7KfPJrsFvEOtP4kp3LlEyayGqxPWguKME
qpwVVWcCLcQqhhQ0fjpt7P9ojxRkdYRSCx7hoONs3lVoQmzEJXzA8+CZlqOscO0fSISB85qxWLwG
aa+ZOVI87oasSuL1evEbT/DOCMyadpI8mBE6/OpLM7eWkDNIPydAV6OwrZPCZe8nYjzsGekt1dnc
Xv+bWpaVBGqksfwa0P/FUEV7o6pqv8avWFuNw4wozEQA5cUOgzihr6M8RWQdK7BLvih2GV8bInFn
JlqnUtEPDFilieTIBkr786NunKvylWWEhEukvPnb/Uc1s3rWECVAF372XbYkHDGbLUWRYgey2oJl
MFGGOq3Z9GRQgqZ/Fqah60ZrwLQE1joe2EsJ9v27gI3vze06hA6bg7DbQxew18YFxEKqEho5Ap3c
Ivwj3UOlfU5torBTVzfn54zsTTMcGupPdcsh5BIbX0TgkJJwI29vTw8uRp2b+p2Q7bWuT7aDMYWZ
nUPOqtoouNTxTivauiWc9tDcGUIJjZHqbOwIQ0p33bLdYQ0bXVyWPqP9s8lcRx5qdGsingj778Dw
rzPrijdxr/UUNIZ5TVKuI6rRSieafToFJhmYbLjDwa3O252Qn3pXSDvQNEu+TyI7wO0wEFTDx0eO
PLQFigXF0kvGJI4aSbZIQD3JsYtLmdKso0NNq3sUMPJ0hKryY8+r5WsixSQWEYjRJtfBqwO3BYAk
zahBpZliNWVxad9vlheSNegHZoXyEqoqgeLs7DYyMr79CPpAn6ByV8tDSPyw9fdnM8J8vhQg3Wep
+dvG5Lj4CzM4nhl8tzQk3KXrze1YZLck/92V0u0utLxzES6YoPAHjdqpQf+cK6Pn2bQNf80SFV+4
DG2fGBym4bBqFOHTGyyfzPu0FjCXFzLqugJJB1QR5Gc0Cjtjfxt0IrAEUnc4PmRJI3qHU8ZJt7Bk
ZPpgaTmkb33qNIodWOfBhyNMVyYONi53p+AUxWvjyO42V28vh6RwW5TTuGbEp3CN3lkUBbKUNv+i
Q0PXoPieZ9GtKm/6dTT56eWd1M4hmO0HQC88yeq5ixqzBYqx24M+MjpQOGoMx3vn4/nQ2JSCqWe2
YwbIa+c5bXBQ4J8TaNzWFk4ZHs6EWyKo/NmsO3iS0ISLs6yFUr8V7VBlC4lci05pxyw2t/wanYrr
KhzvGWZKhA7YdolP3AK7ff0k/pW23qDTVyRt9cCLcNqK6v/oppQ4Osr5igPocVNGONCauIuNMX0B
9hdRDUIV7whVHHNo0KrU7VdilNE+378UxJZgR8vEwxIM8kFabAtFSX3GFdRGrdcTF04KVjMT3lUB
G/zmDVP6gMQ/FWFCh9a1ja7RUaYAn14tXD/5tI/Y/JXqY0nHanPz2M/2jGRlzBHdp4lAmr5Z/m8a
etYNG7/6e2YJQvZOndOSDF4uS2hzAAO852znXM7Ux6hIdH6QqogYyX7jUpfKd9TUKdhDQaHISiMB
LbXN6vXNWqxzBSrmF6oubsVk3yq6q/gz8iC7a51caWMuB0/C9Ul03PFxFE4hO7AxLUIqegr63oq8
ivnJ0aS/3jLpO4QrlgAOjuvKfySbhhQGcs3qObdeH92Dv+cWI675yaxREunpRVUsJNYvVmNTyVNk
+x7XpP1a52SrwOK8sSmvtOD9xoJyRGPn+vF7kW1RgJYtNSVVRXRCZb32njNCw620t533Nd856j3i
2kymypTecMNsK7nAiAwetZL3n7BHRU6D8TOz7HSUVCa8XzvUeUlOE8+/KAwE4CSnenxG24jswMX5
6YOWwgRtFXrWs08byPDYUZ+EgFUDnYt6tvZdKTVplBps/yA350DcsE6T7c3Rd7zJPNXOLnJHZEFt
qc0yhF9P7GMvsTmzogPMXldIeY5kyBT+osiBnIS5/0vyM0U9e2vtpTG5sYHBg66SNKyv8iipKLry
sJCseBSsXal1SOmnkUDekjYeEiZ3szORBJhCkVeZy8MteSPjES+J1t+/okqWZpPKnzeH2Tr71leB
8aVGy27i7UHxTH00GT/mor1GaUzVo1F3iIlXvpnHW/JVANhGtRi5co1CzCUYTUV+s2iLnG2HIF8S
DADFsKxjqQrOqDYh6j59Yr/J69HpvKwJOEHYsYg6A/EYIi7bXSMpO17c8k333UUzHZXMICAPLTOh
O1qu1p973+Yi/MOAe1LnKA/wQ8X5vdvlbC7gDvTy1Zn+XXqfKo7tx1BVmg4pJEIoE5bXZDEFH+Ib
I4Z2H1cr8EKVvVs1/My7pBYSjhFMQOrTMa5QH01Q7+CAqZ3Bcr84SJfIKVgecKHo1oNEpcGSRSi6
3kS7JMLgPPnWj3ox045xCHREIn7zx3c7hntz3Esok4JpOvXcjYBJi3F71iZexnDcK5vwVe8b6f6S
YWRn9u4SecNZbadpE+H0vdgpjjsRsAcwO6S2IuLR1IgXr68NMAAxTskwY/xLCrq9B+ryk4km4l6D
mNjGofkNCMBqlJmm7r2ou014TXITdhIiFwhNBKXP6p4ll5ykdb+299TbOFDBwYqqTSDcD9GPFLL6
Tkro79OC8oHh86NmPeai+wnx/SZjgiSA0oT+kTQ9JJYpB9GI6ROAieuos/zl/boom1hFvLaM6agY
3wVKJgO4bB6EtSsZZ4441hpPSy1zfhVhF5oGO0qFAApVvpp4+/Xhke7Ku8oxJ6v5go4gPxN7vw+Q
ZlofQViy4RuOBB5eMCp2WnT7X57fELBm3Wz8Bzji53il3/xbyDedD75uoLErmDNgwDqsmz7uVZgB
+P1Yziuvr2oc1DZAFn96qylYpJz403ea8X+iAMbKOnUaIB/MUeTvBby4wB0HLLwEjeKvV718PPdE
Iov8w82zEYMxYODNzKl25GU/ENKYjZ78b+V7AJM6m+qgHt8VmDdpqhi20HhSL95UIxCXMYn0IY36
co7dk/kBM2zQi6IZfqwkZK7q3wd0tvJTUB3jT2MsIJTHFksNRO0lHprRFF081v4ywCiObx+24Rwn
J6UFvs++eUdqOVjWTSR6PrcrBMh4CKr6C6ARWzl6q+RWiKXqXXEuFoYcBvBGhUYBvkfD/qjGZ/P2
kkfNZHdfygI8uytCYyY8Tq4RNiLugASsf1wiQRv9X3Ab/GRyZJvk6U3BvIufaTooSy7YHXx4zP/O
VcdXQpEFTM0NJOvWyDNXyvki2pDdVKJJckz9yQCh/1w0RGonZi1/lpP34dqhhHaQC2FnwzP3wnlN
mTVi0rov/TIC7xmQHUv6v0xjKRcdteGNyzRvWqFAItzdE2p4rq++XAo97tZxjFlJcCZUhp9SOMGf
usQ4SBxHbwyqZEhOYnE14ySaYbuSkg74JCpEb6NtHySux1bjDU347V+iErrjoyXWi7amjLkYoqR0
akfGCNi639un6jcMMp+Iiveqr7zSFgn4169wbGwF/MmRYwHp705kamEAh5NoUB61Qnr7LwTwWrFJ
5ervpOL3NQqqK9ukLxm1RlXRXAunQwIzNdP8WfySTqawOU9JrovKYqNGG4Q2wpIhviGmMTRV8nOp
oUayY5rLDtMTJGHPOAXyxWPULzTvDCYG4sbsxarMZVInxQnLFf4jRh2nTthqOThfj4xyXKB+cfaW
3neVibW1+Pnwc4knKsxvQX6QRDa+Nwnmt6GrBBac1WHNP0Zch9JQg4rc/qPG/tm28M9qzN8tkfDK
AhJFP0piI8rVdNpuZYcM6AZy8XheQicUm2r5pEs8y6RTIzRlYntn9UWaff5bad0whNUtyVgfUzdj
sKp7+aaa9qGZfm8s1ROlxRTnhcqS5+ax++lGUxNRKNB8SYbAaDtSzqp0oYDDpCW7yIS+PLPd02d1
OcKlYmmLBRUX67TwsC/yYmOtDP+3+g+RekTGSqvmTbRJLyvNUUiojqghbtt1gaOzH/PRsBzedCq3
JzFOCgqugKYZStxaTRxfKgmwwcNfPQ99G8PW8f7QoIQKdtv6aT1tFiHevEyw8BvVmg1bQE1PKmXJ
1S8HzqQHELwqWnfo+sK+pJzv2ZUosrxIAjByfoX6RixpJQmQEIPmcl5SkLyIgHMZlS0IYukaaCnT
KMvbvvIZxHnKJMekeDI2KcMFULvTsKS73FAu9OFIpXBqCMFwRACdEsCg4/fkoEoMpIm8RMtQ5t+K
armvJ/RnYWMBk1KwXK8I/w2Iy9uc2kSpQNNzKryRNzfrkVp2wRzm7N8mlMeX2Yq4HihhmBGYs1jv
x836ufn+GPPTi92+VVK230bplc0MwiNRET7Qrxkc4+KpCPAZnNeArboXFNTJOZrj5iduHk4maaSY
5ZwxAO8UaX9mTMqmIUjQu2Pg7NyW7OQObuuhvpKNIC5p6P5/oGwq2UjZxfqdl1PFu5D1kxAOuGm8
mqEM1PVAs5qkfKS1i6aruIHXW8KtK+guMmfQ/sW0vFocHsc3vD0lxqAUfDuVy5vSLfuMUjtItJWv
w5b0XSkwxbxUKkKQ+mrtSp8kP4rmPlS7MZUpxVxSHN/n1KTP5VJ14IZZCLVxode6+0F+Zu7JKGEn
HAfDHjcXVNIsxU5kGgyKmzWMUQB94WwT/PA4Qp3sCokvBhUydVPtpX9nLygxkkL2rfTTLGK1p0c6
O7WpZB+Yb590ZSCgEqrWyd7ouunQ1uEHDKIyEfLfOedEBtBjHZygmuC9u5U0mVcPHwTpshEDYxVM
U1Fq6KXiScDIm7IBjgXVoIA/FF9ithWBlibaNdnehf3GHio/cJoUk62NreqE1HVH43j/FVSY06q+
9Q2DUKSfHZzMiN+BzEDRcyWPQYhm5qWxQ+39MwWN/BheAqz2lySAj726oDlgkpHUFOmpgof3OKOo
JwlQoXI2Q0QHTP41X45qtUJTGRAzhWqfQzhz14ALnb+U+bM2uvlznpWcXduJqBGLHNpOzy3ZRVqS
+SSfGzvfBze49BLbXL2Vu1OwgbLDz3cEjCiOIbWR9FfA9OQ7XJFYmyA/RHHHbazQAY4bt0hFOE8R
2jrKohJ0KVEowr03K+sVHdfLA05ICnLn3lVCNE75FVe1KZpXHPlru/pAep1l3wBUbP73kzWM+Mp2
oJj7IzeMeog9yxx3Ba/P8QrGhY7HUwuhcSjW9UDkfBs5nf7d7AEaE48kxh+zKR7WrQSLMpyIHBPj
NHbaHrWvfWuF0ifZKZXp0j2DNkfAuXW1YtDqNxL8H4mCJ+B0n0UGiprXyFZC1tPhaqtm/Z8RPXjm
+afWfq3uq4N6qatyPnvCS2RhQV6gS8wf+izxZBw1z8o0m6thIv4EQUelDqHXmewVHs0uePMbktrE
l+qfivR49S1gv4VHkfrRRG18H1ZQw2Yj/POkmjy0WJZCFL3yKURYs6TYPw6RqeAS/uPCQVDv0Be5
Q3x8yqYHFVCiZBrql+qcXeLcX+vey/779qQj0ClpDn/yeOCUb2YKlPkTXfIBBoOZqSXkjD/Q7E06
bDuA4ws5ldUCwc+cq5XLdGaUmlXVHSok9Ltv4ZqWs/VB4bZvx6ZPUDw7Myn5de7PYFBV8M1SKhPb
h93vBH4Q8Ontf+2PYUDY1Y+sWFkouWFtPvNCBTQzg3Xv40vNLfl9KhYZ7Vevy61N+DLAUhIyUrB3
jXZfFpUjam4A+GB19YaQC9lhnWg/u3kKrJhEjejFlQQhRSiJyeHU9sK+7xBhNo7KXRPc0OSQcdKh
Em67MoIBJI8bIZKFyNF0U9b+E2jQn5rQwbaAOUr3vc1ApoXIkPnXm5zjWzft/NLkIibgFC+8MaLc
ttabwUJI23xxqj8eHXT2YGGdYfw54DoMwMLwSSNl3tKsCjO6A9ayTtjzTxPOw8JHuQHsdAgup97D
ifxt2L4LurZ4rEEwCzthbImTZVwOayWNzHRcATZYUOtniWNQitx/T9efbrs6aQblQBHtM9bVU55w
fmewPn1Avc6Zw9woDk67T4bHChz6PuZuy0Z4kVOVm/aTbtLe6cmRrskzq5Ws+n0CC/z4bGdRhz+S
swIxE7FE5Ll1vUrWLzJVstb/aNmvnNRZX3x2xsL6MqJAmYMLSH6Splb8WisXiFj1EJbApXFQ9Hxn
k5JQxlxyvX3Hc4D0f7IPlLKf6Z7/xSHJH/Gza2Oo5erCvYfDpGe6BuWcqq3D7AwF2LJo4y6vAIXn
P9GThTxa39myxKPcYPCvELGI05XZ30YQTqTBulP6dIObI3t9LH+mzJs2gqGr7Ts4G12lnekemnog
rvhlxpDOHitKQ0q5v2LzVMhJ6M+GT8SNBE/kx67jCaOnt2IvHHTQVoprhSEW37W9r7pZQopFkb0V
C+gqoYuavQWwKu2BBhwdWq2SiwRpvtfLAeu51Mx+JpP9qKWMXuBXL3MZhu4wHJwit4h9oOIXotYM
HZNaXKzDgS8ubNNEurobAf86Kj0IqiDx61Wx3Ji01QTyI2Xl1lNLDAtCpd7hWontdqMSmJZjqSG+
F/uycwW6XO97mOcsnA+Ow7Z2P5AbffaZT1qdo/SkU6hRxc+rGBbK5YNez11esNtcn/XMA/G3mMzc
azh/DNhHNmOBqYbEVPZO2WjCPxBwN8OROVHT8nwikEZlaLbjqNHvVapdkXV2SIUBqeSQg1Dh9MMl
nIorQ+41oWjFJEZm/KJyZwcNESVFZ7k9r+cI0eLbwR6ed4p8l/6KkLnGIXASgW8TYys3yzYmtcKV
xasgmV+lgJzA2H7w3cQ3HrLXjEvBELwfeqLcXlaYJOP1HbofuSYIP70zgqNzNXPs0c9G23xVvBGJ
uKewj0bPT6SVIFsSJhkYot+naUPVFJnkiJFIUGLr7Ba3OGo1u0OvNA6FPiW5LLxFid46nCg6ynuK
T1vQcRff0kEcJgQVhZotCyymihhjgpVVFLOwT9zpaZKDIBG52PoKK+nJrkMragNmgSkoELf+c8wZ
x12713800UlRoUZFvsCwnk+Nk78/tJIMSVVX
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_MULTI_GT is
  port (
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC;
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_dmonitorout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_out_clk : out STD_LOGIC;
    gt_txresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    init_clk : in STD_LOGIC;
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    gt_eyescanreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescantrigger : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    refclk1_in : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_rxbufreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxcdrhold : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxcdrovrden_in : in STD_LOGIC;
    gt_rxdfelpmreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxlpmen : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ : in STD_LOGIC;
    gt_rxprbscntreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpolarity : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txprbsforceerr : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    sync_clk_out : in STD_LOGIC;
    rst_in_out_reg_1 : in STD_LOGIC;
    mmcm_not_locked_out2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_MULTI_GT;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_MULTI_GT is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \fabric_pcs_rst_extend_cntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \^gt_rxpmaresetdone\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gtwiz_userclk_rx_active_out : STD_LOGIC;
  signal gtwiz_userclk_rx_reset_in : STD_LOGIC;
  signal gtwiz_userclk_rx_reset_in_r : STD_LOGIC;
  signal \^gtwiz_userclk_rx_usrclk_out\ : STD_LOGIC;
  signal gtwiz_userclk_tx_active_in : STD_LOGIC;
  signal gtx_rx_pcsreset_comb : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpmaresetdone_out : STD_LOGIC;
  signal ultrascale_rx_userclk_n_1 : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \usrclk_rx_active_in_extend_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \usrclk_tx_active_in_extend_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_gt_i_n_86 : STD_LOGIC;
  signal NLW_zynq_bd_C2C1_PHY_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_zynq_bd_C2C1_PHY_0_gt_i_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_zynq_bd_C2C1_PHY_0_gt_i_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_zynq_bd_C2C1_PHY_0_gt_i_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_zynq_bd_C2C1_PHY_0_gt_i_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_zynq_bd_C2C1_PHY_0_gt_i_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_zynq_bd_C2C1_PHY_0_gt_i_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[3]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[4]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[7]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \fabric_pcs_rst_extend_cntr[8]_i_1\ : label is "soft_lutpair150";
  attribute inverted : string;
  attribute inverted of \fabric_pcs_rst_extend_cntr_reg[9]_inv\ : label is "yes";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ultrascale_rx_userclk : label is "yes";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of ultrascale_rx_userclk : label is "soft";
  attribute P_CONTENTS : integer;
  attribute P_CONTENTS of ultrascale_rx_userclk : label is 0;
  attribute P_FREQ_RATIO_SOURCE_TO_USRCLK : integer;
  attribute P_FREQ_RATIO_SOURCE_TO_USRCLK of ultrascale_rx_userclk : label is 1;
  attribute P_FREQ_RATIO_USRCLK_TO_USRCLK2 : integer;
  attribute P_FREQ_RATIO_USRCLK_TO_USRCLK2 of ultrascale_rx_userclk : label is 1;
  attribute P_USRCLK2_DIV : string;
  attribute P_USRCLK2_DIV of ultrascale_rx_userclk : label is "3'b000";
  attribute P_USRCLK2_INT_DIV : integer;
  attribute P_USRCLK2_INT_DIV of ultrascale_rx_userclk : label is 0;
  attribute P_USRCLK_DIV : string;
  attribute P_USRCLK_DIV of ultrascale_rx_userclk : label is "3'b000";
  attribute P_USRCLK_INT_DIV : integer;
  attribute P_USRCLK_INT_DIV of ultrascale_rx_userclk : label is 0;
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[3]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[4]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[6]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \usrclk_rx_active_in_extend_cntr[7]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[4]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[6]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \usrclk_tx_active_in_extend_cntr[7]_i_2\ : label is "soft_lutpair155";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zynq_bd_C2C1_PHY_0_gt_i : label is "zynq_bd_C2C1_PHY_0_gt,zynq_bd_C2C1_PHY_0_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings of zynq_bd_C2C1_PHY_0_gt_i : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zynq_bd_C2C1_PHY_0_gt_i : label is "zynq_bd_C2C1_PHY_0_gt_gtwizard_top,Vivado 2023.2";
begin
  AR(0) <= \^ar\(0);
  E(0) <= \^e\(0);
  gt_rxpmaresetdone(0) <= \^gt_rxpmaresetdone\(0);
  gtwiz_userclk_rx_usrclk_out <= \^gtwiz_userclk_rx_usrclk_out\;
  \out\(0) <= \^out\(0);
\fabric_pcs_rst_extend_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      O => \p_0_in__1\(0)
    );
\fabric_pcs_rst_extend_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      O => \p_0_in__1\(1)
    );
\fabric_pcs_rst_extend_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      O => \p_0_in__1\(2)
    );
\fabric_pcs_rst_extend_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\,
      O => \p_0_in__1\(3)
    );
\fabric_pcs_rst_extend_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      I4 => \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\,
      O => \p_0_in__1\(4)
    );
\fabric_pcs_rst_extend_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I4 => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\,
      I5 => \fabric_pcs_rst_extend_cntr_reg_n_0_[5]\,
      O => \p_0_in__1\(5)
    );
\fabric_pcs_rst_extend_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\,
      O => \p_0_in__1\(6)
    );
\fabric_pcs_rst_extend_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\,
      I1 => \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\,
      O => \p_0_in__1\(7)
    );
\fabric_pcs_rst_extend_cntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\,
      I1 => \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[8]\,
      O => \p_0_in__1\(8)
    );
\fabric_pcs_rst_extend_cntr[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\,
      I2 => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\,
      I4 => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\,
      I5 => \fabric_pcs_rst_extend_cntr_reg_n_0_[5]\,
      O => \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\
    );
\fabric_pcs_rst_extend_cntr[9]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \fabric_pcs_rst_extend_cntr_reg_n_0_[8]\,
      I1 => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\,
      I2 => \fabric_pcs_rst_extend_cntr[8]_i_2_n_0\,
      I3 => \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\,
      O => \p_0_in__1\(9)
    );
\fabric_pcs_rst_extend_cntr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(0),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[0]\
    );
\fabric_pcs_rst_extend_cntr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(1),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[1]\
    );
\fabric_pcs_rst_extend_cntr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(2),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[2]\
    );
\fabric_pcs_rst_extend_cntr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(3),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[3]\
    );
\fabric_pcs_rst_extend_cntr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(4),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[4]\
    );
\fabric_pcs_rst_extend_cntr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(5),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[5]\
    );
\fabric_pcs_rst_extend_cntr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(6),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[6]\
    );
\fabric_pcs_rst_extend_cntr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(7),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[7]\
    );
\fabric_pcs_rst_extend_cntr_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \^e\(0),
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__1\(8),
      Q => \fabric_pcs_rst_extend_cntr_reg_n_0_[8]\
    );
\fabric_pcs_rst_extend_cntr_reg[9]_inv\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \^e\(0),
      D => \p_0_in__1\(9),
      PRE => mmcm_not_locked_out2,
      Q => \^e\(0)
    );
gtwiz_userclk_rx_reset_in_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gt_rxpmaresetdone\(0),
      O => gtwiz_userclk_rx_reset_in
    );
gtwiz_userclk_rx_reset_in_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => gtwiz_userclk_rx_reset_in,
      Q => gtwiz_userclk_rx_reset_in_r,
      R => '0'
    );
ultrascale_rx_userclk: entity work.zynq_bd_C2C1_PHY_0_ultrascale_rx_userclk
     port map (
      gtwiz_reset_clk_freerun_in => '0',
      gtwiz_userclk_rx_active_out => gtwiz_userclk_rx_active_out,
      gtwiz_userclk_rx_reset_in => gtwiz_userclk_rx_reset_in_r,
      gtwiz_userclk_rx_srcclk_in => zynq_bd_C2C1_PHY_0_gt_i_n_86,
      gtwiz_userclk_rx_usrclk2_out => ultrascale_rx_userclk_n_1,
      gtwiz_userclk_rx_usrclk_out => \^gtwiz_userclk_rx_usrclk_out\,
      lopt => lopt_4,
      lopt_1 => lopt_5,
      lopt_2 => lopt_6
    );
\usrclk_rx_active_in_extend_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      O => \p_0_in__10\(0)
    );
\usrclk_rx_active_in_extend_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      O => \p_0_in__10\(1)
    );
\usrclk_rx_active_in_extend_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      O => \p_0_in__10\(2)
    );
\usrclk_rx_active_in_extend_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      I3 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\,
      O => \p_0_in__10\(3)
    );
\usrclk_rx_active_in_extend_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I3 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\,
      I4 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\,
      O => \p_0_in__10\(4)
    );
\usrclk_rx_active_in_extend_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I3 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      I4 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\,
      I5 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[5]\,
      O => \p_0_in__10\(5)
    );
\usrclk_rx_active_in_extend_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[6]\,
      O => \p_0_in__10\(6)
    );
\usrclk_rx_active_in_extend_cntr[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => gtx_rx_pcsreset_comb
    );
\usrclk_rx_active_in_extend_cntr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[6]\,
      O => \p_0_in__10\(7)
    );
\usrclk_rx_active_in_extend_cntr[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gtwiz_userclk_rx_active_out,
      O => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\
    );
\usrclk_rx_active_in_extend_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[5]\,
      I1 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\,
      I2 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\,
      I3 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\,
      I4 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\,
      I5 => \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\,
      O => \usrclk_rx_active_in_extend_cntr[7]_i_4_n_0\
    );
\usrclk_rx_active_in_extend_cntr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__10\(0),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[0]\
    );
\usrclk_rx_active_in_extend_cntr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__10\(1),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[1]\
    );
\usrclk_rx_active_in_extend_cntr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__10\(2),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[2]\
    );
\usrclk_rx_active_in_extend_cntr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__10\(3),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[3]\
    );
\usrclk_rx_active_in_extend_cntr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__10\(4),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[4]\
    );
\usrclk_rx_active_in_extend_cntr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__10\(5),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[5]\
    );
\usrclk_rx_active_in_extend_cntr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__10\(6),
      Q => \usrclk_rx_active_in_extend_cntr_reg_n_0_[6]\
    );
\usrclk_rx_active_in_extend_cntr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => ultrascale_rx_userclk_n_1,
      CE => gtx_rx_pcsreset_comb,
      CLR => \usrclk_rx_active_in_extend_cntr[7]_i_3_n_0\,
      D => \p_0_in__10\(7),
      Q => \^out\(0)
    );
\usrclk_tx_active_in_extend_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      O => \p_0_in__2\(0)
    );
\usrclk_tx_active_in_extend_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      O => \p_0_in__2\(1)
    );
\usrclk_tx_active_in_extend_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      O => \p_0_in__2\(2)
    );
\usrclk_tx_active_in_extend_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I3 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\,
      O => \p_0_in__2\(3)
    );
\usrclk_tx_active_in_extend_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I3 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      I4 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\,
      O => \p_0_in__2\(4)
    );
\usrclk_tx_active_in_extend_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I3 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I4 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\,
      I5 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[5]\,
      O => \p_0_in__2\(5)
    );
\usrclk_tx_active_in_extend_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[6]\,
      O => \p_0_in__2\(6)
    );
\usrclk_tx_active_in_extend_cntr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^e\(0),
      I1 => gtwiz_userclk_tx_active_in,
      O => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\
    );
\usrclk_tx_active_in_extend_cntr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[6]\,
      I1 => \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0\,
      O => \p_0_in__2\(7)
    );
\usrclk_tx_active_in_extend_cntr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\,
      I1 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\,
      I2 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\,
      I3 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\,
      I4 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\,
      I5 => \usrclk_tx_active_in_extend_cntr_reg_n_0_[5]\,
      O => \usrclk_tx_active_in_extend_cntr[7]_i_3_n_0\
    );
\usrclk_tx_active_in_extend_cntr_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(0),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[0]\
    );
\usrclk_tx_active_in_extend_cntr_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(1),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[1]\
    );
\usrclk_tx_active_in_extend_cntr_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(2),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[2]\
    );
\usrclk_tx_active_in_extend_cntr_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(3),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[3]\
    );
\usrclk_tx_active_in_extend_cntr_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(4),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[4]\
    );
\usrclk_tx_active_in_extend_cntr_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(5),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[5]\
    );
\usrclk_tx_active_in_extend_cntr_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(6),
      Q => \usrclk_tx_active_in_extend_cntr_reg_n_0_[6]\
    );
\usrclk_tx_active_in_extend_cntr_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_1,
      CE => \usrclk_tx_active_in_extend_cntr[7]_i_1_n_0\,
      CLR => mmcm_not_locked_out2,
      D => \p_0_in__2\(7),
      Q => gtwiz_userclk_tx_active_in
    );
zynq_bd_C2C1_PHY_0_gt_i: entity work.zynq_bd_C2C1_PHY_0_gt
     port map (
      cplllock_out(0) => cplllock_out(0),
      dmonitorout_out(15 downto 0) => gt_dmonitorout(15 downto 0),
      drpaddr_in(9 downto 0) => gt0_drpaddr(9 downto 0),
      drpclk_in(0) => init_clk,
      drpdi_in(15 downto 0) => gt0_drpdi(15 downto 0),
      drpdo_out(15 downto 0) => gt0_drpdo(15 downto 0),
      drpen_in(0) => gt0_drpen,
      drprdy_out(0) => gt0_drprdy,
      drpwe_in(0) => gt0_drpwe,
      eyescandataerror_out(0) => gt_eyescandataerror(0),
      eyescanreset_in(0) => gt_eyescanreset(0),
      eyescantrigger_in(0) => gt_eyescantrigger(0),
      gthrxn_in(0) => rxn,
      gthrxp_in(0) => rxp,
      gthtxn_out(0) => txn,
      gthtxp_out(0) => txp,
      gtpowergood_out(0) => gt_powergood(0),
      gtrefclk0_in(0) => refclk1_in,
      gtwiz_reset_all_in(0) => '0',
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_zynq_bd_C2C1_PHY_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => rst_in_out_reg_0,
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => rst_in_out_reg,
      gtwiz_reset_tx_datapath_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => \^out\(0),
      gtwiz_userclk_tx_active_in(0) => gtwiz_userclk_tx_active_in,
      gtwiz_userclk_tx_reset_in(0) => \^ar\(0),
      gtwiz_userdata_rx_out(31 downto 0) => D(31 downto 0),
      gtwiz_userdata_tx_in(63 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\(63 downto 0),
      loopback_in(2 downto 0) => loopback(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => gtwiz_userclk_rx_reset_in_r,
      lopt_6 => lopt_5,
      lopt_7 => lopt_6,
      pcsrsvdin_in(15 downto 0) => gt_pcsrsvdin(15 downto 0),
      rxbufreset_in(0) => gt_rxbufreset(0),
      rxbufstatus_out(2 downto 0) => gt_rxbufstatus(2 downto 0),
      rxcdrhold_in(0) => gt_rxcdrhold(0),
      rxcdrovrden_in(0) => gt_rxcdrovrden_in,
      rxdatavalid_out(1) => NLW_zynq_bd_C2C1_PHY_0_gt_i_rxdatavalid_out_UNCONNECTED(1),
      rxdatavalid_out(0) => rxdatavalid_out(0),
      rxdfelpmreset_in(0) => gt_rxdfelpmreset(0),
      rxgearboxslip_in(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\(0),
      rxheader_out(5 downto 2) => NLW_zynq_bd_C2C1_PHY_0_gt_i_rxheader_out_UNCONNECTED(5 downto 2),
      rxheader_out(1 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\(1 downto 0),
      rxheadervalid_out(1) => NLW_zynq_bd_C2C1_PHY_0_gt_i_rxheadervalid_out_UNCONNECTED(1),
      rxheadervalid_out(0) => rxheadervalid_out(0),
      rxlpmen_in(0) => gt_rxlpmen(0),
      rxoutclk_out(0) => zynq_bd_C2C1_PHY_0_gt_i_n_86,
      rxpcsreset_in(0) => gt_rxpcsreset(0),
      rxpmareset_in(0) => gt_rxpmareset(0),
      rxpmaresetdone_out(0) => \^gt_rxpmaresetdone\(0),
      rxpolarity_in(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\,
      rxprbscntreset_in(0) => gt_rxprbscntreset(0),
      rxprbserr_out(0) => gt_rxprbserr(0),
      rxprbssel_in(3 downto 0) => gt_rxprbssel(3 downto 0),
      rxresetdone_out(0) => gt_rxresetdone(0),
      rxstartofseq_out(1 downto 0) => NLW_zynq_bd_C2C1_PHY_0_gt_i_rxstartofseq_out_UNCONNECTED(1 downto 0),
      rxusrclk2_in(0) => ultrascale_rx_userclk_n_1,
      rxusrclk_in(0) => \^gtwiz_userclk_rx_usrclk_out\,
      txbufstatus_out(1 downto 0) => gt_txbufstatus(1 downto 0),
      txdiffctrl_in(4 downto 0) => gt_txdiffctrl(4 downto 0),
      txheader_in(5 downto 2) => B"0000",
      txheader_in(1 downto 0) => Q(1 downto 0),
      txinhibit_in(0) => gt_txinhibit(0),
      txoutclk_out(0) => tx_out_clk,
      txoutclkfabric_out(0) => NLW_zynq_bd_C2C1_PHY_0_gt_i_txoutclkfabric_out_UNCONNECTED(0),
      txoutclkpcs_out(0) => NLW_zynq_bd_C2C1_PHY_0_gt_i_txoutclkpcs_out_UNCONNECTED(0),
      txpcsreset_in(0) => gt_txpcsreset(0),
      txpmareset_in(0) => gt_txpmareset(0),
      txpmaresetdone_out(0) => txpmaresetdone_out,
      txpolarity_in(0) => gt_txpolarity(0),
      txpostcursor_in(4 downto 0) => gt_txpostcursor(4 downto 0),
      txprbsforceerr_in(0) => gt_txprbsforceerr(0),
      txprbssel_in(3 downto 0) => gt_txprbssel(3 downto 0),
      txprecursor_in(4 downto 0) => gt_txprecursor(4 downto 0),
      txresetdone_out(0) => gt_txresetdone(0),
      txsequence_in(6 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\(6 downto 0),
      txusrclk2_in(0) => rst_in_out_reg_1,
      txusrclk_in(0) => sync_clk_out
    );
zynq_bd_C2C1_PHY_0_gt_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txpmaresetdone_out,
      O => \^ar\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_fifo_gen_master is
  port (
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 71 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 71 downto 0 );
    full : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    underflow : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zynq_bd_C2C1_PHY_0_fifo_gen_master : entity is "zynq_bd_C2C1_PHY_0_fifo_gen_master,fifo_generator_v13_2_9,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zynq_bd_C2C1_PHY_0_fifo_gen_master : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zynq_bd_C2C1_PHY_0_fifo_gen_master : entity is "fifo_generator_v13_2_9,Vivado 2023.2";
end zynq_bd_C2C1_PHY_0_fifo_gen_master;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_fifo_gen_master is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 68 downto 0 );
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 71 downto 66 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 72;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 72;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 1;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 1;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 2;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 12;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 13;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 1;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 450;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 449;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 9;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute x_interface_info of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute x_interface_info of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute x_interface_info of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute x_interface_info of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute x_interface_parameter of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 1000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute x_interface_info of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute x_interface_info of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute x_interface_info of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  dout(71) <= \<const0>\;
  dout(70) <= \<const0>\;
  dout(69) <= \<const0>\;
  dout(68) <= \^dout\(68);
  dout(67) <= \<const0>\;
  dout(66) <= \<const0>\;
  dout(65 downto 0) <= \^dout\(65 downto 0);
  prog_full <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zynq_bd_C2C1_PHY_0_fifo_generator_v13_2_9
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(8 downto 0) => NLW_U0_data_count_UNCONNECTED(8 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(71 downto 0) => din(71 downto 0),
      dout(71 downto 69) => NLW_U0_dout_UNCONNECTED(71 downto 69),
      dout(68) => \^dout\(68),
      dout(67 downto 66) => NLW_U0_dout_UNCONNECTED(67 downto 66),
      dout(65 downto 0) => \^dout\(65 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => overflow,
      prog_empty => prog_empty,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => rd_clk,
      rd_data_count(8 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(8 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => underflow,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(8 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(8 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_CLOCK_CORRECTION_CHANNEL_BONDING is
  port (
    dout : out STD_LOGIC_VECTOR ( 65 downto 0 );
    do_rd_en_i : out STD_LOGIC;
    rx_lossofsync_i : out STD_LOGIC;
    CC_detect_dlyd1 : out STD_LOGIC;
    CB_detect_dlyd0p5 : out STD_LOGIC;
    valid_btf_detect_dlyd1 : out STD_LOGIC;
    bit_err_chan_bond_i : out STD_LOGIC;
    ILLEGAL_BTF_reg : out STD_LOGIC;
    rxdatavalid_i : out STD_LOGIC;
    wr_err_rd_clk_sync_reg_0 : out STD_LOGIC;
    hard_err_usr0 : out STD_LOGIC;
    rxfsm_reset_i : out STD_LOGIC;
    \LINK_RESET_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LINK_RESET_OUT0 : out STD_LOGIC;
    hold_reg_reg_0 : out STD_LOGIC;
    final_gater_for_fifo_din_i : out STD_LOGIC;
    START_CB_WRITES_OUT : out STD_LOGIC;
    ANY_VLD_BTF_FLAG : out STD_LOGIC;
    srst : in STD_LOGIC;
    gtwiz_userclk_rx_usrclk_out : in STD_LOGIC;
    s_level_out_d5_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    in0 : in STD_LOGIC;
    UNSCRAMBLED_DATA_OUT : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdatavalid_to_fifo_i : in STD_LOGIC;
    cbcc_fifo_reset_rd_clk : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    cbcc_reset_cbstg2_rd_clk : in STD_LOGIC;
    CC_RXLOSSOFSYNC_OUT_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    valid_btf_detect_c : in STD_LOGIC;
    CB_detect0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_for_reset_r_reg[23]_0\ : in STD_LOGIC;
    illegal_btf_i : in STD_LOGIC;
    enable_err_detect_i : in STD_LOGIC;
    HARD_ERR_reg : in STD_LOGIC;
    gt_txbufstatus : in STD_LOGIC_VECTOR ( 0 to 0 );
    hard_err_usr_reg : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    allow_block_sync_propagation_reg : in STD_LOGIC;
    LINK_RESET_OUT_reg : in STD_LOGIC;
    hard_err_rst_int : in STD_LOGIC;
    FINAL_GATER_FOR_FIFO_DIN_reg_0 : in STD_LOGIC;
    \wr_monitor_flag_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \valid_btf_detect_extend_r_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    START_CB_WRITES_OUT_reg_0 : in STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_CLOCK_CORRECTION_CHANNEL_BONDING;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_CLOCK_CORRECTION_CHANNEL_BONDING is
  signal \^any_vld_btf_flag\ : STD_LOGIC;
  signal ANY_VLD_BTF_FLAG_i_1_n_0 : STD_LOGIC;
  signal \^cb_detect_dlyd0p5\ : STD_LOGIC;
  signal CB_detect_dlyd1 : STD_LOGIC;
  signal CB_detect_dlyd10 : STD_LOGIC;
  signal CB_detect_dlyd1p0 : STD_LOGIC;
  signal CC_detect_pulse_r : STD_LOGIC;
  signal FINAL_GATER_FOR_FIFO_DIN0 : STD_LOGIC;
  signal FINAL_GATER_FOR_FIFO_DIN_i_1_n_0 : STD_LOGIC;
  signal \FIRST_CB_BITERR_CB_RESET_OUT1__15\ : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_3_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0 : STD_LOGIC;
  signal FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0 : STD_LOGIC;
  signal \LINK_RESET[0]_i_2_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_3_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_4_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_5_n_0\ : STD_LOGIC;
  signal \LINK_RESET[0]_i_6_n_0\ : STD_LOGIC;
  signal SOFT_ERR_i_2_n_0 : STD_LOGIC;
  signal \^start_cb_writes_out\ : STD_LOGIC;
  signal START_CB_WRITES_OUT_i_1_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_1_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_3_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_4_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_5_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_6_n_0 : STD_LOGIC;
  signal any_vld_btf_fifo_din_detect_dlyd_i_7_n_0 : STD_LOGIC;
  signal bit80_prsnt : STD_LOGIC;
  signal \^bit_err_chan_bond_i\ : STD_LOGIC;
  signal buffer_too_empty_c : STD_LOGIC;
  signal cb_fifo_din_detect_q : STD_LOGIC;
  signal \count_for_reset_r[0]_i_3_n_0\ : STD_LOGIC;
  signal count_for_reset_r_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \count_for_reset_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \count_for_reset_r_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \count_for_reset_r_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \count_for_reset_r_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal do_rd_en : STD_LOGIC;
  signal \^do_rd_en_i\ : STD_LOGIC;
  signal do_wr_en : STD_LOGIC;
  signal do_wr_en_i_1_n_0 : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal en32_fifo_din_i : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal \^final_gater_for_fifo_din_i\ : STD_LOGIC;
  signal first_cb_to_write_to_fifo : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_2_n_0 : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_3_n_0 : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_4_n_0 : STD_LOGIC;
  signal first_cb_to_write_to_fifo_dlyd_i_5_n_0 : STD_LOGIC;
  signal hold_reg : STD_LOGIC;
  signal hold_reg_i_1_n_0 : STD_LOGIC;
  signal link_reset_0 : STD_LOGIC;
  signal link_reset_0_c : STD_LOGIC;
  signal master_do_rd_en_q : STD_LOGIC;
  signal mod_do_wr_en : STD_LOGIC;
  signal new_do_wr_en : STD_LOGIC;
  signal new_do_wr_en_i_1_n_0 : STD_LOGIC;
  signal new_underflow_flag_c : STD_LOGIC;
  signal new_underflow_flag_c0 : STD_LOGIC;
  signal overflow_flag_c : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal \p_0_in__8\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \raw_data_r_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_r_reg_n_0_[9]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[10]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[11]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[12]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[13]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[14]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[15]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[16]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[17]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[18]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[19]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[20]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[21]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[22]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[23]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[7]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[8]\ : STD_LOGIC;
  signal \raw_data_r_reg_n_0_[9]\ : STD_LOGIC;
  signal raw_data_srl_out : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal rd_err_c : STD_LOGIC;
  signal rd_err_pre : STD_LOGIC;
  signal rxbuferr_out_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdatavalid_lookahead_i : STD_LOGIC;
  signal u_cdc_rxlossofsync_in_n_0 : STD_LOGIC;
  signal u_rst_sync_btf_sync_n_0 : STD_LOGIC;
  signal underflow_flag_c : STD_LOGIC;
  signal underflow_flag_r1 : STD_LOGIC;
  signal underflow_flag_r10 : STD_LOGIC;
  signal underflow_flag_r2 : STD_LOGIC;
  signal underflow_flag_r3 : STD_LOGIC;
  signal valid_btf_detect : STD_LOGIC;
  signal valid_btf_detect_extend_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal valid_btf_detect_extend_r2 : STD_LOGIC;
  signal valid_btf_detect_extend_r20_n_0 : STD_LOGIC;
  signal wait_for_rd_en : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \wait_for_rd_en[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[2]_i_1_n_0\ : STD_LOGIC;
  signal \wait_for_rd_en[2]_i_2_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en[5]_i_1_n_0\ : STD_LOGIC;
  signal wait_for_wr_en_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wait_for_wr_en_wr3_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[1]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[2]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[4]_srl3_n_0\ : STD_LOGIC;
  signal \wait_for_wr_en_wr3_reg[5]_srl3_n_0\ : STD_LOGIC;
  signal wait_for_wr_en_wr4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wdth_conv_1stage : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal wdth_conv_2stage : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal \wdth_conv_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \wdth_conv_count_reg_n_0_[0]\ : STD_LOGIC;
  signal wr_err_c : STD_LOGIC;
  signal wr_err_rd_clk_pre : STD_LOGIC;
  signal wr_monitor_flag : STD_LOGIC;
  signal wr_monitor_flag_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_SRLC32E_inst_4_Q31_UNCONNECTED : STD_LOGIC;
  signal \NLW_count_for_reset_r_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_master_fifo.data_fifo_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_fifo.data_fifo_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_fifo.data_fifo_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_master_fifo.data_fifo_dout_UNCONNECTED\ : STD_LOGIC_VECTOR ( 71 downto 66 );
  signal \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of FINAL_GATER_FOR_FIFO_DIN_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of FIRST_CB_BITERR_CB_RESET_OUT_i_3 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of FIRST_CB_BITERR_CB_RESET_OUT_i_4 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \FSM_onehot_cdr_reset_fsm_r[2]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of RXDATAVALID_IN_REG_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \RX_DATA_REG[63]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of SOFT_ERR_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of SOFT_ERR_i_2 : label is "soft_lutpair32";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of SRLC32E_inst_4 : label is "PRIMITIVE";
  attribute srl_name : string;
  attribute srl_name of SRLC32E_inst_4 : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/SRLC32E_inst_4 ";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \count_for_reset_r_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of do_wr_en_i_2 : label is "soft_lutpair29";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of master_do_rd_en_q_reg : label is "no";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \master_fifo.data_fifo\ : label is "zynq_bd_C2C1_PHY_0_fifo_gen_master,fifo_generator_v13_2_9,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \master_fifo.data_fifo\ : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \master_fifo.data_fifo\ : label is "fifo_generator_v13_2_9,Vivado 2023.2";
  attribute inverted : string;
  attribute inverted of new_underflow_flag_c_reg_inv : label is "yes";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_r_reg[9]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \raw_data_r_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of rxfsm_reset_i_inferred_i_1 : label is "soft_lutpair30";
  attribute BOX_TYPE of \srlc32e[0].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srlc32e[0].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[0].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[0].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[10].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[10].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[10].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[10].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[11].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[11].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[11].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[11].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[12].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[12].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[12].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[12].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[13].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[13].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[13].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[13].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[14].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[14].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[14].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[14].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[15].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[15].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[15].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[15].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[16].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[16].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[16].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[16].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[17].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[17].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[17].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[17].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[18].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[18].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[18].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[18].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[19].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[19].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[19].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[19].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[1].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[1].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[1].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[1].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[20].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[20].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[20].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[20].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[21].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[21].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[21].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[21].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[22].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[22].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[22].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[22].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[23].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[23].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[23].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[23].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[24].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[24].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[24].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[24].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[25].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[25].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[25].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[25].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[26].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[26].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[26].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[26].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[27].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[27].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[27].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[27].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[28].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[28].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[28].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[28].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[29].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[29].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[29].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[29].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[2].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[2].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[2].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[2].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[30].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[30].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[30].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[30].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[31].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[31].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[31].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[31].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[32].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[32].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[32].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[32].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[33].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[33].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[33].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[33].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[34].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[34].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[34].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[34].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[3].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[3].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[3].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[3].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[4].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[4].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[4].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[4].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[5].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[5].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[5].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[5].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[6].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[6].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[6].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[6].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[7].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[7].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[7].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[7].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[8].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[8].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[8].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[8].SRLC32E_inst_1 ";
  attribute BOX_TYPE of \srlc32e[9].SRLC32E_inst_1\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srlc32e[9].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e ";
  attribute srl_name of \srlc32e[9].SRLC32E_inst_1\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/srlc32e[9].SRLC32E_inst_1 ";
  attribute SHREG_EXTRACT of valid_btf_detect_reg : label is "no";
  attribute SOFT_HLUTNM of \wait_for_rd_en[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \wait_for_rd_en[2]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \wait_for_wr_en[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \wait_for_wr_en[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \wait_for_wr_en[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \wait_for_wr_en[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \wait_for_wr_en[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wait_for_wr_en[5]_i_2\ : label is "soft_lutpair25";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[0]_srl3\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[0]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[1]_srl3\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[1]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[2]_srl3\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[2]_srl3\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[2]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[3]_srl3\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[3]_srl3\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[3]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[4]_srl3\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[4]_srl3\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[4]_srl3 ";
  attribute srl_bus_name of \wait_for_wr_en_wr3_reg[5]_srl3\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg ";
  attribute srl_name of \wait_for_wr_en_wr3_reg[5]_srl3\ : label is "inst/\zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr3_reg[5]_srl3 ";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[35]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[36]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[37]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[38]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[39]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_1stage_reg[9]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[35]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[36]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[37]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[38]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[39]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_2stage_reg[9]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[32]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[33]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[34]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[35]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[36]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[37]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[38]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[39]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \wdth_conv_3stage_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of \wdth_conv_count[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \wdth_conv_count[1]_i_2\ : label is "soft_lutpair31";
  attribute SHREG_EXTRACT of wr_err_rd_clk_sync_reg : label is "no";
  attribute SOFT_HLUTNM of \wr_monitor_flag[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \wr_monitor_flag[1]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \wr_monitor_flag[2]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \wr_monitor_flag[3]_i_2\ : label is "soft_lutpair27";
begin
  ANY_VLD_BTF_FLAG <= \^any_vld_btf_flag\;
  CB_detect_dlyd0p5 <= \^cb_detect_dlyd0p5\;
  START_CB_WRITES_OUT <= \^start_cb_writes_out\;
  bit_err_chan_bond_i <= \^bit_err_chan_bond_i\;
  do_rd_en_i <= \^do_rd_en_i\;
  dout(65 downto 0) <= \^dout\(65 downto 0);
  final_gater_for_fifo_din_i <= \^final_gater_for_fifo_din_i\;
ANY_VLD_BTF_FLAG_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => any_vld_btf_fifo_din_detect_dlyd,
      I2 => \^any_vld_btf_flag\,
      O => ANY_VLD_BTF_FLAG_i_1_n_0
    );
ANY_VLD_BTF_FLAG_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => ANY_VLD_BTF_FLAG_i_1_n_0,
      Q => \^any_vld_btf_flag\,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
CB_detect_dlyd0p5_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => CB_detect0,
      Q => \^cb_detect_dlyd0p5\,
      R => SR(0)
    );
CB_detect_dlyd1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => CB_detect_dlyd1p0,
      I1 => \^cb_detect_dlyd0p5\,
      O => CB_detect_dlyd10
    );
CB_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => CB_detect_dlyd10,
      Q => CB_detect_dlyd1,
      R => SR(0)
    );
CB_detect_dlyd1p0_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \^cb_detect_dlyd0p5\,
      Q => CB_detect_dlyd1p0,
      R => SR(0)
    );
CC_RXLOSSOFSYNC_OUT_reg: unisim.vcomponents.FDSE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => u_cdc_rxlossofsync_in_n_0,
      Q => rx_lossofsync_i,
      S => CC_RXLOSSOFSYNC_OUT_reg_0
    );
CC_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_c,
      Q => CC_detect_dlyd1,
      R => SR(0)
    );
CC_detect_pulse_r_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => D(1),
      Q => CC_detect_pulse_r,
      R => '0'
    );
FINAL_GATER_FOR_FIFO_DIN_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => FINAL_GATER_FOR_FIFO_DIN_reg_0,
      I1 => cb_fifo_din_detect_q,
      I2 => p_0_in0_in,
      I3 => \^final_gater_for_fifo_din_i\,
      O => FINAL_GATER_FOR_FIFO_DIN_i_1_n_0
    );
FINAL_GATER_FOR_FIFO_DIN_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => FINAL_GATER_FOR_FIFO_DIN_i_1_n_0,
      Q => \^final_gater_for_fifo_din_i\,
      R => SR(0)
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E22E"
    )
        port map (
      I0 => \^bit_err_chan_bond_i\,
      I1 => new_do_wr_en,
      I2 => \FIRST_CB_BITERR_CB_RESET_OUT1__15\,
      I3 => FIRST_CB_BITERR_CB_RESET_OUT_i_3_n_0,
      I4 => FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0,
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => en32_fifo_din_i(58),
      I1 => en32_fifo_din_i(57),
      I2 => en32_fifo_din_i(56),
      I3 => FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0,
      I4 => FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0,
      I5 => FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0,
      O => \FIRST_CB_BITERR_CB_RESET_OUT1__15\
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      I1 => wr_monitor_flag_reg(2),
      I2 => wr_monitor_flag_reg(1),
      I3 => wr_monitor_flag_reg(3),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_3_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAEAEAEB"
    )
        port map (
      I0 => \wr_monitor_flag_reg[3]_0\(0),
      I1 => wr_monitor_flag_reg(2),
      I2 => wr_monitor_flag_reg(3),
      I3 => wr_monitor_flag_reg(0),
      I4 => wr_monitor_flag_reg(1),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_4_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => en32_fifo_din_i(61),
      I1 => en32_fifo_din_i(62),
      I2 => en32_fifo_din_i(60),
      I3 => en32_fifo_din_i(59),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_5_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => en32_fifo_din_i(66),
      I1 => en32_fifo_din_i(65),
      I2 => en32_fifo_din_i(64),
      I3 => en32_fifo_din_i(63),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_6_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => en32_fifo_din_i(67),
      I1 => en32_fifo_din_i(68),
      I2 => en32_fifo_din_i(69),
      I3 => en32_fifo_din_i(70),
      I4 => en32_fifo_din_i(71),
      I5 => en32_fifo_din_i(76),
      O => FIRST_CB_BITERR_CB_RESET_OUT_i_7_n_0
    );
FIRST_CB_BITERR_CB_RESET_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => FIRST_CB_BITERR_CB_RESET_OUT_i_1_n_0,
      Q => \^bit_err_chan_bond_i\,
      R => '0'
    );
\FSM_onehot_cdr_reset_fsm_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => link_reset_0_c,
      I1 => allow_block_sync_propagation_reg,
      I2 => hard_err_rst_int,
      O => \LINK_RESET_reg[0]_0\(0)
    );
HARD_ERR_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => rxbuferr_out_i(1),
      I1 => rxbuferr_out_i(0),
      I2 => HARD_ERR_reg,
      I3 => gt_txbufstatus(0),
      I4 => enable_err_detect_i,
      O => wr_err_rd_clk_sync_reg_0
    );
\LINK_RESET[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8000000000000"
    )
        port map (
      I0 => \LINK_RESET[0]_i_2_n_0\,
      I1 => count_for_reset_r_reg(1),
      I2 => count_for_reset_r_reg(2),
      I3 => \LINK_RESET[0]_i_3_n_0\,
      I4 => \LINK_RESET[0]_i_4_n_0\,
      I5 => \LINK_RESET[0]_i_5_n_0\,
      O => link_reset_0
    );
\LINK_RESET[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => count_for_reset_r_reg(3),
      I1 => count_for_reset_r_reg(6),
      I2 => count_for_reset_r_reg(7),
      I3 => count_for_reset_r_reg(5),
      I4 => count_for_reset_r_reg(4),
      O => \LINK_RESET[0]_i_2_n_0\
    );
\LINK_RESET[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => count_for_reset_r_reg(6),
      I1 => count_for_reset_r_reg(7),
      I2 => count_for_reset_r_reg(4),
      I3 => count_for_reset_r_reg(5),
      I4 => count_for_reset_r_reg(3),
      I5 => count_for_reset_r_reg(0),
      O => \LINK_RESET[0]_i_3_n_0\
    );
\LINK_RESET[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => count_for_reset_r_reg(10),
      I1 => count_for_reset_r_reg(11),
      I2 => count_for_reset_r_reg(8),
      I3 => count_for_reset_r_reg(9),
      I4 => \LINK_RESET[0]_i_6_n_0\,
      O => \LINK_RESET[0]_i_4_n_0\
    );
\LINK_RESET[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_for_reset_r_reg(20),
      I1 => count_for_reset_r_reg(21),
      I2 => count_for_reset_r_reg(18),
      I3 => count_for_reset_r_reg(19),
      I4 => count_for_reset_r_reg(23),
      I5 => count_for_reset_r_reg(22),
      O => \LINK_RESET[0]_i_5_n_0\
    );
\LINK_RESET[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => count_for_reset_r_reg(14),
      I1 => count_for_reset_r_reg(15),
      I2 => count_for_reset_r_reg(12),
      I3 => count_for_reset_r_reg(13),
      I4 => count_for_reset_r_reg(17),
      I5 => count_for_reset_r_reg(16),
      O => \LINK_RESET[0]_i_6_n_0\
    );
LINK_RESET_OUT_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => LINK_RESET_OUT_reg,
      I1 => link_reset_0_c,
      O => LINK_RESET_OUT0
    );
\LINK_RESET_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => link_reset_0,
      Q => link_reset_0_c,
      R => '0'
    );
RXDATAVALID_IN_REG_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => master_do_rd_en_q,
      I1 => p_0_in4_in,
      O => rxdatavalid_i
    );
\RX_DATA_REG[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_reg,
      O => hold_reg_reg_0
    );
SOFT_ERR_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBF0000"
    )
        port map (
      I0 => illegal_btf_i,
      I1 => hold_reg,
      I2 => \^dout\(65),
      I3 => \^dout\(64),
      I4 => SOFT_ERR_i_2_n_0,
      O => ILLEGAL_BTF_reg
    );
SOFT_ERR_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => master_do_rd_en_q,
      I2 => enable_err_detect_i,
      O => SOFT_ERR_i_2_n_0
    );
SRLC32E_inst_4: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00010",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => rxdatavalid_to_fifo_i,
      Q => rxdatavalid_lookahead_i,
      Q31 => NLW_SRLC32E_inst_4_Q31_UNCONNECTED
    );
START_CB_WRITES_OUT_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => START_CB_WRITES_OUT_reg_0,
      I1 => cb_fifo_din_detect_q,
      I2 => p_0_in0_in,
      I3 => \^start_cb_writes_out\,
      O => START_CB_WRITES_OUT_i_1_n_0
    );
START_CB_WRITES_OUT_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => START_CB_WRITES_OUT_i_1_n_0,
      Q => \^start_cb_writes_out\,
      R => SR(0)
    );
any_vld_btf_fifo_din_detect_dlyd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => any_vld_btf_fifo_din_detect_dlyd_i_3_n_0,
      I1 => SR(0),
      I2 => wait_for_wr_en_wr4(3),
      I3 => wait_for_wr_en_wr4(1),
      O => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[18]\,
      I1 => \raw_data_r_r_reg_n_0_[17]\,
      I2 => \raw_data_r_r_reg_n_0_[16]\,
      I3 => any_vld_btf_fifo_din_detect_dlyd_i_4_n_0,
      I4 => any_vld_btf_fifo_din_detect_dlyd_i_5_n_0,
      O => any_vld_btf_fifo_din_detect
    );
any_vld_btf_fifo_din_detect_dlyd_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => wait_for_wr_en_wr4(2),
      I1 => wait_for_wr_en_wr4(4),
      I2 => wait_for_wr_en_wr4(5),
      I3 => wait_for_wr_en_wr4(0),
      O => any_vld_btf_fifo_din_detect_dlyd_i_3_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[19]\,
      I1 => \raw_data_r_r_reg_n_0_[20]\,
      I2 => \raw_data_r_r_reg_n_0_[22]\,
      I3 => \raw_data_r_r_reg_n_0_[21]\,
      I4 => any_vld_btf_fifo_din_detect_dlyd_i_6_n_0,
      O => any_vld_btf_fifo_din_detect_dlyd_i_4_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[31]\,
      I1 => \raw_data_r_r_reg_n_0_[32]\,
      I2 => \raw_data_r_r_reg_n_0_[33]\,
      I3 => p_0_in0_in,
      I4 => any_vld_btf_fifo_din_detect_dlyd_i_7_n_0,
      O => any_vld_btf_fifo_din_detect_dlyd_i_5_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[26]\,
      I1 => \raw_data_r_r_reg_n_0_[25]\,
      I2 => \raw_data_r_r_reg_n_0_[24]\,
      I3 => \raw_data_r_r_reg_n_0_[23]\,
      O => any_vld_btf_fifo_din_detect_dlyd_i_6_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raw_data_r_r_reg_n_0_[30]\,
      I1 => \raw_data_r_r_reg_n_0_[29]\,
      I2 => \raw_data_r_r_reg_n_0_[28]\,
      I3 => \raw_data_r_r_reg_n_0_[27]\,
      O => any_vld_btf_fifo_din_detect_dlyd_i_7_n_0
    );
any_vld_btf_fifo_din_detect_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => any_vld_btf_fifo_din_detect,
      Q => any_vld_btf_fifo_din_detect_dlyd,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
cb_fifo_din_detect_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => any_vld_btf_fifo_din_detect,
      Q => cb_fifo_din_detect_q,
      R => SR(0)
    );
\count_for_reset_r[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_for_reset_r_reg(0),
      O => \count_for_reset_r[0]_i_3_n_0\
    );
\count_for_reset_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_15\,
      Q => count_for_reset_r_reg(0),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \count_for_reset_r_reg[0]_i_2_n_0\,
      CO(6) => \count_for_reset_r_reg[0]_i_2_n_1\,
      CO(5) => \count_for_reset_r_reg[0]_i_2_n_2\,
      CO(4) => \count_for_reset_r_reg[0]_i_2_n_3\,
      CO(3) => \count_for_reset_r_reg[0]_i_2_n_4\,
      CO(2) => \count_for_reset_r_reg[0]_i_2_n_5\,
      CO(1) => \count_for_reset_r_reg[0]_i_2_n_6\,
      CO(0) => \count_for_reset_r_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \count_for_reset_r_reg[0]_i_2_n_8\,
      O(6) => \count_for_reset_r_reg[0]_i_2_n_9\,
      O(5) => \count_for_reset_r_reg[0]_i_2_n_10\,
      O(4) => \count_for_reset_r_reg[0]_i_2_n_11\,
      O(3) => \count_for_reset_r_reg[0]_i_2_n_12\,
      O(2) => \count_for_reset_r_reg[0]_i_2_n_13\,
      O(1) => \count_for_reset_r_reg[0]_i_2_n_14\,
      O(0) => \count_for_reset_r_reg[0]_i_2_n_15\,
      S(7 downto 1) => count_for_reset_r_reg(7 downto 1),
      S(0) => \count_for_reset_r[0]_i_3_n_0\
    );
\count_for_reset_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_13\,
      Q => count_for_reset_r_reg(10),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_12\,
      Q => count_for_reset_r_reg(11),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_11\,
      Q => count_for_reset_r_reg(12),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_10\,
      Q => count_for_reset_r_reg(13),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_9\,
      Q => count_for_reset_r_reg(14),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_8\,
      Q => count_for_reset_r_reg(15),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_15\,
      Q => count_for_reset_r_reg(16),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_for_reset_r_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_count_for_reset_r_reg[16]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \count_for_reset_r_reg[16]_i_1_n_1\,
      CO(5) => \count_for_reset_r_reg[16]_i_1_n_2\,
      CO(4) => \count_for_reset_r_reg[16]_i_1_n_3\,
      CO(3) => \count_for_reset_r_reg[16]_i_1_n_4\,
      CO(2) => \count_for_reset_r_reg[16]_i_1_n_5\,
      CO(1) => \count_for_reset_r_reg[16]_i_1_n_6\,
      CO(0) => \count_for_reset_r_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \count_for_reset_r_reg[16]_i_1_n_8\,
      O(6) => \count_for_reset_r_reg[16]_i_1_n_9\,
      O(5) => \count_for_reset_r_reg[16]_i_1_n_10\,
      O(4) => \count_for_reset_r_reg[16]_i_1_n_11\,
      O(3) => \count_for_reset_r_reg[16]_i_1_n_12\,
      O(2) => \count_for_reset_r_reg[16]_i_1_n_13\,
      O(1) => \count_for_reset_r_reg[16]_i_1_n_14\,
      O(0) => \count_for_reset_r_reg[16]_i_1_n_15\,
      S(7 downto 0) => count_for_reset_r_reg(23 downto 16)
    );
\count_for_reset_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_14\,
      Q => count_for_reset_r_reg(17),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_13\,
      Q => count_for_reset_r_reg(18),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_12\,
      Q => count_for_reset_r_reg(19),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_14\,
      Q => count_for_reset_r_reg(1),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_11\,
      Q => count_for_reset_r_reg(20),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_10\,
      Q => count_for_reset_r_reg(21),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_9\,
      Q => count_for_reset_r_reg(22),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[16]_i_1_n_8\,
      Q => count_for_reset_r_reg(23),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_13\,
      Q => count_for_reset_r_reg(2),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_12\,
      Q => count_for_reset_r_reg(3),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_11\,
      Q => count_for_reset_r_reg(4),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_10\,
      Q => count_for_reset_r_reg(5),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_9\,
      Q => count_for_reset_r_reg(6),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[0]_i_2_n_8\,
      Q => count_for_reset_r_reg(7),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_15\,
      Q => count_for_reset_r_reg(8),
      R => \count_for_reset_r_reg[23]_0\
    );
\count_for_reset_r_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_for_reset_r_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \count_for_reset_r_reg[8]_i_1_n_0\,
      CO(6) => \count_for_reset_r_reg[8]_i_1_n_1\,
      CO(5) => \count_for_reset_r_reg[8]_i_1_n_2\,
      CO(4) => \count_for_reset_r_reg[8]_i_1_n_3\,
      CO(3) => \count_for_reset_r_reg[8]_i_1_n_4\,
      CO(2) => \count_for_reset_r_reg[8]_i_1_n_5\,
      CO(1) => \count_for_reset_r_reg[8]_i_1_n_6\,
      CO(0) => \count_for_reset_r_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \count_for_reset_r_reg[8]_i_1_n_8\,
      O(6) => \count_for_reset_r_reg[8]_i_1_n_9\,
      O(5) => \count_for_reset_r_reg[8]_i_1_n_10\,
      O(4) => \count_for_reset_r_reg[8]_i_1_n_11\,
      O(3) => \count_for_reset_r_reg[8]_i_1_n_12\,
      O(2) => \count_for_reset_r_reg[8]_i_1_n_13\,
      O(1) => \count_for_reset_r_reg[8]_i_1_n_14\,
      O(0) => \count_for_reset_r_reg[8]_i_1_n_15\,
      S(7 downto 0) => count_for_reset_r_reg(15 downto 8)
    );
\count_for_reset_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => \count_for_reset_r_reg[8]_i_1_n_14\,
      Q => count_for_reset_r_reg(9),
      R => \count_for_reset_r_reg[23]_0\
    );
do_rd_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => cbcc_fifo_reset_rd_clk,
      I1 => wait_for_rd_en(2),
      I2 => wait_for_rd_en(1),
      O => do_rd_en
    );
do_rd_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => new_underflow_flag_c,
      Q => \^do_rd_en_i\,
      R => do_rd_en
    );
do_wr_en_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => FINAL_GATER_FOR_FIFO_DIN0,
      I1 => p_1_in,
      I2 => overflow_flag_c,
      I3 => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0,
      I4 => \^final_gater_for_fifo_din_i\,
      O => do_wr_en_i_1_n_0
    );
do_wr_en_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => cb_fifo_din_detect_q,
      I2 => FINAL_GATER_FOR_FIFO_DIN_reg_0,
      O => FINAL_GATER_FOR_FIFO_DIN0
    );
do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => do_wr_en_i_1_n_0,
      Q => do_wr_en,
      R => '0'
    );
first_cb_to_write_to_fifo_dlyd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[18]\,
      I1 => \raw_data_r_reg_n_0_[17]\,
      I2 => \raw_data_r_reg_n_0_[16]\,
      I3 => first_cb_to_write_to_fifo_dlyd_i_2_n_0,
      I4 => first_cb_to_write_to_fifo_dlyd_i_3_n_0,
      O => first_cb_to_write_to_fifo
    );
first_cb_to_write_to_fifo_dlyd_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[19]\,
      I1 => \raw_data_r_reg_n_0_[20]\,
      I2 => \raw_data_r_reg_n_0_[22]\,
      I3 => \raw_data_r_reg_n_0_[21]\,
      I4 => first_cb_to_write_to_fifo_dlyd_i_4_n_0,
      O => first_cb_to_write_to_fifo_dlyd_i_2_n_0
    );
first_cb_to_write_to_fifo_dlyd_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[31]\,
      I1 => \raw_data_r_reg_n_0_[32]\,
      I2 => \raw_data_r_reg_n_0_[33]\,
      I3 => p_1_in,
      I4 => first_cb_to_write_to_fifo_dlyd_i_5_n_0,
      O => first_cb_to_write_to_fifo_dlyd_i_3_n_0
    );
first_cb_to_write_to_fifo_dlyd_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[26]\,
      I1 => \raw_data_r_reg_n_0_[25]\,
      I2 => \raw_data_r_reg_n_0_[24]\,
      I3 => \raw_data_r_reg_n_0_[23]\,
      O => first_cb_to_write_to_fifo_dlyd_i_4_n_0
    );
first_cb_to_write_to_fifo_dlyd_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \raw_data_r_reg_n_0_[30]\,
      I1 => \raw_data_r_reg_n_0_[29]\,
      I2 => \raw_data_r_reg_n_0_[28]\,
      I3 => \raw_data_r_reg_n_0_[27]\,
      O => first_cb_to_write_to_fifo_dlyd_i_5_n_0
    );
first_cb_to_write_to_fifo_dlyd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => first_cb_to_write_to_fifo,
      Q => first_cb_to_write_to_fifo_dlyd,
      R => SR(0)
    );
hard_err_usr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAA8AAA8AAA8"
    )
        port map (
      I0 => hard_err_usr_reg,
      I1 => rxbuferr_out_i(1),
      I2 => rxbuferr_out_i(0),
      I3 => HARD_ERR_reg,
      I4 => channel_up_tx_if,
      I5 => gt_txbufstatus(0),
      O => hard_err_usr0
    );
hold_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^do_rd_en_i\,
      I1 => hold_reg,
      O => hold_reg_i_1_n_0
    );
hold_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => hold_reg_i_1_n_0,
      Q => hold_reg,
      R => CC_RXLOSSOFSYNC_OUT_reg_0
    );
master_do_rd_en_q_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => \out\,
      Q => master_do_rd_en_q,
      R => cbcc_fifo_reset_rd_clk
    );
\master_fifo.data_fifo\: entity work.zynq_bd_C2C1_PHY_0_fifo_gen_master
     port map (
      din(71 downto 32) => en32_fifo_din_i(79 downto 40),
      din(31 downto 0) => en32_fifo_din_i(31 downto 0),
      dout(71 downto 69) => \NLW_master_fifo.data_fifo_dout_UNCONNECTED\(71 downto 69),
      dout(68) => p_0_in4_in,
      dout(67 downto 66) => \NLW_master_fifo.data_fifo_dout_UNCONNECTED\(67 downto 66),
      dout(65 downto 0) => \^dout\(65 downto 0),
      empty => underflow_flag_c,
      full => overflow_flag_c,
      overflow => wr_err_c,
      prog_empty => buffer_too_empty_c,
      prog_full => \NLW_master_fifo.data_fifo_prog_full_UNCONNECTED\,
      rd_clk => s_level_out_d5_reg,
      rd_en => \out\,
      rd_rst_busy => \NLW_master_fifo.data_fifo_rd_rst_busy_UNCONNECTED\,
      srst => srst,
      underflow => rd_err_c,
      wr_clk => gtwiz_userclk_rx_usrclk_out,
      wr_en => new_do_wr_en,
      wr_rst_busy => \NLW_master_fifo.data_fifo_wr_rst_busy_UNCONNECTED\
    );
new_do_wr_en_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bit80_prsnt,
      I1 => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0,
      O => new_do_wr_en_i_1_n_0
    );
new_do_wr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => new_do_wr_en_i_1_n_0,
      Q => new_do_wr_en,
      R => '0'
    );
new_underflow_flag_c_inv_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => underflow_flag_r3,
      I1 => buffer_too_empty_c,
      I2 => underflow_flag_c,
      O => new_underflow_flag_c0
    );
new_underflow_flag_c_reg_inv: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => new_underflow_flag_c0,
      Q => new_underflow_flag_c,
      R => cbcc_fifo_reset_rd_clk
    );
\raw_data_r_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[0]\,
      Q => \raw_data_r_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[10]\,
      Q => \raw_data_r_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[11]\,
      Q => \raw_data_r_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[12]\,
      Q => \raw_data_r_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[13]\,
      Q => \raw_data_r_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[14]\,
      Q => \raw_data_r_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[15]\,
      Q => \raw_data_r_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[16]\,
      Q => \raw_data_r_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[17]\,
      Q => \raw_data_r_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[18]\,
      Q => \raw_data_r_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[19]\,
      Q => \raw_data_r_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[1]\,
      Q => \raw_data_r_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[20]\,
      Q => \raw_data_r_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[21]\,
      Q => \raw_data_r_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[22]\,
      Q => \raw_data_r_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[23]\,
      Q => \raw_data_r_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[24]\,
      Q => \raw_data_r_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[25]\,
      Q => \raw_data_r_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[26]\,
      Q => \raw_data_r_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[27]\,
      Q => \raw_data_r_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[28]\,
      Q => \raw_data_r_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[29]\,
      Q => \raw_data_r_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[2]\,
      Q => \raw_data_r_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[30]\,
      Q => \raw_data_r_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[31]\,
      Q => \raw_data_r_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[32]\,
      Q => \raw_data_r_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[33]\,
      Q => \raw_data_r_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => p_1_in,
      Q => p_0_in0_in,
      R => '0'
    );
\raw_data_r_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[3]\,
      Q => \raw_data_r_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[4]\,
      Q => \raw_data_r_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[5]\,
      Q => \raw_data_r_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[6]\,
      Q => \raw_data_r_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[7]\,
      Q => \raw_data_r_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[8]\,
      Q => \raw_data_r_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \raw_data_r_reg_n_0_[9]\,
      Q => \raw_data_r_r_reg_n_0_[9]\,
      R => '0'
    );
\raw_data_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(0),
      Q => \raw_data_r_reg_n_0_[0]\,
      R => '0'
    );
\raw_data_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(10),
      Q => \raw_data_r_reg_n_0_[10]\,
      R => '0'
    );
\raw_data_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(11),
      Q => \raw_data_r_reg_n_0_[11]\,
      R => '0'
    );
\raw_data_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(12),
      Q => \raw_data_r_reg_n_0_[12]\,
      R => '0'
    );
\raw_data_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(13),
      Q => \raw_data_r_reg_n_0_[13]\,
      R => '0'
    );
\raw_data_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(14),
      Q => \raw_data_r_reg_n_0_[14]\,
      R => '0'
    );
\raw_data_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(15),
      Q => \raw_data_r_reg_n_0_[15]\,
      R => '0'
    );
\raw_data_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(16),
      Q => \raw_data_r_reg_n_0_[16]\,
      R => '0'
    );
\raw_data_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(17),
      Q => \raw_data_r_reg_n_0_[17]\,
      R => '0'
    );
\raw_data_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(18),
      Q => \raw_data_r_reg_n_0_[18]\,
      R => '0'
    );
\raw_data_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(19),
      Q => \raw_data_r_reg_n_0_[19]\,
      R => '0'
    );
\raw_data_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(1),
      Q => \raw_data_r_reg_n_0_[1]\,
      R => '0'
    );
\raw_data_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(20),
      Q => \raw_data_r_reg_n_0_[20]\,
      R => '0'
    );
\raw_data_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(21),
      Q => \raw_data_r_reg_n_0_[21]\,
      R => '0'
    );
\raw_data_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(22),
      Q => \raw_data_r_reg_n_0_[22]\,
      R => '0'
    );
\raw_data_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(23),
      Q => \raw_data_r_reg_n_0_[23]\,
      R => '0'
    );
\raw_data_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(24),
      Q => \raw_data_r_reg_n_0_[24]\,
      R => '0'
    );
\raw_data_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(25),
      Q => \raw_data_r_reg_n_0_[25]\,
      R => '0'
    );
\raw_data_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(26),
      Q => \raw_data_r_reg_n_0_[26]\,
      R => '0'
    );
\raw_data_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(27),
      Q => \raw_data_r_reg_n_0_[27]\,
      R => '0'
    );
\raw_data_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(28),
      Q => \raw_data_r_reg_n_0_[28]\,
      R => '0'
    );
\raw_data_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(29),
      Q => \raw_data_r_reg_n_0_[29]\,
      R => '0'
    );
\raw_data_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(2),
      Q => \raw_data_r_reg_n_0_[2]\,
      R => '0'
    );
\raw_data_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(30),
      Q => \raw_data_r_reg_n_0_[30]\,
      R => '0'
    );
\raw_data_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(31),
      Q => \raw_data_r_reg_n_0_[31]\,
      R => '0'
    );
\raw_data_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(32),
      Q => \raw_data_r_reg_n_0_[32]\,
      R => '0'
    );
\raw_data_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(33),
      Q => \raw_data_r_reg_n_0_[33]\,
      R => '0'
    );
\raw_data_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(34),
      Q => p_1_in,
      R => '0'
    );
\raw_data_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(3),
      Q => \raw_data_r_reg_n_0_[3]\,
      R => '0'
    );
\raw_data_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(4),
      Q => \raw_data_r_reg_n_0_[4]\,
      R => '0'
    );
\raw_data_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(5),
      Q => \raw_data_r_reg_n_0_[5]\,
      R => '0'
    );
\raw_data_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(6),
      Q => \raw_data_r_reg_n_0_[6]\,
      R => '0'
    );
\raw_data_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(7),
      Q => \raw_data_r_reg_n_0_[7]\,
      R => '0'
    );
\raw_data_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(8),
      Q => \raw_data_r_reg_n_0_[8]\,
      R => '0'
    );
\raw_data_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => raw_data_srl_out(9),
      Q => \raw_data_r_reg_n_0_[9]\,
      R => '0'
    );
rd_err_pre_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => rd_err_c,
      Q => rd_err_pre,
      R => do_rd_en
    );
rd_err_q_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => rd_err_pre,
      Q => rxbuferr_out_i(0),
      R => do_rd_en
    );
rxfsm_reset_i_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => allow_block_sync_propagation_reg,
      I1 => LINK_RESET_OUT_reg,
      I2 => link_reset_0_c,
      I3 => hard_err_rst_int,
      O => rxfsm_reset_i
    );
\srlc32e[0].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(0),
      Q => raw_data_srl_out(0),
      Q31 => \NLW_srlc32e[0].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[10].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(10),
      Q => raw_data_srl_out(10),
      Q31 => \NLW_srlc32e[10].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[11].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(11),
      Q => raw_data_srl_out(11),
      Q31 => \NLW_srlc32e[11].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[12].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(12),
      Q => raw_data_srl_out(12),
      Q31 => \NLW_srlc32e[12].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[13].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(13),
      Q => raw_data_srl_out(13),
      Q31 => \NLW_srlc32e[13].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[14].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(14),
      Q => raw_data_srl_out(14),
      Q31 => \NLW_srlc32e[14].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[15].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(15),
      Q => raw_data_srl_out(15),
      Q31 => \NLW_srlc32e[15].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[16].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(16),
      Q => raw_data_srl_out(16),
      Q31 => \NLW_srlc32e[16].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[17].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(17),
      Q => raw_data_srl_out(17),
      Q31 => \NLW_srlc32e[17].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[18].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(18),
      Q => raw_data_srl_out(18),
      Q31 => \NLW_srlc32e[18].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[19].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(19),
      Q => raw_data_srl_out(19),
      Q31 => \NLW_srlc32e[19].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[1].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(1),
      Q => raw_data_srl_out(1),
      Q31 => \NLW_srlc32e[1].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[20].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(20),
      Q => raw_data_srl_out(20),
      Q31 => \NLW_srlc32e[20].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[21].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(21),
      Q => raw_data_srl_out(21),
      Q31 => \NLW_srlc32e[21].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[22].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(22),
      Q => raw_data_srl_out(22),
      Q31 => \NLW_srlc32e[22].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[23].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(23),
      Q => raw_data_srl_out(23),
      Q31 => \NLW_srlc32e[23].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[24].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(24),
      Q => raw_data_srl_out(24),
      Q31 => \NLW_srlc32e[24].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[25].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(25),
      Q => raw_data_srl_out(25),
      Q31 => \NLW_srlc32e[25].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[26].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(26),
      Q => raw_data_srl_out(26),
      Q31 => \NLW_srlc32e[26].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[27].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(27),
      Q => raw_data_srl_out(27),
      Q31 => \NLW_srlc32e[27].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[28].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(28),
      Q => raw_data_srl_out(28),
      Q31 => \NLW_srlc32e[28].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[29].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(29),
      Q => raw_data_srl_out(29),
      Q31 => \NLW_srlc32e[29].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[2].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(2),
      Q => raw_data_srl_out(2),
      Q31 => \NLW_srlc32e[2].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[30].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(30),
      Q => raw_data_srl_out(30),
      Q31 => \NLW_srlc32e[30].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[31].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(31),
      Q => raw_data_srl_out(31),
      Q31 => \NLW_srlc32e[31].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[32].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => Q(0),
      Q => raw_data_srl_out(32),
      Q31 => \NLW_srlc32e[32].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[33].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => Q(1),
      Q => raw_data_srl_out(33),
      Q31 => \NLW_srlc32e[33].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[34].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => rxdatavalid_to_fifo_i,
      Q => raw_data_srl_out(34),
      Q31 => \NLW_srlc32e[34].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[3].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(3),
      Q => raw_data_srl_out(3),
      Q31 => \NLW_srlc32e[3].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[4].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(4),
      Q => raw_data_srl_out(4),
      Q31 => \NLW_srlc32e[4].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[5].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(5),
      Q => raw_data_srl_out(5),
      Q31 => \NLW_srlc32e[5].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[6].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(6),
      Q => raw_data_srl_out(6),
      Q31 => \NLW_srlc32e[6].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[7].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(7),
      Q => raw_data_srl_out(7),
      Q31 => \NLW_srlc32e[7].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[8].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(8),
      Q => raw_data_srl_out(8),
      Q31 => \NLW_srlc32e[8].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
\srlc32e[9].SRLC32E_inst_1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A(4 downto 0) => B"00100",
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => UNSCRAMBLED_DATA_OUT(9),
      Q => raw_data_srl_out(9),
      Q31 => \NLW_srlc32e[9].SRLC32E_inst_1_Q31_UNCONNECTED\
    );
u_cdc_overflow_flag_c: entity work.\zynq_bd_C2C1_PHY_0_cdc_sync__parameterized3\
     port map (
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      full => overflow_flag_c,
      s_level_out_d5_reg_0 => s_level_out_d5_reg
    );
u_cdc_rxlossofsync_in: entity work.\zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_50\
     port map (
      in0 => in0,
      s_level_out_d5_reg_0 => u_cdc_rxlossofsync_in_n_0,
      s_level_out_d5_reg_1 => s_level_out_d5_reg
    );
u_cdc_wr_err_rd_clk: entity work.\zynq_bd_C2C1_PHY_0_cdc_sync__parameterized3_51\
     port map (
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      \out\ => wr_err_rd_clk_pre,
      overflow => wr_err_c,
      s_level_out_d5_reg_0 => s_level_out_d5_reg
    );
u_rst_sync_btf_sync: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_52\
     port map (
      in0 => valid_btf_detect_extend_r2,
      init_clk => init_clk,
      stg5_reg_0 => u_rst_sync_btf_sync_n_0
    );
underflow_flag_r1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => underflow_flag_c,
      I1 => buffer_too_empty_c,
      O => underflow_flag_r10
    );
underflow_flag_r1_reg: unisim.vcomponents.FDSE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => underflow_flag_r10,
      Q => underflow_flag_r1,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r2_reg: unisim.vcomponents.FDSE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => underflow_flag_r1,
      Q => underflow_flag_r2,
      S => cbcc_fifo_reset_rd_clk
    );
underflow_flag_r3_reg: unisim.vcomponents.FDSE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => underflow_flag_r2,
      Q => underflow_flag_r3,
      S => cbcc_fifo_reset_rd_clk
    );
valid_btf_detect_dlyd1_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => u_rst_sync_btf_sync_n_0,
      Q => valid_btf_detect_dlyd1,
      R => '0'
    );
valid_btf_detect_extend_r20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => valid_btf_detect_extend_r(0),
      I1 => valid_btf_detect_extend_r(3),
      I2 => valid_btf_detect_extend_r(4),
      I3 => valid_btf_detect_extend_r(1),
      I4 => valid_btf_detect_extend_r(2),
      O => valid_btf_detect_extend_r20_n_0
    );
valid_btf_detect_extend_r2_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r20_n_0,
      Q => valid_btf_detect_extend_r2,
      R => '0'
    );
\valid_btf_detect_extend_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r(1),
      Q => valid_btf_detect_extend_r(0),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
\valid_btf_detect_extend_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r(2),
      Q => valid_btf_detect_extend_r(1),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
\valid_btf_detect_extend_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r(3),
      Q => valid_btf_detect_extend_r(2),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
\valid_btf_detect_extend_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_extend_r(4),
      Q => valid_btf_detect_extend_r(3),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
\valid_btf_detect_extend_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect,
      Q => valid_btf_detect_extend_r(4),
      R => \valid_btf_detect_extend_r_reg[4]_0\(0)
    );
valid_btf_detect_reg: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => valid_btf_detect_c,
      Q => valid_btf_detect,
      R => '0'
    );
\wait_for_rd_en[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_for_rd_en(0),
      O => \wait_for_rd_en[0]_i_1_n_0\
    );
\wait_for_rd_en[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wait_for_rd_en(0),
      I1 => wait_for_rd_en(1),
      O => \wait_for_rd_en[1]_i_1_n_0\
    );
\wait_for_rd_en[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => wait_for_rd_en(1),
      I1 => wait_for_rd_en(2),
      O => \wait_for_rd_en[2]_i_1_n_0\
    );
\wait_for_rd_en[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wait_for_rd_en(0),
      I1 => wait_for_rd_en(1),
      I2 => wait_for_rd_en(2),
      O => \wait_for_rd_en[2]_i_2_n_0\
    );
\wait_for_rd_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_for_rd_en[2]_i_1_n_0\,
      D => \wait_for_rd_en[0]_i_1_n_0\,
      Q => wait_for_rd_en(0),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_for_rd_en[2]_i_1_n_0\,
      D => \wait_for_rd_en[1]_i_1_n_0\,
      Q => wait_for_rd_en(1),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_rd_en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_level_out_d5_reg,
      CE => \wait_for_rd_en[2]_i_1_n_0\,
      D => \wait_for_rd_en[2]_i_2_n_0\,
      Q => wait_for_rd_en(2),
      R => cbcc_fifo_reset_rd_clk
    );
\wait_for_wr_en[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_for_wr_en_reg(0),
      O => \p_0_in__8\(0)
    );
\wait_for_wr_en[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wait_for_wr_en_reg(0),
      I1 => wait_for_wr_en_reg(1),
      O => \p_0_in__8\(1)
    );
\wait_for_wr_en[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wait_for_wr_en_reg(0),
      I1 => wait_for_wr_en_reg(1),
      I2 => wait_for_wr_en_reg(2),
      O => \p_0_in__8\(2)
    );
\wait_for_wr_en[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wait_for_wr_en_reg(1),
      I1 => wait_for_wr_en_reg(0),
      I2 => wait_for_wr_en_reg(2),
      I3 => wait_for_wr_en_reg(3),
      O => \p_0_in__8\(3)
    );
\wait_for_wr_en[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => wait_for_wr_en_reg(2),
      I1 => wait_for_wr_en_reg(0),
      I2 => wait_for_wr_en_reg(1),
      I3 => wait_for_wr_en_reg(3),
      I4 => wait_for_wr_en_reg(4),
      O => \p_0_in__8\(4)
    );
\wait_for_wr_en[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_for_wr_en_reg(5),
      O => \wait_for_wr_en[5]_i_1_n_0\
    );
\wait_for_wr_en[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => wait_for_wr_en_reg(3),
      I1 => wait_for_wr_en_reg(1),
      I2 => wait_for_wr_en_reg(0),
      I3 => wait_for_wr_en_reg(2),
      I4 => wait_for_wr_en_reg(4),
      O => \p_0_in__8\(5)
    );
\wait_for_wr_en_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__8\(0),
      Q => wait_for_wr_en_reg(0),
      R => SR(0)
    );
\wait_for_wr_en_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__8\(1),
      Q => wait_for_wr_en_reg(1),
      R => SR(0)
    );
\wait_for_wr_en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__8\(2),
      Q => wait_for_wr_en_reg(2),
      R => SR(0)
    );
\wait_for_wr_en_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__8\(3),
      Q => wait_for_wr_en_reg(3),
      R => SR(0)
    );
\wait_for_wr_en_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__8\(4),
      Q => wait_for_wr_en_reg(4),
      R => SR(0)
    );
\wait_for_wr_en_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wait_for_wr_en[5]_i_1_n_0\,
      D => \p_0_in__8\(5),
      Q => wait_for_wr_en_reg(5),
      R => SR(0)
    );
\wait_for_wr_en_wr3_reg[0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(0),
      Q => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(1),
      Q => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(2),
      Q => \wait_for_wr_en_wr3_reg[2]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(3),
      Q => \wait_for_wr_en_wr3_reg[3]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(4),
      Q => \wait_for_wr_en_wr3_reg[4]_srl3_n_0\
    );
\wait_for_wr_en_wr3_reg[5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => gtwiz_userclk_rx_usrclk_out,
      D => wait_for_wr_en_reg(5),
      Q => \wait_for_wr_en_wr3_reg[5]_srl3_n_0\
    );
\wait_for_wr_en_wr4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[0]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(0),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[1]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(1),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[2]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(2),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[3]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(3),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[4]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(4),
      R => '0'
    );
\wait_for_wr_en_wr4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => \wait_for_wr_en_wr3_reg[5]_srl3_n_0\,
      Q => wait_for_wr_en_wr4(5),
      R => '0'
    );
\wdth_conv_1stage[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8F0F0F0F0"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => cb_fifo_din_detect_q,
      I2 => do_wr_en,
      I3 => first_cb_to_write_to_fifo_dlyd,
      I4 => p_1_in,
      I5 => FINAL_GATER_FOR_FIFO_DIN_reg_0,
      O => mod_do_wr_en
    );
\wdth_conv_1stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[0]\,
      Q => wdth_conv_1stage(0),
      R => SR(0)
    );
\wdth_conv_1stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[10]\,
      Q => wdth_conv_1stage(10),
      R => SR(0)
    );
\wdth_conv_1stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[11]\,
      Q => wdth_conv_1stage(11),
      R => SR(0)
    );
\wdth_conv_1stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[12]\,
      Q => wdth_conv_1stage(12),
      R => SR(0)
    );
\wdth_conv_1stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[13]\,
      Q => wdth_conv_1stage(13),
      R => SR(0)
    );
\wdth_conv_1stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[14]\,
      Q => wdth_conv_1stage(14),
      R => SR(0)
    );
\wdth_conv_1stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[15]\,
      Q => wdth_conv_1stage(15),
      R => SR(0)
    );
\wdth_conv_1stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[16]\,
      Q => wdth_conv_1stage(16),
      R => SR(0)
    );
\wdth_conv_1stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[17]\,
      Q => wdth_conv_1stage(17),
      R => SR(0)
    );
\wdth_conv_1stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[18]\,
      Q => wdth_conv_1stage(18),
      R => SR(0)
    );
\wdth_conv_1stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[19]\,
      Q => wdth_conv_1stage(19),
      R => SR(0)
    );
\wdth_conv_1stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[1]\,
      Q => wdth_conv_1stage(1),
      R => SR(0)
    );
\wdth_conv_1stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[20]\,
      Q => wdth_conv_1stage(20),
      R => SR(0)
    );
\wdth_conv_1stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[21]\,
      Q => wdth_conv_1stage(21),
      R => SR(0)
    );
\wdth_conv_1stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[22]\,
      Q => wdth_conv_1stage(22),
      R => SR(0)
    );
\wdth_conv_1stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[23]\,
      Q => wdth_conv_1stage(23),
      R => SR(0)
    );
\wdth_conv_1stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[24]\,
      Q => wdth_conv_1stage(24),
      R => SR(0)
    );
\wdth_conv_1stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[25]\,
      Q => wdth_conv_1stage(25),
      R => SR(0)
    );
\wdth_conv_1stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[26]\,
      Q => wdth_conv_1stage(26),
      R => SR(0)
    );
\wdth_conv_1stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[27]\,
      Q => wdth_conv_1stage(27),
      R => SR(0)
    );
\wdth_conv_1stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[28]\,
      Q => wdth_conv_1stage(28),
      R => SR(0)
    );
\wdth_conv_1stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[29]\,
      Q => wdth_conv_1stage(29),
      R => SR(0)
    );
\wdth_conv_1stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[2]\,
      Q => wdth_conv_1stage(2),
      R => SR(0)
    );
\wdth_conv_1stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[30]\,
      Q => wdth_conv_1stage(30),
      R => SR(0)
    );
\wdth_conv_1stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[31]\,
      Q => wdth_conv_1stage(31),
      R => SR(0)
    );
\wdth_conv_1stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[32]\,
      Q => wdth_conv_1stage(32),
      R => SR(0)
    );
\wdth_conv_1stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[33]\,
      Q => wdth_conv_1stage(33),
      R => SR(0)
    );
\wdth_conv_1stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => rxdatavalid_lookahead_i,
      Q => wdth_conv_1stage(34),
      R => SR(0)
    );
\wdth_conv_1stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => CC_detect_pulse_r,
      Q => wdth_conv_1stage(35),
      R => SR(0)
    );
\wdth_conv_1stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => p_0_in0_in,
      Q => wdth_conv_1stage(36),
      R => SR(0)
    );
\wdth_conv_1stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => CB_detect_dlyd1,
      Q => wdth_conv_1stage(37),
      R => SR(0)
    );
\wdth_conv_1stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => D(0),
      Q => wdth_conv_1stage(38),
      R => SR(0)
    );
\wdth_conv_1stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => D(1),
      Q => wdth_conv_1stage(39),
      R => SR(0)
    );
\wdth_conv_1stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[3]\,
      Q => wdth_conv_1stage(3),
      R => SR(0)
    );
\wdth_conv_1stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[4]\,
      Q => wdth_conv_1stage(4),
      R => SR(0)
    );
\wdth_conv_1stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[5]\,
      Q => wdth_conv_1stage(5),
      R => SR(0)
    );
\wdth_conv_1stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[6]\,
      Q => wdth_conv_1stage(6),
      R => SR(0)
    );
\wdth_conv_1stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[7]\,
      Q => wdth_conv_1stage(7),
      R => SR(0)
    );
\wdth_conv_1stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[8]\,
      Q => wdth_conv_1stage(8),
      R => SR(0)
    );
\wdth_conv_1stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => mod_do_wr_en,
      D => \raw_data_r_r_reg_n_0_[9]\,
      Q => wdth_conv_1stage(9),
      R => SR(0)
    );
\wdth_conv_2stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(0),
      Q => en32_fifo_din_i(0),
      R => SR(0)
    );
\wdth_conv_2stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(10),
      Q => en32_fifo_din_i(10),
      R => SR(0)
    );
\wdth_conv_2stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(11),
      Q => en32_fifo_din_i(11),
      R => SR(0)
    );
\wdth_conv_2stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(12),
      Q => en32_fifo_din_i(12),
      R => SR(0)
    );
\wdth_conv_2stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(13),
      Q => en32_fifo_din_i(13),
      R => SR(0)
    );
\wdth_conv_2stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(14),
      Q => en32_fifo_din_i(14),
      R => SR(0)
    );
\wdth_conv_2stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(15),
      Q => en32_fifo_din_i(15),
      R => SR(0)
    );
\wdth_conv_2stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(16),
      Q => en32_fifo_din_i(16),
      R => SR(0)
    );
\wdth_conv_2stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(17),
      Q => en32_fifo_din_i(17),
      R => SR(0)
    );
\wdth_conv_2stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(18),
      Q => en32_fifo_din_i(18),
      R => SR(0)
    );
\wdth_conv_2stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(19),
      Q => en32_fifo_din_i(19),
      R => SR(0)
    );
\wdth_conv_2stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(1),
      Q => en32_fifo_din_i(1),
      R => SR(0)
    );
\wdth_conv_2stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(20),
      Q => en32_fifo_din_i(20),
      R => SR(0)
    );
\wdth_conv_2stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(21),
      Q => en32_fifo_din_i(21),
      R => SR(0)
    );
\wdth_conv_2stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(22),
      Q => en32_fifo_din_i(22),
      R => SR(0)
    );
\wdth_conv_2stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(23),
      Q => en32_fifo_din_i(23),
      R => SR(0)
    );
\wdth_conv_2stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(24),
      Q => en32_fifo_din_i(24),
      R => SR(0)
    );
\wdth_conv_2stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(25),
      Q => en32_fifo_din_i(25),
      R => SR(0)
    );
\wdth_conv_2stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(26),
      Q => en32_fifo_din_i(26),
      R => SR(0)
    );
\wdth_conv_2stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(27),
      Q => en32_fifo_din_i(27),
      R => SR(0)
    );
\wdth_conv_2stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(28),
      Q => en32_fifo_din_i(28),
      R => SR(0)
    );
\wdth_conv_2stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(29),
      Q => en32_fifo_din_i(29),
      R => SR(0)
    );
\wdth_conv_2stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(2),
      Q => en32_fifo_din_i(2),
      R => SR(0)
    );
\wdth_conv_2stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(30),
      Q => en32_fifo_din_i(30),
      R => SR(0)
    );
\wdth_conv_2stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(31),
      Q => en32_fifo_din_i(31),
      R => SR(0)
    );
\wdth_conv_2stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(32),
      Q => wdth_conv_2stage(32),
      R => SR(0)
    );
\wdth_conv_2stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(33),
      Q => wdth_conv_2stage(33),
      R => SR(0)
    );
\wdth_conv_2stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(34),
      Q => wdth_conv_2stage(34),
      R => SR(0)
    );
\wdth_conv_2stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(35),
      Q => wdth_conv_2stage(35),
      R => SR(0)
    );
\wdth_conv_2stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(36),
      Q => wdth_conv_2stage(36),
      R => SR(0)
    );
\wdth_conv_2stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(37),
      Q => wdth_conv_2stage(37),
      R => SR(0)
    );
\wdth_conv_2stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(38),
      Q => wdth_conv_2stage(38),
      R => SR(0)
    );
\wdth_conv_2stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(39),
      Q => wdth_conv_2stage(39),
      R => SR(0)
    );
\wdth_conv_2stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(3),
      Q => en32_fifo_din_i(3),
      R => SR(0)
    );
\wdth_conv_2stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(4),
      Q => en32_fifo_din_i(4),
      R => SR(0)
    );
\wdth_conv_2stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(5),
      Q => en32_fifo_din_i(5),
      R => SR(0)
    );
\wdth_conv_2stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(6),
      Q => en32_fifo_din_i(6),
      R => SR(0)
    );
\wdth_conv_2stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(7),
      Q => en32_fifo_din_i(7),
      R => SR(0)
    );
\wdth_conv_2stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(8),
      Q => en32_fifo_din_i(8),
      R => SR(0)
    );
\wdth_conv_2stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_1stage(9),
      Q => en32_fifo_din_i(9),
      R => SR(0)
    );
\wdth_conv_3stage_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(0),
      Q => en32_fifo_din_i(40),
      R => SR(0)
    );
\wdth_conv_3stage_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(10),
      Q => en32_fifo_din_i(50),
      R => SR(0)
    );
\wdth_conv_3stage_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(11),
      Q => en32_fifo_din_i(51),
      R => SR(0)
    );
\wdth_conv_3stage_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(12),
      Q => en32_fifo_din_i(52),
      R => SR(0)
    );
\wdth_conv_3stage_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(13),
      Q => en32_fifo_din_i(53),
      R => SR(0)
    );
\wdth_conv_3stage_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(14),
      Q => en32_fifo_din_i(54),
      R => SR(0)
    );
\wdth_conv_3stage_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(15),
      Q => en32_fifo_din_i(55),
      R => SR(0)
    );
\wdth_conv_3stage_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(16),
      Q => en32_fifo_din_i(56),
      R => SR(0)
    );
\wdth_conv_3stage_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(17),
      Q => en32_fifo_din_i(57),
      R => SR(0)
    );
\wdth_conv_3stage_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(18),
      Q => en32_fifo_din_i(58),
      R => SR(0)
    );
\wdth_conv_3stage_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(19),
      Q => en32_fifo_din_i(59),
      R => SR(0)
    );
\wdth_conv_3stage_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(1),
      Q => en32_fifo_din_i(41),
      R => SR(0)
    );
\wdth_conv_3stage_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(20),
      Q => en32_fifo_din_i(60),
      R => SR(0)
    );
\wdth_conv_3stage_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(21),
      Q => en32_fifo_din_i(61),
      R => SR(0)
    );
\wdth_conv_3stage_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(22),
      Q => en32_fifo_din_i(62),
      R => SR(0)
    );
\wdth_conv_3stage_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(23),
      Q => en32_fifo_din_i(63),
      R => SR(0)
    );
\wdth_conv_3stage_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(24),
      Q => en32_fifo_din_i(64),
      R => SR(0)
    );
\wdth_conv_3stage_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(25),
      Q => en32_fifo_din_i(65),
      R => SR(0)
    );
\wdth_conv_3stage_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(26),
      Q => en32_fifo_din_i(66),
      R => SR(0)
    );
\wdth_conv_3stage_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(27),
      Q => en32_fifo_din_i(67),
      R => SR(0)
    );
\wdth_conv_3stage_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(28),
      Q => en32_fifo_din_i(68),
      R => SR(0)
    );
\wdth_conv_3stage_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(29),
      Q => en32_fifo_din_i(69),
      R => SR(0)
    );
\wdth_conv_3stage_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(2),
      Q => en32_fifo_din_i(42),
      R => SR(0)
    );
\wdth_conv_3stage_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(30),
      Q => en32_fifo_din_i(70),
      R => SR(0)
    );
\wdth_conv_3stage_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(31),
      Q => en32_fifo_din_i(71),
      R => SR(0)
    );
\wdth_conv_3stage_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(32),
      Q => en32_fifo_din_i(72),
      R => SR(0)
    );
\wdth_conv_3stage_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(33),
      Q => en32_fifo_din_i(73),
      R => SR(0)
    );
\wdth_conv_3stage_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(34),
      Q => en32_fifo_din_i(74),
      R => SR(0)
    );
\wdth_conv_3stage_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(35),
      Q => en32_fifo_din_i(75),
      R => SR(0)
    );
\wdth_conv_3stage_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(36),
      Q => en32_fifo_din_i(76),
      R => SR(0)
    );
\wdth_conv_3stage_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(37),
      Q => en32_fifo_din_i(77),
      R => SR(0)
    );
\wdth_conv_3stage_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(38),
      Q => en32_fifo_din_i(78),
      R => SR(0)
    );
\wdth_conv_3stage_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => wdth_conv_2stage(39),
      Q => en32_fifo_din_i(79),
      R => SR(0)
    );
\wdth_conv_3stage_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(3),
      Q => en32_fifo_din_i(43),
      R => SR(0)
    );
\wdth_conv_3stage_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(4),
      Q => en32_fifo_din_i(44),
      R => SR(0)
    );
\wdth_conv_3stage_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(5),
      Q => en32_fifo_din_i(45),
      R => SR(0)
    );
\wdth_conv_3stage_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(6),
      Q => en32_fifo_din_i(46),
      R => SR(0)
    );
\wdth_conv_3stage_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(7),
      Q => en32_fifo_din_i(47),
      R => SR(0)
    );
\wdth_conv_3stage_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(8),
      Q => en32_fifo_din_i(48),
      R => SR(0)
    );
\wdth_conv_3stage_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => '1',
      D => en32_fifo_din_i(9),
      Q => en32_fifo_din_i(49),
      R => SR(0)
    );
\wdth_conv_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => bit80_prsnt,
      I1 => mod_do_wr_en,
      I2 => \wdth_conv_count_reg_n_0_[0]\,
      O => p_2_in(0)
    );
\wdth_conv_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bit80_prsnt,
      I1 => mod_do_wr_en,
      O => \wdth_conv_count[1]_i_1_n_0\
    );
\wdth_conv_count[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => mod_do_wr_en,
      I1 => bit80_prsnt,
      I2 => \wdth_conv_count_reg_n_0_[0]\,
      O => p_2_in(1)
    );
\wdth_conv_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wdth_conv_count[1]_i_1_n_0\,
      D => p_2_in(0),
      Q => \wdth_conv_count_reg_n_0_[0]\,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
\wdth_conv_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => \wdth_conv_count[1]_i_1_n_0\,
      D => p_2_in(1),
      Q => bit80_prsnt,
      R => any_vld_btf_fifo_din_detect_dlyd_i_1_n_0
    );
wr_err_rd_clk_sync_reg: unisim.vcomponents.FDRE
     port map (
      C => s_level_out_d5_reg,
      CE => '1',
      D => wr_err_rd_clk_pre,
      Q => rxbuferr_out_i(1),
      R => do_rd_en
    );
\wr_monitor_flag[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      O => \p_0_in__9\(0)
    );
\wr_monitor_flag[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      I1 => wr_monitor_flag_reg(1),
      O => \p_0_in__9\(1)
    );
\wr_monitor_flag[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => wr_monitor_flag_reg(0),
      I1 => wr_monitor_flag_reg(1),
      I2 => wr_monitor_flag_reg(2),
      O => \p_0_in__9\(2)
    );
\wr_monitor_flag[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"222A2A2A"
    )
        port map (
      I0 => new_do_wr_en,
      I1 => wr_monitor_flag_reg(3),
      I2 => wr_monitor_flag_reg(2),
      I3 => wr_monitor_flag_reg(0),
      I4 => wr_monitor_flag_reg(1),
      O => wr_monitor_flag
    );
\wr_monitor_flag[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => wr_monitor_flag_reg(1),
      I1 => wr_monitor_flag_reg(0),
      I2 => wr_monitor_flag_reg(2),
      I3 => wr_monitor_flag_reg(3),
      O => \p_0_in__9\(3)
    );
\wr_monitor_flag_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__9\(0),
      Q => wr_monitor_flag_reg(0),
      R => \wr_monitor_flag_reg[3]_0\(0)
    );
\wr_monitor_flag_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__9\(1),
      Q => wr_monitor_flag_reg(1),
      R => \wr_monitor_flag_reg[3]_0\(0)
    );
\wr_monitor_flag_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__9\(2),
      Q => wr_monitor_flag_reg(2),
      R => \wr_monitor_flag_reg[3]_0\(0)
    );
\wr_monitor_flag_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => gtwiz_userclk_rx_usrclk_out,
      CE => wr_monitor_flag,
      D => \p_0_in__9\(3),
      Q => wr_monitor_flag_reg(3),
      R => \wr_monitor_flag_reg[3]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_WRAPPER is
  port (
    gt_cplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : out STD_LOGIC;
    gt_dmonitorout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_out_clk : out STD_LOGIC;
    gt_txresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    dout : out STD_LOGIC_VECTOR ( 65 downto 0 );
    gt_pll_lock : out STD_LOGIC;
    rx_lossofsync_i : out STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    in0 : out STD_LOGIC;
    RX_NEG_OUT_reg_0 : out STD_LOGIC;
    \txseq_counter_i_reg[1]_0\ : out STD_LOGIC;
    TXDATAVALID_IN : out STD_LOGIC;
    stg5_reg : out STD_LOGIC;
    txdatavalid_symgen_i : out STD_LOGIC;
    ILLEGAL_BTF_reg : out STD_LOGIC;
    rxdatavalid_i : out STD_LOGIC;
    wr_err_rd_clk_sync_reg : out STD_LOGIC;
    tx_dst_rdy_n_r0 : out STD_LOGIC;
    hold_reg_reg : out STD_LOGIC;
    scrambler : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rst_in_out_reg : in STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    init_clk : in STD_LOGIC;
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    gt_eyescanreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescantrigger : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    refclk1_in : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_rxbufreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxcdrhold : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxcdrovrden_in : in STD_LOGIC;
    gt_rxdfelpmreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxlpmen : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbscntreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpolarity : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txprbsforceerr : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sync_clk_out : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg : in STD_LOGIC;
    s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_reset_i : in STD_LOGIC;
    extend_cc_r : in STD_LOGIC;
    Q : in STD_LOGIC;
    rst_pma_init_usrclk : in STD_LOGIC;
    illegal_btf_i : in STD_LOGIC;
    enable_err_detect_i : in STD_LOGIC;
    hard_err_usr_reg_0 : in STD_LOGIC;
    channel_up_tx_if : in STD_LOGIC;
    do_cc_r : in STD_LOGIC;
    \SCRAMBLED_DATA_OUT_reg[24]\ : in STD_LOGIC_VECTOR ( 57 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mmcm_not_locked_out2 : in STD_LOGIC;
    tempData : in STD_LOGIC_VECTOR ( 5 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_WRAPPER;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_WRAPPER is
  signal ANY_VLD_BTF_FLAG : STD_LOGIC;
  signal CB_detect : STD_LOGIC;
  signal CB_detect0 : STD_LOGIC;
  signal CB_detect_dlyd0p5 : STD_LOGIC;
  signal CC_detect_dlyd1 : STD_LOGIC;
  signal CC_detect_pulse_i : STD_LOGIC;
  signal \^clk\ : STD_LOGIC;
  signal FSM_RESETDONE_j : STD_LOGIC;
  signal \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\ : STD_LOGIC;
  signal HPCNT_RESET_IN : STD_LOGIC;
  signal LINK_RESET_OUT0 : STD_LOGIC;
  signal \^rx_neg_out_reg_0\ : STD_LOGIC;
  signal START_CB_WRITES_OUT : STD_LOGIC;
  signal \TX_DATA[63]_i_3_n_0\ : STD_LOGIC;
  signal all_start_cb_writes_i : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of all_start_cb_writes_i : signal is "true";
  signal all_vld_btf_flag_i : STD_LOGIC;
  attribute RTL_KEEP of all_vld_btf_flag_i : signal is "true";
  signal allow_block_sync_propagation : STD_LOGIC;
  signal allow_block_sync_propagation_reg_n_0 : STD_LOGIC;
  signal bit_err_chan_bond_i : STD_LOGIC;
  attribute RTL_KEEP of bit_err_chan_bond_i : signal is "true";
  signal blocksync_all_lanes_inrxclk_q : STD_LOGIC;
  signal blocksync_out_i : STD_LOGIC;
  signal cb_bit_err_out : STD_LOGIC;
  signal cbcc_data_srst : STD_LOGIC;
  signal cbcc_fifo_reset_rd_clk : STD_LOGIC;
  signal cbcc_fifo_reset_to_fifo_wr_clk : STD_LOGIC;
  signal cbcc_fifo_reset_wr_clk : STD_LOGIC;
  signal cbcc_reset_cbstg2_rd_clk : STD_LOGIC;
  signal cdr_reset_fsm_cntr_r : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \cdr_reset_fsm_cntr_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_2_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_3_n_0\ : STD_LOGIC;
  signal \cdr_reset_fsm_cntr_r[7]_i_4_n_0\ : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset_i_1_n_0 : STD_LOGIC;
  signal cdr_reset_fsm_lnkreset_reg_n_0 : STD_LOGIC;
  signal common_reset_cbcc_i_n_1 : STD_LOGIC;
  signal descrambler_64b66b_gtx0_i_n_36 : STD_LOGIC;
  signal do_rd_en_i : STD_LOGIC;
  attribute RTL_KEEP of do_rd_en_i : signal is "true";
  signal final_gater_for_fifo_din_i : STD_LOGIC;
  attribute RTL_KEEP of final_gater_for_fifo_din_i : signal is "true";
  signal fsm_resetdone_initclk : STD_LOGIC;
  signal fsm_resetdone_to_rxreset_in : STD_LOGIC;
  signal \^gt_cplllock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal gt_cplllock_j : STD_LOGIC;
  signal \^gt_rxbufstatus\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^gt_txbufstatus\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gtwiz_userclk_rx_active_in : STD_LOGIC;
  signal hard_err_cntr_r : STD_LOGIC;
  signal \hard_err_cntr_r[7]_i_4_n_0\ : STD_LOGIC;
  signal \hard_err_cntr_r[7]_i_5_n_0\ : STD_LOGIC;
  signal \hard_err_cntr_r[7]_i_6_n_0\ : STD_LOGIC;
  signal hard_err_cntr_r_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hard_err_rst_int : STD_LOGIC;
  signal hard_err_rst_int0 : STD_LOGIC;
  signal hard_err_rst_int_i_4_n_0 : STD_LOGIC;
  signal hard_err_usr : STD_LOGIC;
  signal hard_err_usr0 : STD_LOGIC;
  signal \^in0\ : STD_LOGIC;
  signal master_do_rd_en_i : STD_LOGIC;
  attribute RTL_KEEP of master_do_rd_en_i : signal is "true";
  signal new_gtx_rx_pcsreset_comb : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in_1 : STD_LOGIC;
  signal poly : STD_LOGIC_VECTOR ( 52 to 52 );
  signal pos_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pos_rxdatavalid_i : STD_LOGIC;
  signal pos_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pos_rxheadervalid_i : STD_LOGIC;
  signal pre_r1_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_r1_rxdatavalid_i : STD_LOGIC;
  signal pre_r1_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_r1_rxheadervalid_i : STD_LOGIC;
  signal pre_rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal pre_rxdatavalid_i : STD_LOGIC;
  signal pre_rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal pre_rxheadervalid_i : STD_LOGIC;
  signal reset_initclk : STD_LOGIC;
  signal rx_elastic_buf_err : STD_LOGIC;
  signal rx_fsm_resetdone_i : STD_LOGIC;
  attribute RTL_KEEP of rx_fsm_resetdone_i : signal is "true";
  signal rx_fsm_resetdone_i_i : STD_LOGIC;
  signal rx_fsm_resetdone_ii : STD_LOGIC;
  attribute RTL_KEEP of rx_fsm_resetdone_ii : signal is "true";
  signal rxdata_from_gtx_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdata_to_fifo_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rxdatavalid_i_0 : STD_LOGIC;
  signal rxdatavalid_to_fifo_i : STD_LOGIC;
  signal rxfsm_reset_i : STD_LOGIC;
  attribute RTL_KEEP of rxfsm_reset_i : signal is "true";
  signal rxgearboxslip_i : STD_LOGIC;
  signal rxheader_from_gtx_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheader_to_fifo_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxheadervalid_i : STD_LOGIC;
  signal rxlossofsync_out_i : STD_LOGIC;
  signal rxlossofsync_out_q : STD_LOGIC;
  signal rxreset_for_lanes_q : STD_LOGIC;
  signal scrambled_data_i : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal scrambler_64b66b_gtx0_i_n_0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal stableclk_gtx_reset_comb : STD_LOGIC;
  signal sync_rx_polarity_r : STD_LOGIC;
  signal tx_fsm_resetdone_i : STD_LOGIC;
  attribute RTL_KEEP of tx_fsm_resetdone_i : signal is "true";
  signal tx_fsm_resetdone_ii : STD_LOGIC;
  attribute RTL_KEEP of tx_fsm_resetdone_ii : signal is "true";
  signal tx_hdr_r : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^txdatavalid_symgen_i\ : STD_LOGIC;
  signal \txseq_counter_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \txseq_counter_i[6]_i_3_n_0\ : STD_LOGIC;
  signal txseq_counter_i_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \u_cdc__check_polarity_n_0\ : STD_LOGIC;
  signal u_cdc_hard_err_init_n_1 : STD_LOGIC;
  signal u_rst_sync_blocksyncall_initclk_sync_n_0 : STD_LOGIC;
  signal u_rst_sync_fsm_resetdone_initclk_n_1 : STD_LOGIC;
  signal u_rst_sync_fsm_resetdone_n_0 : STD_LOGIC;
  signal u_rst_sync_gtx_reset_comb_n_0 : STD_LOGIC;
  signal unscrambled_data_i052_out : STD_LOGIC;
  signal valid_btf_detect_c : STD_LOGIC;
  signal valid_btf_detect_dlyd1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_cdr_reset_fsm_r[2]_i_3\ : label is "soft_lutpair167";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[0]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[1]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cdr_reset_fsm_r_reg[2]\ : label is "IDLE:001,ASSERT_RXRESET:010,DONE:100,";
  attribute SOFT_HLUTNM of \TX_DATA[63]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[1]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[2]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[5]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[6]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \cdr_reset_fsm_cntr_r[7]_i_4\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of data_v_r_i_1 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of extend_cc_r_i_1 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[2]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[3]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[4]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_5\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \hard_err_cntr_r[7]_i_6\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of hard_err_rst_int_i_3 : label is "soft_lutpair163";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxdata_from_gtx_i_reg[9]\ : label is "no";
  attribute SHREG_EXTRACT of pos_rxdatavalid_i_reg : label is "no";
  attribute SHREG_EXTRACT of \pos_rxheader_from_gtx_i_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \pos_rxheader_from_gtx_i_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of pos_rxheadervalid_i_reg : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxdata_from_gtx_i_reg[9]\ : label is "no";
  attribute SHREG_EXTRACT of pre_r1_rxdatavalid_i_reg : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxheader_from_gtx_i_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \pre_r1_rxheader_from_gtx_i_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of pre_r1_rxheadervalid_i_reg : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[13]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[14]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[15]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[16]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[17]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[18]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[19]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[20]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[21]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[22]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[23]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[24]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[25]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[26]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[27]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[28]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[29]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[30]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[31]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \rxdata_from_gtx_i_reg[9]\ : label is "no";
  attribute SHREG_EXTRACT of rxdatavalid_i_reg : label is "no";
  attribute SHREG_EXTRACT of \rxheader_from_gtx_i_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rxheader_from_gtx_i_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of rxheadervalid_i_reg : label is "no";
  attribute SOFT_HLUTNM of tx_dst_rdy_n_r_i_1 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \txseq_counter_i[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \txseq_counter_i[2]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \txseq_counter_i[3]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \txseq_counter_i[4]_i_1\ : label is "soft_lutpair156";
begin
  CLK <= \^clk\;
  RX_NEG_OUT_reg_0 <= \^rx_neg_out_reg_0\;
  gt_cplllock(0) <= \^gt_cplllock\(0);
  gt_rxbufstatus(2 downto 0) <= \^gt_rxbufstatus\(2 downto 0);
  gt_txbufstatus(1 downto 0) <= \^gt_txbufstatus\(1 downto 0);
  in0 <= \^in0\;
  txdatavalid_symgen_i <= \^txdatavalid_symgen_i\;
FSM_RESETDONE_j_reg: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => \^in0\,
      Q => FSM_RESETDONE_j,
      R => '0'
    );
\FSM_onehot_cdr_reset_fsm_r[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => allow_block_sync_propagation,
      I1 => cdr_reset_fsm_lnkreset,
      O => \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0\
    );
\FSM_onehot_cdr_reset_fsm_r[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      I1 => cdr_reset_fsm_cntr_r(7),
      I2 => cdr_reset_fsm_cntr_r(6),
      I3 => cdr_reset_fsm_cntr_r(4),
      I4 => cdr_reset_fsm_cntr_r(5),
      O => \FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0\
    );
\FSM_onehot_cdr_reset_fsm_r_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => u_rst_sync_blocksyncall_initclk_sync_n_0,
      D => '0',
      Q => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      S => p_2_in_1
    );
\FSM_onehot_cdr_reset_fsm_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => u_rst_sync_blocksyncall_initclk_sync_n_0,
      D => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      Q => cdr_reset_fsm_lnkreset,
      R => p_2_in_1
    );
\FSM_onehot_cdr_reset_fsm_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => u_rst_sync_blocksyncall_initclk_sync_n_0,
      D => \FSM_onehot_cdr_reset_fsm_r[2]_i_3_n_0\,
      Q => allow_block_sync_propagation,
      R => p_2_in_1
    );
LINK_RESET_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => LINK_RESET_OUT0,
      Q => link_reset_out,
      R => '0'
    );
PLLLKDET_OUT: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^gt_cplllock\(0),
      I1 => rx_fsm_resetdone_ii,
      I2 => tx_fsm_resetdone_ii,
      O => gt_pll_lock
    );
RX_NEG_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => \u_cdc__check_polarity_n_0\,
      Q => \^rx_neg_out_reg_0\,
      R => '0'
    );
\TX_DATA[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^txdatavalid_symgen_i\,
      I1 => rst_pma_init_usrclk,
      O => stg5_reg
    );
\TX_DATA[63]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TX_DATA[63]_i_3_n_0\,
      I1 => txseq_counter_i_reg(1),
      O => \^txdatavalid_symgen_i\
    );
\TX_DATA[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => txseq_counter_i_reg(5),
      I1 => txseq_counter_i_reg(4),
      I2 => txseq_counter_i_reg(2),
      I3 => txseq_counter_i_reg(3),
      I4 => txseq_counter_i_reg(6),
      I5 => txseq_counter_i_reg(0),
      O => \TX_DATA[63]_i_3_n_0\
    );
allow_block_sync_propagation_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => cdr_reset_fsm_lnkreset_i_1_n_0,
      D => allow_block_sync_propagation,
      Q => allow_block_sync_propagation_reg_n_0,
      R => p_2_in_1
    );
block_sync_sm_gtx0_i: entity work.zynq_bd_C2C1_PHY_0_BLOCK_SYNC_SM
     port map (
      D(0) => rxgearboxslip_i,
      Q(1 downto 0) => rxheader_from_gtx_i(1 downto 0),
      SR(0) => new_gtx_rx_pcsreset_comb,
      blocksync_out_i => blocksync_out_i,
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      rxheadervalid_i => rxheadervalid_i
    );
blocksync_all_lanes_inrxclk_q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => blocksync_out_i,
      Q => blocksync_all_lanes_inrxclk_q,
      R => '0'
    );
cbcc_gtx0_i: entity work.zynq_bd_C2C1_PHY_0_CLOCK_CORRECTION_CHANNEL_BONDING
     port map (
      ANY_VLD_BTF_FLAG => ANY_VLD_BTF_FLAG,
      CB_detect0 => CB_detect0,
      CB_detect_dlyd0p5 => CB_detect_dlyd0p5,
      CC_RXLOSSOFSYNC_OUT_reg_0 => common_reset_cbcc_i_n_1,
      CC_detect_dlyd1 => CC_detect_dlyd1,
      D(1) => CC_detect_pulse_i,
      D(0) => CB_detect,
      FINAL_GATER_FOR_FIFO_DIN_reg_0 => all_start_cb_writes_i,
      HARD_ERR_reg => rx_elastic_buf_err,
      ILLEGAL_BTF_reg => ILLEGAL_BTF_reg,
      LINK_RESET_OUT0 => LINK_RESET_OUT0,
      LINK_RESET_OUT_reg => cdr_reset_fsm_lnkreset_reg_n_0,
      \LINK_RESET_reg[0]_0\(0) => p_2_in_1,
      Q(1 downto 0) => rxheader_to_fifo_i(1 downto 0),
      SR(0) => cbcc_fifo_reset_wr_clk,
      START_CB_WRITES_OUT => START_CB_WRITES_OUT,
      START_CB_WRITES_OUT_reg_0 => all_vld_btf_flag_i,
      UNSCRAMBLED_DATA_OUT(31 downto 0) => rxdata_to_fifo_i(31 downto 0),
      allow_block_sync_propagation_reg => rst_in_out_reg,
      bit_err_chan_bond_i => bit_err_chan_bond_i,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      channel_up_tx_if => channel_up_tx_if,
      \count_for_reset_r_reg[23]_0\ => u_rst_sync_fsm_resetdone_initclk_n_1,
      do_rd_en_i => do_rd_en_i,
      dout(65 downto 0) => dout(65 downto 0),
      enable_err_detect_i => enable_err_detect_i,
      final_gater_for_fifo_din_i => final_gater_for_fifo_din_i,
      gt_txbufstatus(0) => \^gt_txbufstatus\(1),
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      hard_err_rst_int => hard_err_rst_int,
      hard_err_usr0 => hard_err_usr0,
      hard_err_usr_reg => hard_err_usr_reg_0,
      hold_reg_reg_0 => hold_reg_reg,
      illegal_btf_i => illegal_btf_i,
      in0 => rxlossofsync_out_q,
      init_clk => init_clk,
      \out\ => master_do_rd_en_i,
      rx_lossofsync_i => rx_lossofsync_i,
      rxdatavalid_i => rxdatavalid_i,
      rxdatavalid_to_fifo_i => rxdatavalid_to_fifo_i,
      rxfsm_reset_i => rxfsm_reset_i,
      s_level_out_d5_reg => rst_in_out_reg_0,
      srst => cbcc_data_srst,
      valid_btf_detect_c => valid_btf_detect_c,
      valid_btf_detect_dlyd1 => valid_btf_detect_dlyd1,
      \valid_btf_detect_extend_r_reg[4]_0\(0) => new_gtx_rx_pcsreset_comb,
      wr_err_rd_clk_sync_reg_0 => wr_err_rd_clk_sync_reg,
      \wr_monitor_flag_reg[3]_0\(0) => cbcc_fifo_reset_to_fifo_wr_clk
    );
\cdr_reset_fsm_cntr_r[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(0),
      O => \cdr_reset_fsm_cntr_r[0]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[1]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7800"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(0),
      I1 => cdr_reset_fsm_cntr_r(1),
      I2 => cdr_reset_fsm_cntr_r(2),
      I3 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[2]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(2),
      I2 => cdr_reset_fsm_cntr_r(1),
      I3 => cdr_reset_fsm_cntr_r(0),
      I4 => cdr_reset_fsm_cntr_r(3),
      O => \cdr_reset_fsm_cntr_r[3]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF800000000000"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_cntr_r(3),
      I3 => cdr_reset_fsm_cntr_r(2),
      I4 => cdr_reset_fsm_cntr_r(4),
      I5 => cdr_reset_fsm_lnkreset,
      O => \cdr_reset_fsm_cntr_r[4]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(4),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      I3 => cdr_reset_fsm_cntr_r(5),
      O => \cdr_reset_fsm_cntr_r[5]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(5),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      I3 => cdr_reset_fsm_cntr_r(4),
      I4 => cdr_reset_fsm_cntr_r(6),
      O => \cdr_reset_fsm_cntr_r[6]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      I1 => allow_block_sync_propagation,
      I2 => \cdr_reset_fsm_cntr_r[7]_i_3_n_0\,
      O => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(4),
      I2 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      I3 => cdr_reset_fsm_cntr_r(5),
      I4 => cdr_reset_fsm_cntr_r(6),
      I5 => cdr_reset_fsm_cntr_r(7),
      O => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => cdr_reset_fsm_cntr_r(5),
      I2 => cdr_reset_fsm_cntr_r(4),
      I3 => cdr_reset_fsm_cntr_r(6),
      I4 => cdr_reset_fsm_cntr_r(7),
      I5 => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\,
      O => \cdr_reset_fsm_cntr_r[7]_i_3_n_0\
    );
\cdr_reset_fsm_cntr_r[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => cdr_reset_fsm_cntr_r(1),
      I1 => cdr_reset_fsm_cntr_r(0),
      I2 => cdr_reset_fsm_cntr_r(3),
      I3 => cdr_reset_fsm_cntr_r(2),
      O => \cdr_reset_fsm_cntr_r[7]_i_4_n_0\
    );
\cdr_reset_fsm_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[0]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(0),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[1]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(1),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[2]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(2),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[3]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(3),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[4]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(4),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[5]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(5),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[6]_i_1_n_0\,
      Q => cdr_reset_fsm_cntr_r(6),
      R => p_2_in_1
    );
\cdr_reset_fsm_cntr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => \cdr_reset_fsm_cntr_r[7]_i_1_n_0\,
      D => \cdr_reset_fsm_cntr_r[7]_i_2_n_0\,
      Q => cdr_reset_fsm_cntr_r(7),
      R => p_2_in_1
    );
cdr_reset_fsm_lnkreset_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => cdr_reset_fsm_lnkreset,
      I1 => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      I2 => allow_block_sync_propagation,
      O => cdr_reset_fsm_lnkreset_i_1_n_0
    );
cdr_reset_fsm_lnkreset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => cdr_reset_fsm_lnkreset_i_1_n_0,
      D => cdr_reset_fsm_lnkreset,
      Q => cdr_reset_fsm_lnkreset_reg_n_0,
      R => p_2_in_1
    );
common_logic_cbcc_i: entity work.zynq_bd_C2C1_PHY_0_common_logic_cbcc
     port map (
      ANY_VLD_BTF_FLAG => ANY_VLD_BTF_FLAG,
      CLK => \^clk\,
      SR(0) => cbcc_fifo_reset_wr_clk,
      START_CB_WRITES_OUT => START_CB_WRITES_OUT,
      all_vld_btf_flag_i => all_vld_btf_flag_i,
      cb_bit_err_out => cb_bit_err_out,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      in0 => all_start_cb_writes_i,
      master_do_rd_en_i => master_do_rd_en_i,
      master_do_rd_en_out_reg_0 => do_rd_en_i,
      master_do_rd_en_out_reg_1 => rst_in_out_reg_0,
      \out\ => bit_err_chan_bond_i
    );
common_reset_cbcc_i: entity work.zynq_bd_C2C1_PHY_0_common_reset_cbcc
     port map (
      SR(0) => cbcc_fifo_reset_wr_clk,
      cb_bit_err_out => cb_bit_err_out,
      cbcc_fifo_reset_rd_clk => cbcc_fifo_reset_rd_clk,
      cbcc_reset_cbstg2_rd_clk => cbcc_reset_cbstg2_rd_clk,
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      srst => cbcc_data_srst,
      stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg(0) => new_gtx_rx_pcsreset_comb,
      stg5_reg => common_reset_cbcc_i_n_1,
      stg5_reg_0 => rst_in_out_reg_0,
      stg9_reg(0) => cbcc_fifo_reset_to_fifo_wr_clk
    );
data_v_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \TX_DATA[63]_i_3_n_0\,
      I1 => txseq_counter_i_reg(1),
      O => TXDATAVALID_IN
    );
descrambler_64b66b_gtx0_i: entity work.zynq_bd_C2C1_PHY_0_DESCRAMBLER_64B66B
     port map (
      CB_detect0 => CB_detect0,
      CB_detect_dlyd0p5 => CB_detect_dlyd0p5,
      CB_detect_dlyd0p5_reg(1 downto 0) => rxheader_to_fifo_i(1 downto 0),
      CC_detect_dlyd1 => CC_detect_dlyd1,
      D(1) => CC_detect_pulse_i,
      D(0) => CB_detect,
      E(0) => rxdatavalid_i_0,
      Q(31 downto 0) => rxdata_to_fifo_i(31 downto 0),
      \descrambler_reg[31]_0\(31 downto 0) => rxdata_from_gtx_i(31 downto 0),
      \descrambler_reg[39]_0\(1) => descrambler_64b66b_gtx0_i_n_36,
      \descrambler_reg[39]_0\(0) => poly(52),
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      in0 => rxlossofsync_out_q,
      rxdatavalid_to_fifo_i => rxdatavalid_to_fifo_i,
      \unscrambled_data_i_reg[13]_0\(0) => unscrambled_data_i052_out,
      valid_btf_detect_c => valid_btf_detect_c
    );
extend_cc_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F100"
    )
        port map (
      I0 => \TX_DATA[63]_i_3_n_0\,
      I1 => txseq_counter_i_reg(1),
      I2 => extend_cc_r,
      I3 => Q,
      O => \txseq_counter_i_reg[1]_0\
    );
\hard_err_cntr_r[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hard_err_cntr_r_reg(0),
      O => \p_0_in__4\(0)
    );
\hard_err_cntr_r[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hard_err_cntr_r_reg(0),
      I1 => hard_err_cntr_r_reg(1),
      O => \p_0_in__4\(1)
    );
\hard_err_cntr_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => hard_err_cntr_r_reg(1),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(2),
      O => \p_0_in__4\(2)
    );
\hard_err_cntr_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => hard_err_cntr_r_reg(2),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(1),
      I3 => hard_err_cntr_r_reg(3),
      O => \p_0_in__4\(3)
    );
\hard_err_cntr_r[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => hard_err_cntr_r_reg(3),
      I1 => hard_err_cntr_r_reg(1),
      I2 => hard_err_cntr_r_reg(0),
      I3 => hard_err_cntr_r_reg(2),
      I4 => hard_err_cntr_r_reg(4),
      O => \p_0_in__4\(4)
    );
\hard_err_cntr_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => hard_err_cntr_r_reg(1),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(2),
      I3 => hard_err_cntr_r_reg(3),
      I4 => hard_err_cntr_r_reg(4),
      I5 => hard_err_cntr_r_reg(5),
      O => \p_0_in__4\(5)
    );
\hard_err_cntr_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \hard_err_cntr_r[7]_i_6_n_0\,
      I1 => hard_err_cntr_r_reg(4),
      I2 => hard_err_cntr_r_reg(3),
      I3 => hard_err_cntr_r_reg(5),
      I4 => hard_err_cntr_r_reg(6),
      O => \p_0_in__4\(6)
    );
\hard_err_cntr_r[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \hard_err_cntr_r[7]_i_6_n_0\,
      I1 => hard_err_cntr_r_reg(5),
      I2 => hard_err_cntr_r_reg(3),
      I3 => hard_err_cntr_r_reg(4),
      I4 => hard_err_cntr_r_reg(6),
      I5 => hard_err_cntr_r_reg(7),
      O => \p_0_in__4\(7)
    );
\hard_err_cntr_r[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => hard_err_cntr_r_reg(6),
      I1 => hard_err_cntr_r_reg(4),
      I2 => hard_err_cntr_r_reg(3),
      I3 => hard_err_cntr_r_reg(5),
      I4 => hard_err_cntr_r_reg(7),
      O => \hard_err_cntr_r[7]_i_4_n_0\
    );
\hard_err_cntr_r[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => hard_err_cntr_r_reg(3),
      I1 => hard_err_cntr_r_reg(6),
      I2 => hard_err_cntr_r_reg(7),
      I3 => hard_err_cntr_r_reg(5),
      I4 => hard_err_cntr_r_reg(4),
      O => \hard_err_cntr_r[7]_i_5_n_0\
    );
\hard_err_cntr_r[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => hard_err_cntr_r_reg(1),
      I1 => hard_err_cntr_r_reg(0),
      I2 => hard_err_cntr_r_reg(2),
      O => \hard_err_cntr_r[7]_i_6_n_0\
    );
\hard_err_cntr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__4\(0),
      Q => hard_err_cntr_r_reg(0),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__4\(1),
      Q => hard_err_cntr_r_reg(1),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__4\(2),
      Q => hard_err_cntr_r_reg(2),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__4\(3),
      Q => hard_err_cntr_r_reg(3),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__4\(4),
      Q => hard_err_cntr_r_reg(4),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__4\(5),
      Q => hard_err_cntr_r_reg(5),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__4\(6),
      Q => hard_err_cntr_r_reg(6),
      R => HPCNT_RESET_IN
    );
\hard_err_cntr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => hard_err_cntr_r,
      D => \p_0_in__4\(7),
      Q => hard_err_cntr_r_reg(7),
      R => HPCNT_RESET_IN
    );
hard_err_rst_int_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => hard_err_rst_int_i_4_n_0,
      I1 => hard_err_cntr_r_reg(2),
      I2 => hard_err_cntr_r_reg(0),
      I3 => hard_err_cntr_r_reg(1),
      O => hard_err_rst_int0
    );
hard_err_rst_int_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFE"
    )
        port map (
      I0 => hard_err_cntr_r_reg(2),
      I1 => hard_err_cntr_r_reg(6),
      I2 => hard_err_cntr_r_reg(4),
      I3 => hard_err_cntr_r_reg(3),
      I4 => hard_err_cntr_r_reg(5),
      I5 => hard_err_cntr_r_reg(7),
      O => hard_err_rst_int_i_4_n_0
    );
hard_err_rst_int_reg: unisim.vcomponents.FDRE
     port map (
      C => init_clk,
      CE => '1',
      D => u_cdc_hard_err_init_n_1,
      Q => hard_err_rst_int,
      R => '0'
    );
hard_err_usr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => hard_err_usr0,
      Q => hard_err_usr,
      R => '0'
    );
new_gtx_rx_pcsreset_comb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^clk\,
      CE => '1',
      D => u_rst_sync_fsm_resetdone_n_0,
      Q => new_gtx_rx_pcsreset_comb,
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(0),
      Q => pos_rxdata_from_gtx_i(0),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(10),
      Q => pos_rxdata_from_gtx_i(10),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(11),
      Q => pos_rxdata_from_gtx_i(11),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(12),
      Q => pos_rxdata_from_gtx_i(12),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(13),
      Q => pos_rxdata_from_gtx_i(13),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(14),
      Q => pos_rxdata_from_gtx_i(14),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(15),
      Q => pos_rxdata_from_gtx_i(15),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(16),
      Q => pos_rxdata_from_gtx_i(16),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(17),
      Q => pos_rxdata_from_gtx_i(17),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(18),
      Q => pos_rxdata_from_gtx_i(18),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(19),
      Q => pos_rxdata_from_gtx_i(19),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(1),
      Q => pos_rxdata_from_gtx_i(1),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(20),
      Q => pos_rxdata_from_gtx_i(20),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(21),
      Q => pos_rxdata_from_gtx_i(21),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(22),
      Q => pos_rxdata_from_gtx_i(22),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(23),
      Q => pos_rxdata_from_gtx_i(23),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(24),
      Q => pos_rxdata_from_gtx_i(24),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(25),
      Q => pos_rxdata_from_gtx_i(25),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(26),
      Q => pos_rxdata_from_gtx_i(26),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(27),
      Q => pos_rxdata_from_gtx_i(27),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(28),
      Q => pos_rxdata_from_gtx_i(28),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(29),
      Q => pos_rxdata_from_gtx_i(29),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(2),
      Q => pos_rxdata_from_gtx_i(2),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(30),
      Q => pos_rxdata_from_gtx_i(30),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(31),
      Q => pos_rxdata_from_gtx_i(31),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(3),
      Q => pos_rxdata_from_gtx_i(3),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(4),
      Q => pos_rxdata_from_gtx_i(4),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(5),
      Q => pos_rxdata_from_gtx_i(5),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(6),
      Q => pos_rxdata_from_gtx_i(6),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(7),
      Q => pos_rxdata_from_gtx_i(7),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(8),
      Q => pos_rxdata_from_gtx_i(8),
      R => '0'
    );
\pos_rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxdatavalid_i,
      D => pre_r1_rxdata_from_gtx_i(9),
      Q => pos_rxdata_from_gtx_i(9),
      R => '0'
    );
pos_rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_r1_rxdatavalid_i,
      Q => pos_rxdatavalid_i,
      R => '0'
    );
\pos_rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxheadervalid_i,
      D => pre_r1_rxheader_from_gtx_i(0),
      Q => pos_rxheader_from_gtx_i(0),
      R => '0'
    );
\pos_rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => pre_r1_rxheadervalid_i,
      D => pre_r1_rxheader_from_gtx_i(1),
      Q => pos_rxheader_from_gtx_i(1),
      R => '0'
    );
pos_rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_r1_rxheadervalid_i,
      Q => pos_rxheadervalid_i,
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(0),
      Q => pre_r1_rxdata_from_gtx_i(0),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(10),
      Q => pre_r1_rxdata_from_gtx_i(10),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(11),
      Q => pre_r1_rxdata_from_gtx_i(11),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(12),
      Q => pre_r1_rxdata_from_gtx_i(12),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(13),
      Q => pre_r1_rxdata_from_gtx_i(13),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(14),
      Q => pre_r1_rxdata_from_gtx_i(14),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(15),
      Q => pre_r1_rxdata_from_gtx_i(15),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(16),
      Q => pre_r1_rxdata_from_gtx_i(16),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(17),
      Q => pre_r1_rxdata_from_gtx_i(17),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(18),
      Q => pre_r1_rxdata_from_gtx_i(18),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(19),
      Q => pre_r1_rxdata_from_gtx_i(19),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(1),
      Q => pre_r1_rxdata_from_gtx_i(1),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(20),
      Q => pre_r1_rxdata_from_gtx_i(20),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(21),
      Q => pre_r1_rxdata_from_gtx_i(21),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(22),
      Q => pre_r1_rxdata_from_gtx_i(22),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(23),
      Q => pre_r1_rxdata_from_gtx_i(23),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(24),
      Q => pre_r1_rxdata_from_gtx_i(24),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(25),
      Q => pre_r1_rxdata_from_gtx_i(25),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(26),
      Q => pre_r1_rxdata_from_gtx_i(26),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(27),
      Q => pre_r1_rxdata_from_gtx_i(27),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(28),
      Q => pre_r1_rxdata_from_gtx_i(28),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(29),
      Q => pre_r1_rxdata_from_gtx_i(29),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(2),
      Q => pre_r1_rxdata_from_gtx_i(2),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(30),
      Q => pre_r1_rxdata_from_gtx_i(30),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(31),
      Q => pre_r1_rxdata_from_gtx_i(31),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(3),
      Q => pre_r1_rxdata_from_gtx_i(3),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(4),
      Q => pre_r1_rxdata_from_gtx_i(4),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(5),
      Q => pre_r1_rxdata_from_gtx_i(5),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(6),
      Q => pre_r1_rxdata_from_gtx_i(6),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(7),
      Q => pre_r1_rxdata_from_gtx_i(7),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(8),
      Q => pre_r1_rxdata_from_gtx_i(8),
      R => '0'
    );
\pre_r1_rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdata_from_gtx_i(9),
      Q => pre_r1_rxdata_from_gtx_i(9),
      R => '0'
    );
pre_r1_rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxdatavalid_i,
      Q => pre_r1_rxdatavalid_i,
      R => '0'
    );
\pre_r1_rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxheader_from_gtx_i(0),
      Q => pre_r1_rxheader_from_gtx_i(0),
      R => '0'
    );
\pre_r1_rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxheader_from_gtx_i(1),
      Q => pre_r1_rxheader_from_gtx_i(1),
      R => '0'
    );
pre_r1_rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pre_rxheadervalid_i,
      Q => pre_r1_rxheadervalid_i,
      R => '0'
    );
\rxdata_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(0),
      Q => rxdata_from_gtx_i(0),
      R => '0'
    );
\rxdata_from_gtx_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(10),
      Q => rxdata_from_gtx_i(10),
      R => '0'
    );
\rxdata_from_gtx_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(11),
      Q => rxdata_from_gtx_i(11),
      R => '0'
    );
\rxdata_from_gtx_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(12),
      Q => rxdata_from_gtx_i(12),
      R => '0'
    );
\rxdata_from_gtx_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(13),
      Q => rxdata_from_gtx_i(13),
      R => '0'
    );
\rxdata_from_gtx_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(14),
      Q => rxdata_from_gtx_i(14),
      R => '0'
    );
\rxdata_from_gtx_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(15),
      Q => rxdata_from_gtx_i(15),
      R => '0'
    );
\rxdata_from_gtx_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(16),
      Q => rxdata_from_gtx_i(16),
      R => '0'
    );
\rxdata_from_gtx_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(17),
      Q => rxdata_from_gtx_i(17),
      R => '0'
    );
\rxdata_from_gtx_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(18),
      Q => rxdata_from_gtx_i(18),
      R => '0'
    );
\rxdata_from_gtx_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(19),
      Q => rxdata_from_gtx_i(19),
      R => '0'
    );
\rxdata_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(1),
      Q => rxdata_from_gtx_i(1),
      R => '0'
    );
\rxdata_from_gtx_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(20),
      Q => rxdata_from_gtx_i(20),
      R => '0'
    );
\rxdata_from_gtx_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(21),
      Q => rxdata_from_gtx_i(21),
      R => '0'
    );
\rxdata_from_gtx_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(22),
      Q => rxdata_from_gtx_i(22),
      R => '0'
    );
\rxdata_from_gtx_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(23),
      Q => rxdata_from_gtx_i(23),
      R => '0'
    );
\rxdata_from_gtx_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(24),
      Q => rxdata_from_gtx_i(24),
      R => '0'
    );
\rxdata_from_gtx_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(25),
      Q => rxdata_from_gtx_i(25),
      R => '0'
    );
\rxdata_from_gtx_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(26),
      Q => rxdata_from_gtx_i(26),
      R => '0'
    );
\rxdata_from_gtx_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(27),
      Q => rxdata_from_gtx_i(27),
      R => '0'
    );
\rxdata_from_gtx_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(28),
      Q => rxdata_from_gtx_i(28),
      R => '0'
    );
\rxdata_from_gtx_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(29),
      Q => rxdata_from_gtx_i(29),
      R => '0'
    );
\rxdata_from_gtx_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(2),
      Q => rxdata_from_gtx_i(2),
      R => '0'
    );
\rxdata_from_gtx_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(30),
      Q => rxdata_from_gtx_i(30),
      R => '0'
    );
\rxdata_from_gtx_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(31),
      Q => rxdata_from_gtx_i(31),
      R => '0'
    );
\rxdata_from_gtx_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(3),
      Q => rxdata_from_gtx_i(3),
      R => '0'
    );
\rxdata_from_gtx_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(4),
      Q => rxdata_from_gtx_i(4),
      R => '0'
    );
\rxdata_from_gtx_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(5),
      Q => rxdata_from_gtx_i(5),
      R => '0'
    );
\rxdata_from_gtx_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(6),
      Q => rxdata_from_gtx_i(6),
      R => '0'
    );
\rxdata_from_gtx_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(7),
      Q => rxdata_from_gtx_i(7),
      R => '0'
    );
\rxdata_from_gtx_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(8),
      Q => rxdata_from_gtx_i(8),
      R => '0'
    );
\rxdata_from_gtx_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdata_from_gtx_i(9),
      Q => rxdata_from_gtx_i(9),
      R => '0'
    );
rxdatavalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxdatavalid_i,
      Q => rxdatavalid_i_0,
      R => '0'
    );
rxdatavalid_to_fifo_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => rxdatavalid_i_0,
      Q => rxdatavalid_to_fifo_i,
      R => '0'
    );
\rxheader_from_gtx_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxheader_from_gtx_i(0),
      Q => rxheader_from_gtx_i(0),
      R => '0'
    );
\rxheader_from_gtx_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxheader_from_gtx_i(1),
      Q => rxheader_from_gtx_i(1),
      R => '0'
    );
\rxheader_to_fifo_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => rxheader_from_gtx_i(0),
      Q => rxheader_to_fifo_i(0),
      R => '0'
    );
\rxheader_to_fifo_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => rxheader_from_gtx_i(1),
      Q => rxheader_to_fifo_i(1),
      R => '0'
    );
rxheadervalid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => pos_rxheadervalid_i,
      Q => rxheadervalid_i,
      R => '0'
    );
rxlossofsync_out_q_reg: unisim.vcomponents.FDRE
     port map (
      C => \^clk\,
      CE => '1',
      D => rxlossofsync_out_i,
      Q => rxlossofsync_out_q,
      R => '0'
    );
rxreset_for_lanes_q_reg: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => tx_reset_i,
      Q => rxreset_for_lanes_q,
      R => '0'
    );
scrambler_64b66b_gtx0_i: entity work.zynq_bd_C2C1_PHY_0_SCRAMBLER_64B66B
     port map (
      Q(6 downto 0) => txseq_counter_i_reg(6 downto 0),
      \SCRAMBLED_DATA_OUT_reg[24]_0\(57 downto 0) => \SCRAMBLED_DATA_OUT_reg[24]\(57 downto 0),
      \SCRAMBLED_DATA_OUT_reg[63]_0\(63 downto 0) => scrambled_data_i(63 downto 0),
      \SCRAMBLED_DATA_OUT_reg[63]_1\ => rst_in_out_reg_0,
      scrambler(11 downto 0) => scrambler(11 downto 0),
      tempData(5 downto 0) => tempData(5 downto 0),
      \txseq_counter_i_reg[0]\ => scrambler_64b66b_gtx0_i_n_0
    );
tx_dst_rdy_n_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => \TX_DATA[63]_i_3_n_0\,
      I1 => txseq_counter_i_reg(1),
      I2 => do_cc_r,
      I3 => Q,
      O => tx_dst_rdy_n_r0
    );
\tx_hdr_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => D(0),
      Q => tx_hdr_r(0),
      R => '0'
    );
\tx_hdr_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => D(1),
      Q => tx_hdr_r(1),
      R => '0'
    );
\txseq_counter_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => txseq_counter_i_reg(0),
      O => \txseq_counter_i[0]_i_1_n_0\
    );
\txseq_counter_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => txseq_counter_i_reg(0),
      I1 => txseq_counter_i_reg(1),
      O => \txseq_counter_i[1]_i_1_n_0\
    );
\txseq_counter_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => txseq_counter_i_reg(1),
      I1 => txseq_counter_i_reg(0),
      I2 => txseq_counter_i_reg(2),
      O => \txseq_counter_i[2]_i_1_n_0\
    );
\txseq_counter_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => txseq_counter_i_reg(2),
      I1 => txseq_counter_i_reg(0),
      I2 => txseq_counter_i_reg(1),
      I3 => txseq_counter_i_reg(3),
      O => \txseq_counter_i[3]_i_1_n_0\
    );
\txseq_counter_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => txseq_counter_i_reg(2),
      I1 => txseq_counter_i_reg(3),
      I2 => txseq_counter_i_reg(0),
      I3 => txseq_counter_i_reg(1),
      I4 => txseq_counter_i_reg(4),
      O => \txseq_counter_i[4]_i_1_n_0\
    );
\txseq_counter_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => txseq_counter_i_reg(0),
      I1 => txseq_counter_i_reg(1),
      I2 => txseq_counter_i_reg(3),
      I3 => txseq_counter_i_reg(2),
      I4 => txseq_counter_i_reg(4),
      I5 => txseq_counter_i_reg(5),
      O => \txseq_counter_i[5]_i_1_n_0\
    );
\txseq_counter_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCC6CCCCCCC"
    )
        port map (
      I0 => txseq_counter_i_reg(5),
      I1 => txseq_counter_i_reg(6),
      I2 => txseq_counter_i_reg(4),
      I3 => txseq_counter_i_reg(2),
      I4 => txseq_counter_i_reg(3),
      I5 => scrambler_64b66b_gtx0_i_n_0,
      O => \txseq_counter_i[6]_i_2_n_0\
    );
\txseq_counter_i[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => txseq_counter_i_reg(3),
      I1 => txseq_counter_i_reg(4),
      I2 => txseq_counter_i_reg(1),
      I3 => txseq_counter_i_reg(2),
      I4 => txseq_counter_i_reg(6),
      I5 => txseq_counter_i_reg(5),
      O => \txseq_counter_i[6]_i_3_n_0\
    );
\txseq_counter_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => \txseq_counter_i[0]_i_1_n_0\,
      Q => txseq_counter_i_reg(0),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\txseq_counter_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => \txseq_counter_i[1]_i_1_n_0\,
      Q => txseq_counter_i_reg(1),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\txseq_counter_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => \txseq_counter_i[2]_i_1_n_0\,
      Q => txseq_counter_i_reg(2),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\txseq_counter_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => \txseq_counter_i[3]_i_1_n_0\,
      Q => txseq_counter_i_reg(3),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\txseq_counter_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => \txseq_counter_i[4]_i_1_n_0\,
      Q => txseq_counter_i_reg(4),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\txseq_counter_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => \txseq_counter_i[5]_i_1_n_0\,
      Q => txseq_counter_i_reg(5),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\txseq_counter_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rst_in_out_reg_0,
      CE => '1',
      D => \txseq_counter_i[6]_i_2_n_0\,
      Q => txseq_counter_i_reg(6),
      R => u_rst_sync_gtx_reset_comb_n_0
    );
\u_cdc__check_polarity\: entity work.zynq_bd_C2C1_PHY_0_cdc_sync
     port map (
      Q(1 downto 0) => rxheader_from_gtx_i(1 downto 0),
      RX_NEG_OUT_reg => \^rx_neg_out_reg_0\,
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      \rxheader_from_gtx_i_reg[0]\ => \u_cdc__check_polarity_n_0\,
      rxheadervalid_i => rxheadervalid_i,
      s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0 => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg
    );
u_cdc_gt_cplllock_i: entity work.\zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0\
     port map (
      cplllock_out(0) => gt_cplllock_j,
      gt_cplllock(0) => \^gt_cplllock\(0),
      init_clk => init_clk
    );
u_cdc_hard_err_init: entity work.\zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_1\
     port map (
      E(0) => hard_err_cntr_r,
      Q(2 downto 0) => hard_err_cntr_r_reg(2 downto 0),
      SR(0) => HPCNT_RESET_IN,
      \hard_err_cntr_r_reg[0]\ => \hard_err_cntr_r[7]_i_4_n_0\,
      \hard_err_cntr_r_reg[0]_0\ => \hard_err_cntr_r[7]_i_5_n_0\,
      hard_err_rst_int => hard_err_rst_int,
      hard_err_rst_int0 => hard_err_rst_int0,
      hard_err_rst_int_reg => u_cdc_hard_err_init_n_1,
      in0 => hard_err_usr,
      init_clk => init_clk
    );
u_cdc_rx_elastic_buferr: entity work.\zynq_bd_C2C1_PHY_0_cdc_sync__parameterized1\
     port map (
      gt_rxbufstatus(0) => \^gt_rxbufstatus\(2),
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      \out\ => rx_elastic_buf_err,
      s_level_out_d5_reg_0 => rst_in_out_reg_0
    );
u_cdc_rx_fsm_resetdone_i: entity work.\zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_2\
     port map (
      init_clk => init_clk,
      \out\ => rx_fsm_resetdone_i,
      rx_fsm_resetdone_ii => rx_fsm_resetdone_ii
    );
\u_cdc_rxpolarity_\: entity work.\zynq_bd_C2C1_PHY_0_cdc_sync__parameterized2\
     port map (
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      \out\ => sync_rx_polarity_r,
      s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0 => s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0
    );
u_cdc_tx_fsm_resetdone_i: entity work.\zynq_bd_C2C1_PHY_0_cdc_sync__parameterized0_3\
     port map (
      init_clk => init_clk,
      \out\ => tx_fsm_resetdone_i,
      tx_fsm_resetdone_ii => tx_fsm_resetdone_ii
    );
u_rst_done_sync_rx: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized0\
     port map (
      \out\ => rx_fsm_resetdone_i,
      stg3_reg_0 => rx_fsm_resetdone_i_i,
      stg3_reg_1 => rst_in_out_reg_0
    );
u_rst_done_sync_rx1: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized0_4\
     port map (
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      \out\ => rx_fsm_resetdone_i
    );
u_rst_done_sync_tx: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized0_5\
     port map (
      FSM_RESETDONE_j_reg => rx_fsm_resetdone_i_i,
      in0 => \^in0\,
      \out\ => tx_fsm_resetdone_i,
      stg2_reg_0 => rst_in_out_reg_0
    );
u_rst_done_sync_tx1: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized0_6\
     port map (
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      \out\ => tx_fsm_resetdone_i
    );
u_rst_sync_blocksyncall_initclk_sync: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized1\
     port map (
      E(0) => u_rst_sync_blocksyncall_initclk_sync_n_0,
      \FSM_onehot_cdr_reset_fsm_r_reg[0]\ => \FSM_onehot_cdr_reset_fsm_r[2]_i_4_n_0\,
      Q(2) => allow_block_sync_propagation,
      Q(1) => cdr_reset_fsm_lnkreset,
      Q(0) => \FSM_onehot_cdr_reset_fsm_r_reg_n_0_[0]\,
      in0 => blocksync_all_lanes_inrxclk_q,
      init_clk => init_clk
    );
u_rst_sync_blocksyncprop_inrxclk_sync: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_7\
     port map (
      blocksync_out_i => blocksync_out_i,
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      in0 => allow_block_sync_propagation_reg_n_0,
      rxlossofsync_out_i => rxlossofsync_out_i
    );
u_rst_sync_fsm_resetdone: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_8\
     port map (
      fsm_resetdone_to_rxreset_in => fsm_resetdone_to_rxreset_in,
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      in0 => FSM_RESETDONE_j,
      \out\(0) => gtwiz_userclk_rx_active_in,
      stg5_reg_0 => u_rst_sync_fsm_resetdone_n_0
    );
u_rst_sync_fsm_resetdone_initclk: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_9\
     port map (
      \count_for_reset_r_reg[23]\ => rst_in_out_reg,
      \count_for_reset_r_reg[23]_0\ => cdr_reset_fsm_lnkreset_reg_n_0,
      \dly_gt_rst_r_reg[18]\ => u_rst_sync_fsm_resetdone_initclk_n_1,
      fsm_resetdone_initclk => fsm_resetdone_initclk,
      in0 => FSM_RESETDONE_j,
      init_clk => init_clk,
      \out\ => rxfsm_reset_i,
      reset_initclk => reset_initclk,
      valid_btf_detect_dlyd1 => valid_btf_detect_dlyd1
    );
u_rst_sync_gtx_reset_comb: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_10\
     port map (
      Q(0) => txseq_counter_i_reg(0),
      SR(0) => u_rst_sync_gtx_reset_comb_n_0,
      in0 => stableclk_gtx_reset_comb,
      stg5_reg_0 => rst_in_out_reg_0,
      \txseq_counter_i_reg[0]\ => \txseq_counter_i[6]_i_3_n_0\
    );
u_rst_sync_reset_initclk: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_11\
     port map (
      SR(0) => SR(0),
      fsm_resetdone_initclk => fsm_resetdone_initclk,
      \hard_err_cntr_r_reg[7]\ => cdr_reset_fsm_lnkreset_reg_n_0,
      \hard_err_cntr_r_reg[7]_0\ => rst_in_out_reg,
      init_clk => init_clk,
      \out\ => rxfsm_reset_i,
      reset_initclk => reset_initclk,
      stg5_reg_0(0) => HPCNT_RESET_IN
    );
u_rst_sync_rxreset_in: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_12\
     port map (
      fsm_resetdone_to_rxreset_in => fsm_resetdone_to_rxreset_in,
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      in0 => rxreset_for_lanes_q
    );
u_rst_sync_txusrclk_gtx_reset_comb: entity work.\zynq_bd_C2C1_PHY_0_rst_sync__parameterized1_13\
     port map (
      E(0) => sel,
      in0 => stableclk_gtx_reset_comb,
      init_clk => init_clk
    );
\unscrambled_data_i[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => poly(52),
      I1 => rxdata_from_gtx_i(13),
      I2 => descrambler_64b66b_gtx0_i_n_36,
      O => unscrambled_data_i052_out
    );
zynq_bd_C2C1_PHY_0_multi_gt_i: entity work.zynq_bd_C2C1_PHY_0_MULTI_GT
     port map (
      AR(0) => AR(0),
      D(31 downto 0) => pre_rxdata_from_gtx_i(31 downto 0),
      E(0) => sel,
      Q(1 downto 0) => tx_hdr_r(1 downto 0),
      cplllock_out(0) => gt_cplllock_j,
      gt0_drpaddr(9 downto 0) => gt0_drpaddr(9 downto 0),
      gt0_drpdi(15 downto 0) => gt0_drpdi(15 downto 0),
      gt0_drpdo(15 downto 0) => gt0_drpdo(15 downto 0),
      gt0_drpen => gt0_drpen,
      gt0_drprdy => gt0_drprdy,
      gt0_drpwe => gt0_drpwe,
      gt_dmonitorout(15 downto 0) => gt_dmonitorout(15 downto 0),
      gt_eyescandataerror(0) => gt_eyescandataerror(0),
      gt_eyescanreset(0) => gt_eyescanreset(0),
      gt_eyescantrigger(0) => gt_eyescantrigger(0),
      gt_pcsrsvdin(15 downto 0) => gt_pcsrsvdin(15 downto 0),
      gt_powergood(0) => gt_powergood(0),
      gt_rxbufreset(0) => gt_rxbufreset(0),
      gt_rxbufstatus(2 downto 0) => \^gt_rxbufstatus\(2 downto 0),
      gt_rxcdrhold(0) => gt_rxcdrhold(0),
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gt_rxdfelpmreset(0) => gt_rxdfelpmreset(0),
      gt_rxlpmen(0) => gt_rxlpmen(0),
      gt_rxpcsreset(0) => gt_rxpcsreset(0),
      gt_rxpmareset(0) => gt_rxpmareset(0),
      gt_rxpmaresetdone(0) => gt_rxpmaresetdone(0),
      gt_rxprbscntreset(0) => gt_rxprbscntreset(0),
      gt_rxprbserr(0) => gt_rxprbserr(0),
      gt_rxprbssel(3 downto 0) => gt_rxprbssel(3 downto 0),
      gt_rxresetdone(0) => gt_rxresetdone(0),
      gt_txbufstatus(1 downto 0) => \^gt_txbufstatus\(1 downto 0),
      gt_txdiffctrl(4 downto 0) => gt_txdiffctrl(4 downto 0),
      gt_txinhibit(0) => gt_txinhibit(0),
      gt_txpcsreset(0) => gt_txpcsreset(0),
      gt_txpmareset(0) => gt_txpmareset(0),
      gt_txpolarity(0) => gt_txpolarity(0),
      gt_txpostcursor(4 downto 0) => gt_txpostcursor(4 downto 0),
      gt_txprbsforceerr(0) => gt_txprbsforceerr(0),
      gt_txprbssel(3 downto 0) => gt_txprbssel(3 downto 0),
      gt_txprecursor(4 downto 0) => gt_txprecursor(4 downto 0),
      gt_txresetdone(0) => gt_txresetdone(0),
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\(1 downto 0) => pre_rxheader_from_gtx_i(1 downto 0),
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\(63 downto 0) => scrambled_data_i(63 downto 0),
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\(0) => rxgearboxslip_i,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ => sync_rx_polarity_r,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\(6 downto 0) => txseq_counter_i_reg(6 downto 0),
      gtwiz_reset_rx_done_out(0) => rx_fsm_resetdone_i,
      gtwiz_reset_tx_done_out(0) => tx_fsm_resetdone_i,
      gtwiz_userclk_rx_usrclk_out => \^clk\,
      init_clk => init_clk,
      loopback(2 downto 0) => loopback(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      mmcm_not_locked_out2 => mmcm_not_locked_out2,
      \out\(0) => gtwiz_userclk_rx_active_in,
      refclk1_in => refclk1_in,
      rst_in_out_reg => rst_in_out_reg,
      rst_in_out_reg_0 => rxfsm_reset_i,
      rst_in_out_reg_1 => rst_in_out_reg_0,
      rxdatavalid_out(0) => pre_rxdatavalid_i,
      rxheadervalid_out(0) => pre_rxheadervalid_i,
      rxn => rxn,
      rxp => rxp,
      sync_clk_out => sync_clk_out,
      tx_out_clk => tx_out_clk,
      txn => txn,
      txp => txp
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_core is
  port (
    link_reset_out : out STD_LOGIC;
    lane_up_flop_i : out STD_LOGIC;
    SYSTEM_RESET_reg : out STD_LOGIC;
    gt_cplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC;
    gt_dmonitorout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_out_clk : out STD_LOGIC;
    gt_txresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_pll_lock : out STD_LOGIC;
    CHANNEL_UP_RX_IF_reg : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    m_axi_rx_tvalid : out STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    power_down : in STD_LOGIC;
    sysreset_from_support : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rst_in_out_reg : in STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    init_clk : in STD_LOGIC;
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    gt_eyescanreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescantrigger : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    refclk1_in : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_rxbufreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxcdrhold : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxcdrovrden_in : in STD_LOGIC;
    gt_rxdfelpmreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxlpmen : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbscntreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpolarity : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txprbsforceerr : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    sync_clk_out : in STD_LOGIC;
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 );
    mmcm_not_locked_out2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
end zynq_bd_C2C1_PHY_0_core;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_core is
  signal \^channel_up_rx_if_reg\ : STD_LOGIC;
  signal RX_IDLE : STD_LOGIC;
  signal RX_PE_DATA : STD_LOGIC_VECTOR ( 0 to 63 );
  signal \^system_reset_reg\ : STD_LOGIC;
  signal TXDATAVALID_IN : STD_LOGIC;
  signal TXHEADER_IN : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal TX_PE_DATA : STD_LOGIC_VECTOR ( 0 to 63 );
  signal aurora_lane_0_i_n_13 : STD_LOGIC;
  signal \channel_init_sm_i/reset_lanes_c\ : STD_LOGIC;
  signal channel_up_tx_if : STD_LOGIC;
  signal check_polarity_i : STD_LOGIC;
  signal core_reset_logic_i_n_3 : STD_LOGIC;
  signal do_cc_i : STD_LOGIC;
  signal enable_err_detect_i : STD_LOGIC;
  signal fsm_resetdone : STD_LOGIC;
  signal gen_cc_i : STD_LOGIC;
  signal gen_ch_bond_i : STD_LOGIC;
  signal gen_na_idles_i : STD_LOGIC;
  signal global_logic_i_n_11 : STD_LOGIC;
  signal global_logic_i_n_6 : STD_LOGIC;
  signal global_logic_i_n_7 : STD_LOGIC;
  signal global_logic_i_n_9 : STD_LOGIC;
  signal hard_err_i : STD_LOGIC;
  signal illegal_btf_i : STD_LOGIC;
  signal \lane_init_sm_i/ready_r_reg0\ : STD_LOGIC;
  signal \lane_init_sm_i/reset_count_r0\ : STD_LOGIC;
  signal \^lane_up_flop_i\ : STD_LOGIC;
  signal \^link_reset_out\ : STD_LOGIC;
  signal remote_ready_i : STD_LOGIC;
  signal reset_lanes_i : STD_LOGIC;
  signal rx_lossofsync_i : STD_LOGIC;
  signal rx_neg_i : STD_LOGIC;
  signal rx_pe_data_v_i : STD_LOGIC;
  signal rx_polarity_i : STD_LOGIC;
  signal \rx_stream_datapath_i/RX_D0\ : STD_LOGIC;
  signal rxdatavalid_i : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_153_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_157_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_161_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_165_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_169_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/p_173_in\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData0\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData012_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData016_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData020_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData04_out\ : STD_LOGIC;
  signal \scrambler_64b66b_gtx0_i/tempData08_out\ : STD_LOGIC;
  signal \sym_gen_i/rst_pma_init_usrclk\ : STD_LOGIC;
  signal tx_data_i : STD_LOGIC_VECTOR ( 0 to 57 );
  signal tx_pe_data_v_i : STD_LOGIC;
  signal tx_reset_i : STD_LOGIC;
  signal \tx_stream_control_sm_i/R0\ : STD_LOGIC;
  signal \tx_stream_control_sm_i/do_cc_r\ : STD_LOGIC;
  signal \tx_stream_control_sm_i/do_cc_r_reg0\ : STD_LOGIC;
  signal \tx_stream_control_sm_i/extend_cc_r\ : STD_LOGIC;
  signal \tx_stream_control_sm_i/tx_dst_rdy_n_r0\ : STD_LOGIC;
  signal tx_stream_i_n_4 : STD_LOGIC;
  signal tx_stream_i_n_5 : STD_LOGIC;
  signal tx_stream_i_n_6 : STD_LOGIC;
  signal tx_stream_i_n_69 : STD_LOGIC;
  signal txdatavalid_symgen_i : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_100 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_101 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_102 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_103 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_104 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_105 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_106 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_107 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_108 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_109 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_110 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_111 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_112 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_113 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_114 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_115 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_121 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_123 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_125 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_127 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_129 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_130 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_131 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_132 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_133 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_134 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_135 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_50 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_51 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_52 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_53 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_54 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_55 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_56 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_57 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_58 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_59 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_60 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_61 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_62 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_63 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_64 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_65 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_66 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_67 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_68 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_69 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_70 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_71 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_72 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_73 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_74 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_75 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_76 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_77 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_78 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_79 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_80 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_81 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_82 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_83 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_84 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_85 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_86 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_87 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_88 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_89 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_90 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_91 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_92 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_93 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_94 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_95 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_96 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_97 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_98 : STD_LOGIC;
  signal zynq_bd_C2C1_PHY_0_wrapper_i_n_99 : STD_LOGIC;
begin
  CHANNEL_UP_RX_IF_reg <= \^channel_up_rx_if_reg\;
  SYSTEM_RESET_reg <= \^system_reset_reg\;
  lane_up_flop_i <= \^lane_up_flop_i\;
  link_reset_out <= \^link_reset_out\;
aurora_lane_0_i: entity work.zynq_bd_C2C1_PHY_0_AURORA_LANE
     port map (
      CLK => CLK,
      D(1 downto 0) => TXHEADER_IN(1 downto 0),
      HARD_ERR_reg => zynq_bd_C2C1_PHY_0_wrapper_i_n_127,
      Q(59) => TX_PE_DATA(0),
      Q(58) => TX_PE_DATA(1),
      Q(57) => TX_PE_DATA(2),
      Q(56) => TX_PE_DATA(3),
      Q(55) => TX_PE_DATA(4),
      Q(54) => TX_PE_DATA(5),
      Q(53) => TX_PE_DATA(6),
      Q(52) => TX_PE_DATA(7),
      Q(51) => TX_PE_DATA(8),
      Q(50) => TX_PE_DATA(9),
      Q(49) => TX_PE_DATA(10),
      Q(48) => TX_PE_DATA(11),
      Q(47) => TX_PE_DATA(12),
      Q(46) => TX_PE_DATA(13),
      Q(45) => TX_PE_DATA(14),
      Q(44) => TX_PE_DATA(15),
      Q(43) => TX_PE_DATA(16),
      Q(42) => TX_PE_DATA(17),
      Q(41) => TX_PE_DATA(18),
      Q(40) => TX_PE_DATA(19),
      Q(39) => TX_PE_DATA(20),
      Q(38) => TX_PE_DATA(21),
      Q(37) => TX_PE_DATA(22),
      Q(36) => TX_PE_DATA(23),
      Q(35) => TX_PE_DATA(24),
      Q(34) => TX_PE_DATA(25),
      Q(33) => TX_PE_DATA(26),
      Q(32) => TX_PE_DATA(27),
      Q(31) => TX_PE_DATA(28),
      Q(30) => TX_PE_DATA(29),
      Q(29) => TX_PE_DATA(30),
      Q(28) => TX_PE_DATA(31),
      Q(27) => TX_PE_DATA(32),
      Q(26) => TX_PE_DATA(33),
      Q(25) => TX_PE_DATA(34),
      Q(24) => TX_PE_DATA(35),
      Q(23) => TX_PE_DATA(36),
      Q(22) => TX_PE_DATA(37),
      Q(21) => TX_PE_DATA(38),
      Q(20) => TX_PE_DATA(39),
      Q(19) => TX_PE_DATA(40),
      Q(18) => TX_PE_DATA(41),
      Q(17) => TX_PE_DATA(42),
      Q(16) => TX_PE_DATA(43),
      Q(15) => TX_PE_DATA(44),
      Q(14) => TX_PE_DATA(45),
      Q(13) => TX_PE_DATA(46),
      Q(12) => TX_PE_DATA(47),
      Q(11) => TX_PE_DATA(52),
      Q(10) => TX_PE_DATA(53),
      Q(9) => TX_PE_DATA(54),
      Q(8) => TX_PE_DATA(55),
      Q(7) => TX_PE_DATA(56),
      Q(6) => TX_PE_DATA(57),
      Q(5) => TX_PE_DATA(58),
      Q(4) => TX_PE_DATA(59),
      Q(3) => TX_PE_DATA(60),
      Q(2) => TX_PE_DATA(61),
      Q(1) => TX_PE_DATA(62),
      Q(0) => TX_PE_DATA(63),
      \RX_DATA_REG_reg[0]\ => zynq_bd_C2C1_PHY_0_wrapper_i_n_129,
      RX_IDLE => RX_IDLE,
      \RX_PE_DATA_reg[0]\(63) => RX_PE_DATA(0),
      \RX_PE_DATA_reg[0]\(62) => RX_PE_DATA(1),
      \RX_PE_DATA_reg[0]\(61) => RX_PE_DATA(2),
      \RX_PE_DATA_reg[0]\(60) => RX_PE_DATA(3),
      \RX_PE_DATA_reg[0]\(59) => RX_PE_DATA(4),
      \RX_PE_DATA_reg[0]\(58) => RX_PE_DATA(5),
      \RX_PE_DATA_reg[0]\(57) => RX_PE_DATA(6),
      \RX_PE_DATA_reg[0]\(56) => RX_PE_DATA(7),
      \RX_PE_DATA_reg[0]\(55) => RX_PE_DATA(8),
      \RX_PE_DATA_reg[0]\(54) => RX_PE_DATA(9),
      \RX_PE_DATA_reg[0]\(53) => RX_PE_DATA(10),
      \RX_PE_DATA_reg[0]\(52) => RX_PE_DATA(11),
      \RX_PE_DATA_reg[0]\(51) => RX_PE_DATA(12),
      \RX_PE_DATA_reg[0]\(50) => RX_PE_DATA(13),
      \RX_PE_DATA_reg[0]\(49) => RX_PE_DATA(14),
      \RX_PE_DATA_reg[0]\(48) => RX_PE_DATA(15),
      \RX_PE_DATA_reg[0]\(47) => RX_PE_DATA(16),
      \RX_PE_DATA_reg[0]\(46) => RX_PE_DATA(17),
      \RX_PE_DATA_reg[0]\(45) => RX_PE_DATA(18),
      \RX_PE_DATA_reg[0]\(44) => RX_PE_DATA(19),
      \RX_PE_DATA_reg[0]\(43) => RX_PE_DATA(20),
      \RX_PE_DATA_reg[0]\(42) => RX_PE_DATA(21),
      \RX_PE_DATA_reg[0]\(41) => RX_PE_DATA(22),
      \RX_PE_DATA_reg[0]\(40) => RX_PE_DATA(23),
      \RX_PE_DATA_reg[0]\(39) => RX_PE_DATA(24),
      \RX_PE_DATA_reg[0]\(38) => RX_PE_DATA(25),
      \RX_PE_DATA_reg[0]\(37) => RX_PE_DATA(26),
      \RX_PE_DATA_reg[0]\(36) => RX_PE_DATA(27),
      \RX_PE_DATA_reg[0]\(35) => RX_PE_DATA(28),
      \RX_PE_DATA_reg[0]\(34) => RX_PE_DATA(29),
      \RX_PE_DATA_reg[0]\(33) => RX_PE_DATA(30),
      \RX_PE_DATA_reg[0]\(32) => RX_PE_DATA(31),
      \RX_PE_DATA_reg[0]\(31) => RX_PE_DATA(32),
      \RX_PE_DATA_reg[0]\(30) => RX_PE_DATA(33),
      \RX_PE_DATA_reg[0]\(29) => RX_PE_DATA(34),
      \RX_PE_DATA_reg[0]\(28) => RX_PE_DATA(35),
      \RX_PE_DATA_reg[0]\(27) => RX_PE_DATA(36),
      \RX_PE_DATA_reg[0]\(26) => RX_PE_DATA(37),
      \RX_PE_DATA_reg[0]\(25) => RX_PE_DATA(38),
      \RX_PE_DATA_reg[0]\(24) => RX_PE_DATA(39),
      \RX_PE_DATA_reg[0]\(23) => RX_PE_DATA(40),
      \RX_PE_DATA_reg[0]\(22) => RX_PE_DATA(41),
      \RX_PE_DATA_reg[0]\(21) => RX_PE_DATA(42),
      \RX_PE_DATA_reg[0]\(20) => RX_PE_DATA(43),
      \RX_PE_DATA_reg[0]\(19) => RX_PE_DATA(44),
      \RX_PE_DATA_reg[0]\(18) => RX_PE_DATA(45),
      \RX_PE_DATA_reg[0]\(17) => RX_PE_DATA(46),
      \RX_PE_DATA_reg[0]\(16) => RX_PE_DATA(47),
      \RX_PE_DATA_reg[0]\(15) => RX_PE_DATA(48),
      \RX_PE_DATA_reg[0]\(14) => RX_PE_DATA(49),
      \RX_PE_DATA_reg[0]\(13) => RX_PE_DATA(50),
      \RX_PE_DATA_reg[0]\(12) => RX_PE_DATA(51),
      \RX_PE_DATA_reg[0]\(11) => RX_PE_DATA(52),
      \RX_PE_DATA_reg[0]\(10) => RX_PE_DATA(53),
      \RX_PE_DATA_reg[0]\(9) => RX_PE_DATA(54),
      \RX_PE_DATA_reg[0]\(8) => RX_PE_DATA(55),
      \RX_PE_DATA_reg[0]\(7) => RX_PE_DATA(56),
      \RX_PE_DATA_reg[0]\(6) => RX_PE_DATA(57),
      \RX_PE_DATA_reg[0]\(5) => RX_PE_DATA(58),
      \RX_PE_DATA_reg[0]\(4) => RX_PE_DATA(59),
      \RX_PE_DATA_reg[0]\(3) => RX_PE_DATA(60),
      \RX_PE_DATA_reg[0]\(2) => RX_PE_DATA(61),
      \RX_PE_DATA_reg[0]\(1) => RX_PE_DATA(62),
      \RX_PE_DATA_reg[0]\(0) => RX_PE_DATA(63),
      \SCRAMBLED_DATA_OUT_reg[5]\(11) => zynq_bd_C2C1_PHY_0_wrapper_i_n_130,
      \SCRAMBLED_DATA_OUT_reg[5]\(10) => zynq_bd_C2C1_PHY_0_wrapper_i_n_131,
      \SCRAMBLED_DATA_OUT_reg[5]\(9) => zynq_bd_C2C1_PHY_0_wrapper_i_n_132,
      \SCRAMBLED_DATA_OUT_reg[5]\(8) => zynq_bd_C2C1_PHY_0_wrapper_i_n_133,
      \SCRAMBLED_DATA_OUT_reg[5]\(7) => zynq_bd_C2C1_PHY_0_wrapper_i_n_134,
      \SCRAMBLED_DATA_OUT_reg[5]\(6) => zynq_bd_C2C1_PHY_0_wrapper_i_n_135,
      \SCRAMBLED_DATA_OUT_reg[5]\(5) => \scrambler_64b66b_gtx0_i/p_173_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(4) => \scrambler_64b66b_gtx0_i/p_169_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(3) => \scrambler_64b66b_gtx0_i/p_165_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(2) => \scrambler_64b66b_gtx0_i/p_161_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(1) => \scrambler_64b66b_gtx0_i/p_157_in\,
      \SCRAMBLED_DATA_OUT_reg[5]\(0) => \scrambler_64b66b_gtx0_i/p_153_in\,
      SOFT_ERR_reg => aurora_lane_0_i_n_13,
      SOFT_ERR_reg_0 => zynq_bd_C2C1_PHY_0_wrapper_i_n_125,
      SR(0) => \^system_reset_reg\,
      \TX_DATA_reg[44]\(5) => \scrambler_64b66b_gtx0_i/tempData020_out\,
      \TX_DATA_reg[44]\(4) => \scrambler_64b66b_gtx0_i/tempData016_out\,
      \TX_DATA_reg[44]\(3) => \scrambler_64b66b_gtx0_i/tempData012_out\,
      \TX_DATA_reg[44]\(2) => \scrambler_64b66b_gtx0_i/tempData08_out\,
      \TX_DATA_reg[44]\(1) => \scrambler_64b66b_gtx0_i/tempData04_out\,
      \TX_DATA_reg[44]\(0) => \scrambler_64b66b_gtx0_i/tempData0\,
      \TX_DATA_reg[55]\(3) => global_logic_i_n_6,
      \TX_DATA_reg[55]\(2) => global_logic_i_n_7,
      \TX_DATA_reg[55]\(1) => tx_stream_i_n_4,
      \TX_DATA_reg[55]\(0) => tx_stream_i_n_5,
      \TX_DATA_reg[59]\ => zynq_bd_C2C1_PHY_0_wrapper_i_n_123,
      \TX_DATA_reg[63]\(57) => tx_data_i(0),
      \TX_DATA_reg[63]\(56) => tx_data_i(1),
      \TX_DATA_reg[63]\(55) => tx_data_i(2),
      \TX_DATA_reg[63]\(54) => tx_data_i(3),
      \TX_DATA_reg[63]\(53) => tx_data_i(4),
      \TX_DATA_reg[63]\(52) => tx_data_i(5),
      \TX_DATA_reg[63]\(51) => tx_data_i(6),
      \TX_DATA_reg[63]\(50) => tx_data_i(7),
      \TX_DATA_reg[63]\(49) => tx_data_i(8),
      \TX_DATA_reg[63]\(48) => tx_data_i(9),
      \TX_DATA_reg[63]\(47) => tx_data_i(10),
      \TX_DATA_reg[63]\(46) => tx_data_i(11),
      \TX_DATA_reg[63]\(45) => tx_data_i(12),
      \TX_DATA_reg[63]\(44) => tx_data_i(13),
      \TX_DATA_reg[63]\(43) => tx_data_i(14),
      \TX_DATA_reg[63]\(42) => tx_data_i(15),
      \TX_DATA_reg[63]\(41) => tx_data_i(16),
      \TX_DATA_reg[63]\(40) => tx_data_i(17),
      \TX_DATA_reg[63]\(39) => tx_data_i(18),
      \TX_DATA_reg[63]\(38) => tx_data_i(19),
      \TX_DATA_reg[63]\(37) => tx_data_i(20),
      \TX_DATA_reg[63]\(36) => tx_data_i(21),
      \TX_DATA_reg[63]\(35) => tx_data_i(22),
      \TX_DATA_reg[63]\(34) => tx_data_i(23),
      \TX_DATA_reg[63]\(33) => tx_data_i(24),
      \TX_DATA_reg[63]\(32) => tx_data_i(25),
      \TX_DATA_reg[63]\(31) => tx_data_i(26),
      \TX_DATA_reg[63]\(30) => tx_data_i(27),
      \TX_DATA_reg[63]\(29) => tx_data_i(28),
      \TX_DATA_reg[63]\(28) => tx_data_i(29),
      \TX_DATA_reg[63]\(27) => tx_data_i(30),
      \TX_DATA_reg[63]\(26) => tx_data_i(31),
      \TX_DATA_reg[63]\(25) => tx_data_i(32),
      \TX_DATA_reg[63]\(24) => tx_data_i(33),
      \TX_DATA_reg[63]\(23) => tx_data_i(34),
      \TX_DATA_reg[63]\(22) => tx_data_i(35),
      \TX_DATA_reg[63]\(21) => tx_data_i(36),
      \TX_DATA_reg[63]\(20) => tx_data_i(37),
      \TX_DATA_reg[63]\(19) => tx_data_i(38),
      \TX_DATA_reg[63]\(18) => tx_data_i(39),
      \TX_DATA_reg[63]\(17) => tx_data_i(40),
      \TX_DATA_reg[63]\(16) => tx_data_i(41),
      \TX_DATA_reg[63]\(15) => tx_data_i(42),
      \TX_DATA_reg[63]\(14) => tx_data_i(43),
      \TX_DATA_reg[63]\(13) => tx_data_i(44),
      \TX_DATA_reg[63]\(12) => tx_data_i(45),
      \TX_DATA_reg[63]\(11) => tx_data_i(46),
      \TX_DATA_reg[63]\(10) => tx_data_i(47),
      \TX_DATA_reg[63]\(9) => tx_data_i(48),
      \TX_DATA_reg[63]\(8) => tx_data_i(49),
      \TX_DATA_reg[63]\(7) => tx_data_i(50),
      \TX_DATA_reg[63]\(6) => tx_data_i(51),
      \TX_DATA_reg[63]\(5) => tx_data_i(52),
      \TX_DATA_reg[63]\(4) => tx_data_i(53),
      \TX_DATA_reg[63]\(3) => tx_data_i(54),
      \TX_DATA_reg[63]\(2) => tx_data_i(55),
      \TX_DATA_reg[63]\(1) => tx_data_i(56),
      \TX_DATA_reg[63]\(0) => tx_data_i(57),
      \TX_DATA_reg[63]_0\ => tx_stream_i_n_69,
      TX_HEADER_1_reg => tx_stream_i_n_6,
      channel_up_tx_if => channel_up_tx_if,
      check_polarity_r_reg => check_polarity_i,
      dout(65) => zynq_bd_C2C1_PHY_0_wrapper_i_n_50,
      dout(64) => zynq_bd_C2C1_PHY_0_wrapper_i_n_51,
      dout(63) => zynq_bd_C2C1_PHY_0_wrapper_i_n_52,
      dout(62) => zynq_bd_C2C1_PHY_0_wrapper_i_n_53,
      dout(61) => zynq_bd_C2C1_PHY_0_wrapper_i_n_54,
      dout(60) => zynq_bd_C2C1_PHY_0_wrapper_i_n_55,
      dout(59) => zynq_bd_C2C1_PHY_0_wrapper_i_n_56,
      dout(58) => zynq_bd_C2C1_PHY_0_wrapper_i_n_57,
      dout(57) => zynq_bd_C2C1_PHY_0_wrapper_i_n_58,
      dout(56) => zynq_bd_C2C1_PHY_0_wrapper_i_n_59,
      dout(55) => zynq_bd_C2C1_PHY_0_wrapper_i_n_60,
      dout(54) => zynq_bd_C2C1_PHY_0_wrapper_i_n_61,
      dout(53) => zynq_bd_C2C1_PHY_0_wrapper_i_n_62,
      dout(52) => zynq_bd_C2C1_PHY_0_wrapper_i_n_63,
      dout(51) => zynq_bd_C2C1_PHY_0_wrapper_i_n_64,
      dout(50) => zynq_bd_C2C1_PHY_0_wrapper_i_n_65,
      dout(49) => zynq_bd_C2C1_PHY_0_wrapper_i_n_66,
      dout(48) => zynq_bd_C2C1_PHY_0_wrapper_i_n_67,
      dout(47) => zynq_bd_C2C1_PHY_0_wrapper_i_n_68,
      dout(46) => zynq_bd_C2C1_PHY_0_wrapper_i_n_69,
      dout(45) => zynq_bd_C2C1_PHY_0_wrapper_i_n_70,
      dout(44) => zynq_bd_C2C1_PHY_0_wrapper_i_n_71,
      dout(43) => zynq_bd_C2C1_PHY_0_wrapper_i_n_72,
      dout(42) => zynq_bd_C2C1_PHY_0_wrapper_i_n_73,
      dout(41) => zynq_bd_C2C1_PHY_0_wrapper_i_n_74,
      dout(40) => zynq_bd_C2C1_PHY_0_wrapper_i_n_75,
      dout(39) => zynq_bd_C2C1_PHY_0_wrapper_i_n_76,
      dout(38) => zynq_bd_C2C1_PHY_0_wrapper_i_n_77,
      dout(37) => zynq_bd_C2C1_PHY_0_wrapper_i_n_78,
      dout(36) => zynq_bd_C2C1_PHY_0_wrapper_i_n_79,
      dout(35) => zynq_bd_C2C1_PHY_0_wrapper_i_n_80,
      dout(34) => zynq_bd_C2C1_PHY_0_wrapper_i_n_81,
      dout(33) => zynq_bd_C2C1_PHY_0_wrapper_i_n_82,
      dout(32) => zynq_bd_C2C1_PHY_0_wrapper_i_n_83,
      dout(31) => zynq_bd_C2C1_PHY_0_wrapper_i_n_84,
      dout(30) => zynq_bd_C2C1_PHY_0_wrapper_i_n_85,
      dout(29) => zynq_bd_C2C1_PHY_0_wrapper_i_n_86,
      dout(28) => zynq_bd_C2C1_PHY_0_wrapper_i_n_87,
      dout(27) => zynq_bd_C2C1_PHY_0_wrapper_i_n_88,
      dout(26) => zynq_bd_C2C1_PHY_0_wrapper_i_n_89,
      dout(25) => zynq_bd_C2C1_PHY_0_wrapper_i_n_90,
      dout(24) => zynq_bd_C2C1_PHY_0_wrapper_i_n_91,
      dout(23) => zynq_bd_C2C1_PHY_0_wrapper_i_n_92,
      dout(22) => zynq_bd_C2C1_PHY_0_wrapper_i_n_93,
      dout(21) => zynq_bd_C2C1_PHY_0_wrapper_i_n_94,
      dout(20) => zynq_bd_C2C1_PHY_0_wrapper_i_n_95,
      dout(19) => zynq_bd_C2C1_PHY_0_wrapper_i_n_96,
      dout(18) => zynq_bd_C2C1_PHY_0_wrapper_i_n_97,
      dout(17) => zynq_bd_C2C1_PHY_0_wrapper_i_n_98,
      dout(16) => zynq_bd_C2C1_PHY_0_wrapper_i_n_99,
      dout(15) => zynq_bd_C2C1_PHY_0_wrapper_i_n_100,
      dout(14) => zynq_bd_C2C1_PHY_0_wrapper_i_n_101,
      dout(13) => zynq_bd_C2C1_PHY_0_wrapper_i_n_102,
      dout(12) => zynq_bd_C2C1_PHY_0_wrapper_i_n_103,
      dout(11) => zynq_bd_C2C1_PHY_0_wrapper_i_n_104,
      dout(10) => zynq_bd_C2C1_PHY_0_wrapper_i_n_105,
      dout(9) => zynq_bd_C2C1_PHY_0_wrapper_i_n_106,
      dout(8) => zynq_bd_C2C1_PHY_0_wrapper_i_n_107,
      dout(7) => zynq_bd_C2C1_PHY_0_wrapper_i_n_108,
      dout(6) => zynq_bd_C2C1_PHY_0_wrapper_i_n_109,
      dout(5) => zynq_bd_C2C1_PHY_0_wrapper_i_n_110,
      dout(4) => zynq_bd_C2C1_PHY_0_wrapper_i_n_111,
      dout(3) => zynq_bd_C2C1_PHY_0_wrapper_i_n_112,
      dout(2) => zynq_bd_C2C1_PHY_0_wrapper_i_n_113,
      dout(1) => zynq_bd_C2C1_PHY_0_wrapper_i_n_114,
      dout(0) => zynq_bd_C2C1_PHY_0_wrapper_i_n_115,
      enable_err_detect_i => enable_err_detect_i,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_na_idles_i => gen_na_idles_i,
      hard_err_i => hard_err_i,
      illegal_btf_i => illegal_btf_i,
      in0 => rx_neg_i,
      lane_up_flop_i => \^lane_up_flop_i\,
      ready_r_reg0 => \lane_init_sm_i/ready_r_reg0\,
      remote_ready_i => remote_ready_i,
      reset_count_r0 => \lane_init_sm_i/reset_count_r0\,
      reset_lanes_c => \channel_init_sm_i/reset_lanes_c\,
      reset_lanes_i => reset_lanes_i,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      rx_lossofsync_i => rx_lossofsync_i,
      rx_pe_data_v_i => rx_pe_data_v_i,
      rx_polarity_r_reg => rx_polarity_i,
      rxdatavalid_i => rxdatavalid_i,
      stg1_zynq_bd_C2C1_PHY_0_cdc_to_reg => rst_in_out_reg,
      tx_pe_data_v_i => tx_pe_data_v_i,
      tx_reset_i => tx_reset_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i
    );
core_reset_logic_i: entity work.zynq_bd_C2C1_PHY_0_RESET_LOGIC
     port map (
      CLK => CLK,
      SR(0) => \^system_reset_reg\,
      SYSTEM_RESET_reg_0 => core_reset_logic_i_n_3,
      hard_err_i => hard_err_i,
      in0 => fsm_resetdone,
      link_reset_out => \^link_reset_out\,
      power_down => power_down,
      ready_r_reg0 => \lane_init_sm_i/ready_r_reg0\,
      reset_count_r0 => \lane_init_sm_i/reset_count_r0\,
      sysreset_from_support => sysreset_from_support,
      tx_reset_i => tx_reset_i,
      wait_for_lane_up_r_reg => \^lane_up_flop_i\
    );
global_logic_i: entity work.zynq_bd_C2C1_PHY_0_GLOBAL_LOGIC
     port map (
      CHANNEL_UP_RX_IF_reg => \^channel_up_rx_if_reg\,
      CHANNEL_UP_RX_IF_reg_0 => global_logic_i_n_9,
      CHANNEL_UP_RX_IF_reg_1 => global_logic_i_n_11,
      CHANNEL_UP_RX_IF_reg_2(0) => \^system_reset_reg\,
      CLK => CLK,
      E(0) => \rx_stream_datapath_i/RX_D0\,
      Q(1) => TX_PE_DATA(48),
      Q(0) => TX_PE_DATA(49),
      R0 => \tx_stream_control_sm_i/R0\,
      RX_IDLE => RX_IDLE,
      SR(0) => reset_lanes_i,
      TXDATAVALID_IN => TXDATAVALID_IN,
      channel_up_tx_if => channel_up_tx_if,
      gen_cc_flop_0_i(1) => global_logic_i_n_6,
      gen_cc_flop_0_i(0) => global_logic_i_n_7,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_na_idles_i => gen_na_idles_i,
      hard_err => hard_err,
      hard_err_i => hard_err_i,
      remote_ready_i => remote_ready_i,
      reset_lanes_c => \channel_init_sm_i/reset_lanes_c\,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      rx_pe_data_v_i => rx_pe_data_v_i,
      tx_pe_data_v_i => tx_pe_data_v_i,
      wait_for_lane_up_r_reg => core_reset_logic_i_n_3
    );
rx_stream_i: entity work.zynq_bd_C2C1_PHY_0_RX_STREAM
     port map (
      CLK => CLK,
      D(63) => RX_PE_DATA(0),
      D(62) => RX_PE_DATA(1),
      D(61) => RX_PE_DATA(2),
      D(60) => RX_PE_DATA(3),
      D(59) => RX_PE_DATA(4),
      D(58) => RX_PE_DATA(5),
      D(57) => RX_PE_DATA(6),
      D(56) => RX_PE_DATA(7),
      D(55) => RX_PE_DATA(8),
      D(54) => RX_PE_DATA(9),
      D(53) => RX_PE_DATA(10),
      D(52) => RX_PE_DATA(11),
      D(51) => RX_PE_DATA(12),
      D(50) => RX_PE_DATA(13),
      D(49) => RX_PE_DATA(14),
      D(48) => RX_PE_DATA(15),
      D(47) => RX_PE_DATA(16),
      D(46) => RX_PE_DATA(17),
      D(45) => RX_PE_DATA(18),
      D(44) => RX_PE_DATA(19),
      D(43) => RX_PE_DATA(20),
      D(42) => RX_PE_DATA(21),
      D(41) => RX_PE_DATA(22),
      D(40) => RX_PE_DATA(23),
      D(39) => RX_PE_DATA(24),
      D(38) => RX_PE_DATA(25),
      D(37) => RX_PE_DATA(26),
      D(36) => RX_PE_DATA(27),
      D(35) => RX_PE_DATA(28),
      D(34) => RX_PE_DATA(29),
      D(33) => RX_PE_DATA(30),
      D(32) => RX_PE_DATA(31),
      D(31) => RX_PE_DATA(32),
      D(30) => RX_PE_DATA(33),
      D(29) => RX_PE_DATA(34),
      D(28) => RX_PE_DATA(35),
      D(27) => RX_PE_DATA(36),
      D(26) => RX_PE_DATA(37),
      D(25) => RX_PE_DATA(38),
      D(24) => RX_PE_DATA(39),
      D(23) => RX_PE_DATA(40),
      D(22) => RX_PE_DATA(41),
      D(21) => RX_PE_DATA(42),
      D(20) => RX_PE_DATA(43),
      D(19) => RX_PE_DATA(44),
      D(18) => RX_PE_DATA(45),
      D(17) => RX_PE_DATA(46),
      D(16) => RX_PE_DATA(47),
      D(15) => RX_PE_DATA(48),
      D(14) => RX_PE_DATA(49),
      D(13) => RX_PE_DATA(50),
      D(12) => RX_PE_DATA(51),
      D(11) => RX_PE_DATA(52),
      D(10) => RX_PE_DATA(53),
      D(9) => RX_PE_DATA(54),
      D(8) => RX_PE_DATA(55),
      D(7) => RX_PE_DATA(56),
      D(6) => RX_PE_DATA(57),
      D(5) => RX_PE_DATA(58),
      D(4) => RX_PE_DATA(59),
      D(3) => RX_PE_DATA(60),
      D(2) => RX_PE_DATA(61),
      D(1) => RX_PE_DATA(62),
      D(0) => RX_PE_DATA(63),
      E(0) => \rx_stream_datapath_i/RX_D0\,
      RX_SRC_RDY_N_reg_inv => global_logic_i_n_11,
      SR(0) => reset_lanes_i,
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      m_axi_rx_tvalid => m_axi_rx_tvalid
    );
soft_err_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => aurora_lane_0_i_n_13,
      Q => soft_err,
      R => \^system_reset_reg\
    );
standard_cc_module_i: entity work.zynq_bd_C2C1_PHY_0_STANDARD_CC_MODULE
     port map (
      CLK => CLK,
      Q => do_cc_i,
      SR => global_logic_i_n_9,
      \count_16d_srl_r_reg[0]_0\ => \^channel_up_rx_if_reg\,
      do_cc_r_reg0 => \tx_stream_control_sm_i/do_cc_r_reg0\,
      extend_cc_r => \tx_stream_control_sm_i/extend_cc_r\
    );
tx_stream_i: entity work.zynq_bd_C2C1_PHY_0_TX_STREAM
     port map (
      CLK => CLK,
      Q(61) => TX_PE_DATA(0),
      Q(60) => TX_PE_DATA(1),
      Q(59) => TX_PE_DATA(2),
      Q(58) => TX_PE_DATA(3),
      Q(57) => TX_PE_DATA(4),
      Q(56) => TX_PE_DATA(5),
      Q(55) => TX_PE_DATA(6),
      Q(54) => TX_PE_DATA(7),
      Q(53) => TX_PE_DATA(8),
      Q(52) => TX_PE_DATA(9),
      Q(51) => TX_PE_DATA(10),
      Q(50) => TX_PE_DATA(11),
      Q(49) => TX_PE_DATA(12),
      Q(48) => TX_PE_DATA(13),
      Q(47) => TX_PE_DATA(14),
      Q(46) => TX_PE_DATA(15),
      Q(45) => TX_PE_DATA(16),
      Q(44) => TX_PE_DATA(17),
      Q(43) => TX_PE_DATA(18),
      Q(42) => TX_PE_DATA(19),
      Q(41) => TX_PE_DATA(20),
      Q(40) => TX_PE_DATA(21),
      Q(39) => TX_PE_DATA(22),
      Q(38) => TX_PE_DATA(23),
      Q(37) => TX_PE_DATA(24),
      Q(36) => TX_PE_DATA(25),
      Q(35) => TX_PE_DATA(26),
      Q(34) => TX_PE_DATA(27),
      Q(33) => TX_PE_DATA(28),
      Q(32) => TX_PE_DATA(29),
      Q(31) => TX_PE_DATA(30),
      Q(30) => TX_PE_DATA(31),
      Q(29) => TX_PE_DATA(32),
      Q(28) => TX_PE_DATA(33),
      Q(27) => TX_PE_DATA(34),
      Q(26) => TX_PE_DATA(35),
      Q(25) => TX_PE_DATA(36),
      Q(24) => TX_PE_DATA(37),
      Q(23) => TX_PE_DATA(38),
      Q(22) => TX_PE_DATA(39),
      Q(21) => TX_PE_DATA(40),
      Q(20) => TX_PE_DATA(41),
      Q(19) => TX_PE_DATA(42),
      Q(18) => TX_PE_DATA(43),
      Q(17) => TX_PE_DATA(44),
      Q(16) => TX_PE_DATA(45),
      Q(15) => TX_PE_DATA(46),
      Q(14) => TX_PE_DATA(47),
      Q(13) => TX_PE_DATA(48),
      Q(12) => TX_PE_DATA(49),
      Q(11) => TX_PE_DATA(52),
      Q(10) => TX_PE_DATA(53),
      Q(9) => TX_PE_DATA(54),
      Q(8) => TX_PE_DATA(55),
      Q(7) => TX_PE_DATA(56),
      Q(6) => TX_PE_DATA(57),
      Q(5) => TX_PE_DATA(58),
      Q(4) => TX_PE_DATA(59),
      Q(3) => TX_PE_DATA(60),
      Q(2) => TX_PE_DATA(61),
      Q(1) => TX_PE_DATA(62),
      Q(0) => TX_PE_DATA(63),
      R0 => \tx_stream_control_sm_i/R0\,
      TX_PE_DATA_V_reg => tx_stream_i_n_69,
      channel_up_tx_if => channel_up_tx_if,
      do_cc_r => \tx_stream_control_sm_i/do_cc_r\,
      do_cc_r_reg0 => \tx_stream_control_sm_i/do_cc_r_reg0\,
      extend_cc_r => \tx_stream_control_sm_i/extend_cc_r\,
      extend_cc_r_reg => zynq_bd_C2C1_PHY_0_wrapper_i_n_121,
      gen_cc_flop_0_i => tx_stream_i_n_6,
      gen_cc_i => gen_cc_i,
      gen_ch_bond_i => gen_ch_bond_i,
      gen_na_idles_i => gen_na_idles_i,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      s_axi_tx_tdata(0 to 63) => s_axi_tx_tdata(0 to 63),
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      tx_dst_rdy_n_r0 => \tx_stream_control_sm_i/tx_dst_rdy_n_r0\,
      tx_pe_data_v_i => tx_pe_data_v_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      wait_for_lane_up_r_reg(1) => tx_stream_i_n_4,
      wait_for_lane_up_r_reg(0) => tx_stream_i_n_5
    );
zynq_bd_C2C1_PHY_0_wrapper_i: entity work.zynq_bd_C2C1_PHY_0_WRAPPER
     port map (
      AR(0) => AR(0),
      CLK => gtwiz_userclk_rx_usrclk_out,
      D(1 downto 0) => TXHEADER_IN(1 downto 0),
      ILLEGAL_BTF_reg => zynq_bd_C2C1_PHY_0_wrapper_i_n_125,
      Q => do_cc_i,
      RX_NEG_OUT_reg_0 => rx_neg_i,
      \SCRAMBLED_DATA_OUT_reg[24]\(57) => tx_data_i(0),
      \SCRAMBLED_DATA_OUT_reg[24]\(56) => tx_data_i(1),
      \SCRAMBLED_DATA_OUT_reg[24]\(55) => tx_data_i(2),
      \SCRAMBLED_DATA_OUT_reg[24]\(54) => tx_data_i(3),
      \SCRAMBLED_DATA_OUT_reg[24]\(53) => tx_data_i(4),
      \SCRAMBLED_DATA_OUT_reg[24]\(52) => tx_data_i(5),
      \SCRAMBLED_DATA_OUT_reg[24]\(51) => tx_data_i(6),
      \SCRAMBLED_DATA_OUT_reg[24]\(50) => tx_data_i(7),
      \SCRAMBLED_DATA_OUT_reg[24]\(49) => tx_data_i(8),
      \SCRAMBLED_DATA_OUT_reg[24]\(48) => tx_data_i(9),
      \SCRAMBLED_DATA_OUT_reg[24]\(47) => tx_data_i(10),
      \SCRAMBLED_DATA_OUT_reg[24]\(46) => tx_data_i(11),
      \SCRAMBLED_DATA_OUT_reg[24]\(45) => tx_data_i(12),
      \SCRAMBLED_DATA_OUT_reg[24]\(44) => tx_data_i(13),
      \SCRAMBLED_DATA_OUT_reg[24]\(43) => tx_data_i(14),
      \SCRAMBLED_DATA_OUT_reg[24]\(42) => tx_data_i(15),
      \SCRAMBLED_DATA_OUT_reg[24]\(41) => tx_data_i(16),
      \SCRAMBLED_DATA_OUT_reg[24]\(40) => tx_data_i(17),
      \SCRAMBLED_DATA_OUT_reg[24]\(39) => tx_data_i(18),
      \SCRAMBLED_DATA_OUT_reg[24]\(38) => tx_data_i(19),
      \SCRAMBLED_DATA_OUT_reg[24]\(37) => tx_data_i(20),
      \SCRAMBLED_DATA_OUT_reg[24]\(36) => tx_data_i(21),
      \SCRAMBLED_DATA_OUT_reg[24]\(35) => tx_data_i(22),
      \SCRAMBLED_DATA_OUT_reg[24]\(34) => tx_data_i(23),
      \SCRAMBLED_DATA_OUT_reg[24]\(33) => tx_data_i(24),
      \SCRAMBLED_DATA_OUT_reg[24]\(32) => tx_data_i(25),
      \SCRAMBLED_DATA_OUT_reg[24]\(31) => tx_data_i(26),
      \SCRAMBLED_DATA_OUT_reg[24]\(30) => tx_data_i(27),
      \SCRAMBLED_DATA_OUT_reg[24]\(29) => tx_data_i(28),
      \SCRAMBLED_DATA_OUT_reg[24]\(28) => tx_data_i(29),
      \SCRAMBLED_DATA_OUT_reg[24]\(27) => tx_data_i(30),
      \SCRAMBLED_DATA_OUT_reg[24]\(26) => tx_data_i(31),
      \SCRAMBLED_DATA_OUT_reg[24]\(25) => tx_data_i(32),
      \SCRAMBLED_DATA_OUT_reg[24]\(24) => tx_data_i(33),
      \SCRAMBLED_DATA_OUT_reg[24]\(23) => tx_data_i(34),
      \SCRAMBLED_DATA_OUT_reg[24]\(22) => tx_data_i(35),
      \SCRAMBLED_DATA_OUT_reg[24]\(21) => tx_data_i(36),
      \SCRAMBLED_DATA_OUT_reg[24]\(20) => tx_data_i(37),
      \SCRAMBLED_DATA_OUT_reg[24]\(19) => tx_data_i(38),
      \SCRAMBLED_DATA_OUT_reg[24]\(18) => tx_data_i(39),
      \SCRAMBLED_DATA_OUT_reg[24]\(17) => tx_data_i(40),
      \SCRAMBLED_DATA_OUT_reg[24]\(16) => tx_data_i(41),
      \SCRAMBLED_DATA_OUT_reg[24]\(15) => tx_data_i(42),
      \SCRAMBLED_DATA_OUT_reg[24]\(14) => tx_data_i(43),
      \SCRAMBLED_DATA_OUT_reg[24]\(13) => tx_data_i(44),
      \SCRAMBLED_DATA_OUT_reg[24]\(12) => tx_data_i(45),
      \SCRAMBLED_DATA_OUT_reg[24]\(11) => tx_data_i(46),
      \SCRAMBLED_DATA_OUT_reg[24]\(10) => tx_data_i(47),
      \SCRAMBLED_DATA_OUT_reg[24]\(9) => tx_data_i(48),
      \SCRAMBLED_DATA_OUT_reg[24]\(8) => tx_data_i(49),
      \SCRAMBLED_DATA_OUT_reg[24]\(7) => tx_data_i(50),
      \SCRAMBLED_DATA_OUT_reg[24]\(6) => tx_data_i(51),
      \SCRAMBLED_DATA_OUT_reg[24]\(5) => tx_data_i(52),
      \SCRAMBLED_DATA_OUT_reg[24]\(4) => tx_data_i(53),
      \SCRAMBLED_DATA_OUT_reg[24]\(3) => tx_data_i(54),
      \SCRAMBLED_DATA_OUT_reg[24]\(2) => tx_data_i(55),
      \SCRAMBLED_DATA_OUT_reg[24]\(1) => tx_data_i(56),
      \SCRAMBLED_DATA_OUT_reg[24]\(0) => tx_data_i(57),
      SR(0) => \^system_reset_reg\,
      TXDATAVALID_IN => TXDATAVALID_IN,
      channel_up_tx_if => channel_up_tx_if,
      do_cc_r => \tx_stream_control_sm_i/do_cc_r\,
      dout(65) => zynq_bd_C2C1_PHY_0_wrapper_i_n_50,
      dout(64) => zynq_bd_C2C1_PHY_0_wrapper_i_n_51,
      dout(63) => zynq_bd_C2C1_PHY_0_wrapper_i_n_52,
      dout(62) => zynq_bd_C2C1_PHY_0_wrapper_i_n_53,
      dout(61) => zynq_bd_C2C1_PHY_0_wrapper_i_n_54,
      dout(60) => zynq_bd_C2C1_PHY_0_wrapper_i_n_55,
      dout(59) => zynq_bd_C2C1_PHY_0_wrapper_i_n_56,
      dout(58) => zynq_bd_C2C1_PHY_0_wrapper_i_n_57,
      dout(57) => zynq_bd_C2C1_PHY_0_wrapper_i_n_58,
      dout(56) => zynq_bd_C2C1_PHY_0_wrapper_i_n_59,
      dout(55) => zynq_bd_C2C1_PHY_0_wrapper_i_n_60,
      dout(54) => zynq_bd_C2C1_PHY_0_wrapper_i_n_61,
      dout(53) => zynq_bd_C2C1_PHY_0_wrapper_i_n_62,
      dout(52) => zynq_bd_C2C1_PHY_0_wrapper_i_n_63,
      dout(51) => zynq_bd_C2C1_PHY_0_wrapper_i_n_64,
      dout(50) => zynq_bd_C2C1_PHY_0_wrapper_i_n_65,
      dout(49) => zynq_bd_C2C1_PHY_0_wrapper_i_n_66,
      dout(48) => zynq_bd_C2C1_PHY_0_wrapper_i_n_67,
      dout(47) => zynq_bd_C2C1_PHY_0_wrapper_i_n_68,
      dout(46) => zynq_bd_C2C1_PHY_0_wrapper_i_n_69,
      dout(45) => zynq_bd_C2C1_PHY_0_wrapper_i_n_70,
      dout(44) => zynq_bd_C2C1_PHY_0_wrapper_i_n_71,
      dout(43) => zynq_bd_C2C1_PHY_0_wrapper_i_n_72,
      dout(42) => zynq_bd_C2C1_PHY_0_wrapper_i_n_73,
      dout(41) => zynq_bd_C2C1_PHY_0_wrapper_i_n_74,
      dout(40) => zynq_bd_C2C1_PHY_0_wrapper_i_n_75,
      dout(39) => zynq_bd_C2C1_PHY_0_wrapper_i_n_76,
      dout(38) => zynq_bd_C2C1_PHY_0_wrapper_i_n_77,
      dout(37) => zynq_bd_C2C1_PHY_0_wrapper_i_n_78,
      dout(36) => zynq_bd_C2C1_PHY_0_wrapper_i_n_79,
      dout(35) => zynq_bd_C2C1_PHY_0_wrapper_i_n_80,
      dout(34) => zynq_bd_C2C1_PHY_0_wrapper_i_n_81,
      dout(33) => zynq_bd_C2C1_PHY_0_wrapper_i_n_82,
      dout(32) => zynq_bd_C2C1_PHY_0_wrapper_i_n_83,
      dout(31) => zynq_bd_C2C1_PHY_0_wrapper_i_n_84,
      dout(30) => zynq_bd_C2C1_PHY_0_wrapper_i_n_85,
      dout(29) => zynq_bd_C2C1_PHY_0_wrapper_i_n_86,
      dout(28) => zynq_bd_C2C1_PHY_0_wrapper_i_n_87,
      dout(27) => zynq_bd_C2C1_PHY_0_wrapper_i_n_88,
      dout(26) => zynq_bd_C2C1_PHY_0_wrapper_i_n_89,
      dout(25) => zynq_bd_C2C1_PHY_0_wrapper_i_n_90,
      dout(24) => zynq_bd_C2C1_PHY_0_wrapper_i_n_91,
      dout(23) => zynq_bd_C2C1_PHY_0_wrapper_i_n_92,
      dout(22) => zynq_bd_C2C1_PHY_0_wrapper_i_n_93,
      dout(21) => zynq_bd_C2C1_PHY_0_wrapper_i_n_94,
      dout(20) => zynq_bd_C2C1_PHY_0_wrapper_i_n_95,
      dout(19) => zynq_bd_C2C1_PHY_0_wrapper_i_n_96,
      dout(18) => zynq_bd_C2C1_PHY_0_wrapper_i_n_97,
      dout(17) => zynq_bd_C2C1_PHY_0_wrapper_i_n_98,
      dout(16) => zynq_bd_C2C1_PHY_0_wrapper_i_n_99,
      dout(15) => zynq_bd_C2C1_PHY_0_wrapper_i_n_100,
      dout(14) => zynq_bd_C2C1_PHY_0_wrapper_i_n_101,
      dout(13) => zynq_bd_C2C1_PHY_0_wrapper_i_n_102,
      dout(12) => zynq_bd_C2C1_PHY_0_wrapper_i_n_103,
      dout(11) => zynq_bd_C2C1_PHY_0_wrapper_i_n_104,
      dout(10) => zynq_bd_C2C1_PHY_0_wrapper_i_n_105,
      dout(9) => zynq_bd_C2C1_PHY_0_wrapper_i_n_106,
      dout(8) => zynq_bd_C2C1_PHY_0_wrapper_i_n_107,
      dout(7) => zynq_bd_C2C1_PHY_0_wrapper_i_n_108,
      dout(6) => zynq_bd_C2C1_PHY_0_wrapper_i_n_109,
      dout(5) => zynq_bd_C2C1_PHY_0_wrapper_i_n_110,
      dout(4) => zynq_bd_C2C1_PHY_0_wrapper_i_n_111,
      dout(3) => zynq_bd_C2C1_PHY_0_wrapper_i_n_112,
      dout(2) => zynq_bd_C2C1_PHY_0_wrapper_i_n_113,
      dout(1) => zynq_bd_C2C1_PHY_0_wrapper_i_n_114,
      dout(0) => zynq_bd_C2C1_PHY_0_wrapper_i_n_115,
      enable_err_detect_i => enable_err_detect_i,
      extend_cc_r => \tx_stream_control_sm_i/extend_cc_r\,
      gt0_drpaddr(9 downto 0) => gt0_drpaddr(9 downto 0),
      gt0_drpdi(15 downto 0) => gt0_drpdi(15 downto 0),
      gt0_drpdo(15 downto 0) => gt0_drpdo(15 downto 0),
      gt0_drpen => gt0_drpen,
      gt0_drprdy => gt0_drprdy,
      gt0_drpwe => gt0_drpwe,
      gt_cplllock(0) => gt_cplllock(0),
      gt_dmonitorout(15 downto 0) => gt_dmonitorout(15 downto 0),
      gt_eyescandataerror(0) => gt_eyescandataerror(0),
      gt_eyescanreset(0) => gt_eyescanreset(0),
      gt_eyescantrigger(0) => gt_eyescantrigger(0),
      gt_pcsrsvdin(15 downto 0) => gt_pcsrsvdin(15 downto 0),
      gt_pll_lock => gt_pll_lock,
      gt_powergood(0) => gt_powergood(0),
      gt_rxbufreset(0) => gt_rxbufreset(0),
      gt_rxbufstatus(2 downto 0) => gt_rxbufstatus(2 downto 0),
      gt_rxcdrhold(0) => gt_rxcdrhold(0),
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gt_rxdfelpmreset(0) => gt_rxdfelpmreset(0),
      gt_rxlpmen(0) => gt_rxlpmen(0),
      gt_rxpcsreset(0) => gt_rxpcsreset(0),
      gt_rxpmareset(0) => gt_rxpmareset(0),
      gt_rxpmaresetdone(0) => gt_rxpmaresetdone(0),
      gt_rxprbscntreset(0) => gt_rxprbscntreset(0),
      gt_rxprbserr(0) => gt_rxprbserr(0),
      gt_rxprbssel(3 downto 0) => gt_rxprbssel(3 downto 0),
      gt_rxresetdone(0) => gt_rxresetdone(0),
      gt_txbufstatus(1 downto 0) => gt_txbufstatus(1 downto 0),
      gt_txdiffctrl(4 downto 0) => gt_txdiffctrl(4 downto 0),
      gt_txinhibit(0) => gt_txinhibit(0),
      gt_txpcsreset(0) => gt_txpcsreset(0),
      gt_txpmareset(0) => gt_txpmareset(0),
      gt_txpolarity(0) => gt_txpolarity(0),
      gt_txpostcursor(4 downto 0) => gt_txpostcursor(4 downto 0),
      gt_txprbsforceerr(0) => gt_txprbsforceerr(0),
      gt_txprbssel(3 downto 0) => gt_txprbssel(3 downto 0),
      gt_txprecursor(4 downto 0) => gt_txprecursor(4 downto 0),
      gt_txresetdone(0) => gt_txresetdone(0),
      hard_err_usr_reg_0 => \^channel_up_rx_if_reg\,
      hold_reg_reg => zynq_bd_C2C1_PHY_0_wrapper_i_n_129,
      illegal_btf_i => illegal_btf_i,
      in0 => fsm_resetdone,
      init_clk => init_clk,
      link_reset_out => \^link_reset_out\,
      loopback(2 downto 0) => loopback(2 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      mmcm_not_locked_out2 => mmcm_not_locked_out2,
      refclk1_in => refclk1_in,
      rst_in_out_reg => rst_in_out_reg,
      rst_in_out_reg_0 => CLK,
      rst_pma_init_usrclk => \sym_gen_i/rst_pma_init_usrclk\,
      rx_lossofsync_i => rx_lossofsync_i,
      rxdatavalid_i => rxdatavalid_i,
      rxn => rxn,
      rxp => rxp,
      s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg => check_polarity_i,
      s_level_out_d1_zynq_bd_C2C1_PHY_0_cdc_to_reg_0 => rx_polarity_i,
      scrambler(11) => zynq_bd_C2C1_PHY_0_wrapper_i_n_130,
      scrambler(10) => zynq_bd_C2C1_PHY_0_wrapper_i_n_131,
      scrambler(9) => zynq_bd_C2C1_PHY_0_wrapper_i_n_132,
      scrambler(8) => zynq_bd_C2C1_PHY_0_wrapper_i_n_133,
      scrambler(7) => zynq_bd_C2C1_PHY_0_wrapper_i_n_134,
      scrambler(6) => zynq_bd_C2C1_PHY_0_wrapper_i_n_135,
      scrambler(5) => \scrambler_64b66b_gtx0_i/p_173_in\,
      scrambler(4) => \scrambler_64b66b_gtx0_i/p_169_in\,
      scrambler(3) => \scrambler_64b66b_gtx0_i/p_165_in\,
      scrambler(2) => \scrambler_64b66b_gtx0_i/p_161_in\,
      scrambler(1) => \scrambler_64b66b_gtx0_i/p_157_in\,
      scrambler(0) => \scrambler_64b66b_gtx0_i/p_153_in\,
      stg5_reg => zynq_bd_C2C1_PHY_0_wrapper_i_n_123,
      sync_clk_out => sync_clk_out,
      tempData(5) => \scrambler_64b66b_gtx0_i/tempData020_out\,
      tempData(4) => \scrambler_64b66b_gtx0_i/tempData016_out\,
      tempData(3) => \scrambler_64b66b_gtx0_i/tempData012_out\,
      tempData(2) => \scrambler_64b66b_gtx0_i/tempData08_out\,
      tempData(1) => \scrambler_64b66b_gtx0_i/tempData04_out\,
      tempData(0) => \scrambler_64b66b_gtx0_i/tempData0\,
      tx_dst_rdy_n_r0 => \tx_stream_control_sm_i/tx_dst_rdy_n_r0\,
      tx_out_clk => tx_out_clk,
      tx_reset_i => tx_reset_i,
      txdatavalid_symgen_i => txdatavalid_symgen_i,
      txn => txn,
      txp => txp,
      \txseq_counter_i_reg[1]_0\ => zynq_bd_C2C1_PHY_0_wrapper_i_n_121,
      wr_err_rd_clk_sync_reg => zynq_bd_C2C1_PHY_0_wrapper_i_n_127
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0_support is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    m_axi_rx_tvalid : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    lane_up : out STD_LOGIC;
    user_clk_out : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    reset_pb : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pma_init : in STD_LOGIC;
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    sys_reset_out : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    refclk1_in : in STD_LOGIC;
    gt_rxusrclk_out : out STD_LOGIC;
    gt_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescanreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescantrigger : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxcdrhold : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxdfelpmreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxlpmen : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxrate : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_rxbufreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxprbscntreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txpolarity : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txprbsforceerr : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt_txresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_dmonitorout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_cplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_qplllock : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_not_locked_out : out STD_LOGIC;
    mmcm_not_locked_out2 : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC
  );
  attribute DLY_FACTOR : integer;
  attribute DLY_FACTOR of zynq_bd_C2C1_PHY_0_support : entity is 16;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zynq_bd_C2C1_PHY_0_support : entity is "yes";
end zynq_bd_C2C1_PHY_0_support;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0_support is
  signal \<const0>\ : STD_LOGIC;
  signal bufg_gt_clr_delayed : STD_LOGIC;
  signal bufg_gt_clr_delayed_i_1_n_0 : STD_LOGIC;
  signal bufg_gt_clr_delayed_i_2_n_0 : STD_LOGIC;
  signal bufg_gt_clr_delayed_i_3_n_0 : STD_LOGIC;
  signal bufg_gt_clr_delayed_i_4_n_0 : STD_LOGIC;
  signal bufg_gt_clr_dly_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal bufg_gt_clr_out : STD_LOGIC;
  signal \^gt_reset_out\ : STD_LOGIC;
  signal gt_reset_sync_n_0 : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal \^mmcm_not_locked_out2\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal stg5 : STD_LOGIC;
  signal \^sync_clk_out\ : STD_LOGIC;
  signal sysreset_from_support : STD_LOGIC;
  signal \^tx_out_clk\ : STD_LOGIC;
  signal \^user_clk_out\ : STD_LOGIC;
  signal \NLW_bufg_gt_clr_dly_cnt_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_bufg_gt_clr_dly_cnt_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of bufg_gt_clr_delayed_i_3 : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \bufg_gt_clr_dly_cnt[0]_i_1\ : label is "soft_lutpair168";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \bufg_gt_clr_dly_cnt_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \bufg_gt_clr_dly_cnt_reg[8]_i_1\ : label is 35;
begin
  gt_qplllock <= \<const0>\;
  gt_reset_out <= \^gt_reset_out\;
  mmcm_not_locked_out2 <= \^mmcm_not_locked_out2\;
  sync_clk_out <= \^sync_clk_out\;
  tx_out_clk <= \^tx_out_clk\;
  user_clk_out <= \^user_clk_out\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
bufg_gt_clr_delayed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => bufg_gt_clr_delayed,
      I1 => bufg_gt_clr_delayed_i_2_n_0,
      I2 => bufg_gt_clr_delayed_i_3_n_0,
      I3 => bufg_gt_clr_delayed_i_4_n_0,
      O => bufg_gt_clr_delayed_i_1_n_0
    );
bufg_gt_clr_delayed_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => bufg_gt_clr_dly_cnt_reg(6),
      I1 => bufg_gt_clr_dly_cnt_reg(7),
      I2 => bufg_gt_clr_dly_cnt_reg(4),
      I3 => bufg_gt_clr_dly_cnt_reg(5),
      I4 => bufg_gt_clr_dly_cnt_reg(9),
      I5 => bufg_gt_clr_dly_cnt_reg(8),
      O => bufg_gt_clr_delayed_i_2_n_0
    );
bufg_gt_clr_delayed_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => bufg_gt_clr_dly_cnt_reg(1),
      I1 => bufg_gt_clr_dly_cnt_reg(0),
      I2 => bufg_gt_clr_dly_cnt_reg(3),
      I3 => bufg_gt_clr_dly_cnt_reg(2),
      O => bufg_gt_clr_delayed_i_3_n_0
    );
bufg_gt_clr_delayed_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => bufg_gt_clr_dly_cnt_reg(12),
      I1 => bufg_gt_clr_dly_cnt_reg(13),
      I2 => bufg_gt_clr_dly_cnt_reg(10),
      I3 => bufg_gt_clr_dly_cnt_reg(11),
      I4 => bufg_gt_clr_dly_cnt_reg(15),
      I5 => bufg_gt_clr_dly_cnt_reg(14),
      O => bufg_gt_clr_delayed_i_4_n_0
    );
bufg_gt_clr_delayed_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => init_clk,
      CE => '1',
      D => bufg_gt_clr_delayed_i_1_n_0,
      PRE => bufg_gt_clr_out,
      Q => bufg_gt_clr_delayed
    );
\bufg_gt_clr_dly_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bufg_gt_clr_dly_cnt_reg(0),
      O => p_0_in(0)
    );
\bufg_gt_clr_dly_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(0),
      Q => bufg_gt_clr_dly_cnt_reg(0)
    );
\bufg_gt_clr_dly_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(10),
      Q => bufg_gt_clr_dly_cnt_reg(10)
    );
\bufg_gt_clr_dly_cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(11),
      Q => bufg_gt_clr_dly_cnt_reg(11)
    );
\bufg_gt_clr_dly_cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(12),
      Q => bufg_gt_clr_dly_cnt_reg(12)
    );
\bufg_gt_clr_dly_cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(13),
      Q => bufg_gt_clr_dly_cnt_reg(13)
    );
\bufg_gt_clr_dly_cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(14),
      Q => bufg_gt_clr_dly_cnt_reg(14)
    );
\bufg_gt_clr_dly_cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(15),
      Q => bufg_gt_clr_dly_cnt_reg(15)
    );
\bufg_gt_clr_dly_cnt_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_bufg_gt_clr_dly_cnt_reg[15]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_2\,
      CO(4) => \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_3\,
      CO(3) => \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_4\,
      CO(2) => \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_5\,
      CO(1) => \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_6\,
      CO(0) => \bufg_gt_clr_dly_cnt_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_bufg_gt_clr_dly_cnt_reg[15]_i_1_O_UNCONNECTED\(7),
      O(6 downto 0) => p_0_in(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => bufg_gt_clr_dly_cnt_reg(15 downto 9)
    );
\bufg_gt_clr_dly_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(1),
      Q => bufg_gt_clr_dly_cnt_reg(1)
    );
\bufg_gt_clr_dly_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(2),
      Q => bufg_gt_clr_dly_cnt_reg(2)
    );
\bufg_gt_clr_dly_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(3),
      Q => bufg_gt_clr_dly_cnt_reg(3)
    );
\bufg_gt_clr_dly_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(4),
      Q => bufg_gt_clr_dly_cnt_reg(4)
    );
\bufg_gt_clr_dly_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(5),
      Q => bufg_gt_clr_dly_cnt_reg(5)
    );
\bufg_gt_clr_dly_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(6),
      Q => bufg_gt_clr_dly_cnt_reg(6)
    );
\bufg_gt_clr_dly_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(7),
      Q => bufg_gt_clr_dly_cnt_reg(7)
    );
\bufg_gt_clr_dly_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(8),
      Q => bufg_gt_clr_dly_cnt_reg(8)
    );
\bufg_gt_clr_dly_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => bufg_gt_clr_dly_cnt_reg(0),
      CI_TOP => '0',
      CO(7) => \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_0\,
      CO(6) => \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_1\,
      CO(5) => \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_2\,
      CO(4) => \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_3\,
      CO(3) => \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_4\,
      CO(2) => \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_5\,
      CO(1) => \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_6\,
      CO(0) => \bufg_gt_clr_dly_cnt_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => p_0_in(8 downto 1),
      S(7 downto 0) => bufg_gt_clr_dly_cnt_reg(8 downto 1)
    );
\bufg_gt_clr_dly_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => init_clk,
      CE => '1',
      CLR => bufg_gt_clr_out,
      D => p_0_in(9),
      Q => bufg_gt_clr_dly_cnt_reg(9)
    );
clock_module_i: entity work.zynq_bd_C2C1_PHY_0_CLOCK_MODULE
     port map (
      CLK => \^user_clk_out\,
      bufg_gt_clr_delayed => bufg_gt_clr_delayed,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      mmcm_not_locked_out => mmcm_not_locked_out,
      mmcm_not_locked_out2 => \^mmcm_not_locked_out2\,
      sync_clk_out => \^sync_clk_out\,
      tx_out_clk => \^tx_out_clk\
    );
gt_reset_sync: entity work.zynq_bd_C2C1_PHY_0_rst_sync
     port map (
      D(0) => gt_reset_sync_n_0,
      init_clk => init_clk,
      pma_init => pma_init
    );
reset_pb_sync: entity work.zynq_bd_C2C1_PHY_0_rst_sync_0
     port map (
      CLK => \^user_clk_out\,
      D(0) => stg5,
      reset_pb => reset_pb
    );
support_reset_logic_i: entity work.zynq_bd_C2C1_PHY_0_SUPPORT_RESET_LOGIC
     port map (
      CLK => \^user_clk_out\,
      D(0) => stg5,
      \debounce_gt_rst_r_reg[0]_0\(0) => gt_reset_sync_n_0,
      \dly_gt_rst_r_reg[18]_0\ => \^gt_reset_out\,
      init_clk => init_clk,
      sysreset_from_support => sysreset_from_support
    );
zynq_bd_C2C1_PHY_0_core_i: entity work.zynq_bd_C2C1_PHY_0_core
     port map (
      AR(0) => bufg_gt_clr_out,
      CHANNEL_UP_RX_IF_reg => channel_up,
      CLK => \^user_clk_out\,
      SYSTEM_RESET_reg => sys_reset_out,
      gt0_drpaddr(9 downto 0) => gt0_drpaddr(9 downto 0),
      gt0_drpdi(15 downto 0) => gt0_drpdi(15 downto 0),
      gt0_drpdo(15 downto 0) => gt0_drpdo(15 downto 0),
      gt0_drpen => gt0_drpen,
      gt0_drprdy => gt0_drprdy,
      gt0_drpwe => gt0_drpwe,
      gt_cplllock(0) => gt_cplllock(0),
      gt_dmonitorout(15 downto 0) => gt_dmonitorout(15 downto 0),
      gt_eyescandataerror(0) => gt_eyescandataerror(0),
      gt_eyescanreset(0) => gt_eyescanreset(0),
      gt_eyescantrigger(0) => gt_eyescantrigger(0),
      gt_pcsrsvdin(15 downto 0) => gt_pcsrsvdin(15 downto 0),
      gt_pll_lock => gt_pll_lock,
      gt_powergood(0) => gt_powergood(0),
      gt_rxbufreset(0) => gt_rxbufreset(0),
      gt_rxbufstatus(2 downto 0) => gt_rxbufstatus(2 downto 0),
      gt_rxcdrhold(0) => gt_rxcdrhold(0),
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gt_rxdfelpmreset(0) => gt_rxdfelpmreset(0),
      gt_rxlpmen(0) => gt_rxlpmen(0),
      gt_rxpcsreset(0) => gt_rxpcsreset(0),
      gt_rxpmareset(0) => gt_rxpmareset(0),
      gt_rxpmaresetdone(0) => gt_rxpmaresetdone(0),
      gt_rxprbscntreset(0) => gt_rxprbscntreset(0),
      gt_rxprbserr(0) => gt_rxprbserr(0),
      gt_rxprbssel(3 downto 0) => gt_rxprbssel(3 downto 0),
      gt_rxresetdone(0) => gt_rxresetdone(0),
      gt_txbufstatus(1 downto 0) => gt_txbufstatus(1 downto 0),
      gt_txdiffctrl(4 downto 0) => gt_txdiffctrl(4 downto 0),
      gt_txinhibit(0) => gt_txinhibit(0),
      gt_txpcsreset(0) => gt_txpcsreset(0),
      gt_txpmareset(0) => gt_txpmareset(0),
      gt_txpolarity(0) => gt_txpolarity(0),
      gt_txpostcursor(4 downto 0) => gt_txpostcursor(4 downto 0),
      gt_txprbsforceerr(0) => gt_txprbsforceerr(0),
      gt_txprbssel(3 downto 0) => gt_txprbssel(3 downto 0),
      gt_txprecursor(4 downto 0) => gt_txprecursor(4 downto 0),
      gt_txresetdone(0) => gt_txresetdone(0),
      gtwiz_userclk_rx_usrclk_out => gt_rxusrclk_out,
      hard_err => hard_err,
      init_clk => init_clk,
      lane_up_flop_i => lane_up,
      link_reset_out => link_reset_out,
      loopback(2 downto 0) => loopback(2 downto 0),
      lopt => lopt,
      lopt_1 => bufg_gt_clr_delayed,
      lopt_2 => lopt_1,
      lopt_3 => lopt_2,
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      mmcm_not_locked_out2 => \^mmcm_not_locked_out2\,
      power_down => power_down,
      refclk1_in => refclk1_in,
      rst_in_out_reg => \^gt_reset_out\,
      rxn => rxn,
      rxp => rxp,
      s_axi_tx_tdata(0 to 63) => s_axi_tx_tdata(0 to 63),
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      soft_err => soft_err,
      sync_clk_out => \^sync_clk_out\,
      sysreset_from_support => sysreset_from_support,
      tx_out_clk => \^tx_out_clk\,
      txn => txn,
      txp => txp
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zynq_bd_C2C1_PHY_0 is
  port (
    s_axi_tx_tdata : in STD_LOGIC_VECTOR ( 0 to 63 );
    s_axi_tx_tvalid : in STD_LOGIC;
    s_axi_tx_tready : out STD_LOGIC;
    m_axi_rx_tdata : out STD_LOGIC_VECTOR ( 0 to 63 );
    m_axi_rx_tvalid : out STD_LOGIC;
    rxp : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxn : in STD_LOGIC_VECTOR ( 0 to 0 );
    txp : out STD_LOGIC_VECTOR ( 0 to 0 );
    txn : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclk1_in : in STD_LOGIC;
    hard_err : out STD_LOGIC;
    soft_err : out STD_LOGIC;
    channel_up : out STD_LOGIC;
    lane_up : out STD_LOGIC_VECTOR ( 0 to 0 );
    user_clk_out : out STD_LOGIC;
    mmcm_not_locked_out : out STD_LOGIC;
    sync_clk_out : out STD_LOGIC;
    reset_pb : in STD_LOGIC;
    gt_rxcdrovrden_in : in STD_LOGIC;
    power_down : in STD_LOGIC;
    loopback : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pma_init : in STD_LOGIC;
    gt_pll_lock : out STD_LOGIC;
    gt0_drpaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    gt0_drpdi : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drpdo : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt0_drprdy : out STD_LOGIC;
    gt0_drpen : in STD_LOGIC;
    gt0_drpwe : in STD_LOGIC;
    init_clk : in STD_LOGIC;
    link_reset_out : out STD_LOGIC;
    gt_rxusrclk_out : out STD_LOGIC;
    gt_eyescandataerror : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescanreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_eyescantrigger : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxcdrhold : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxdfelpmreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxlpmen : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxrate : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_rxbufreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxpmaresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxprbserr : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxprbscntreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_rxbufstatus : out STD_LOGIC_VECTOR ( 2 downto 0 );
    gt_txpostcursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txdiffctrl : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txprecursor : in STD_LOGIC_VECTOR ( 4 downto 0 );
    gt_txpolarity : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txinhibit : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpmareset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txpcsreset : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txprbssel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_txprbsforceerr : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txbufstatus : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gt_txresetdone : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_pcsrsvdin : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_dmonitorout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_cplllock : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt_qplllock : out STD_LOGIC;
    gt_powergood : out STD_LOGIC_VECTOR ( 0 to 0 );
    sys_reset_out : out STD_LOGIC;
    gt_reset_out : out STD_LOGIC;
    tx_out_clk : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of zynq_bd_C2C1_PHY_0 : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zynq_bd_C2C1_PHY_0 : entity is "yes";
  attribute EGW_IS_PARENT_IP : integer;
  attribute EGW_IS_PARENT_IP of zynq_bd_C2C1_PHY_0 : entity is 1;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zynq_bd_C2C1_PHY_0 : entity is "aurora_64b66b_v12_0_14, Coregen v14.3_ip3, Number of lanes = 1, Line rate is double5.0Gbps, Reference Clock is double100.0MHz, Interface is Streaming, Flow Control is None and is operating in DUPLEX configuration";
end zynq_bd_C2C1_PHY_0;

architecture STRUCTURE of zynq_bd_C2C1_PHY_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_gt_qplllock_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_mmcm_not_locked_out_UNCONNECTED : STD_LOGIC;
  attribute DLY_FACTOR : integer;
  attribute DLY_FACTOR of inst : label is 16;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
begin
  gt_qplllock <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.zynq_bd_C2C1_PHY_0_support
     port map (
      channel_up => channel_up,
      gt0_drpaddr(9 downto 0) => gt0_drpaddr(9 downto 0),
      gt0_drpdi(15 downto 0) => gt0_drpdi(15 downto 0),
      gt0_drpdo(15 downto 0) => gt0_drpdo(15 downto 0),
      gt0_drpen => gt0_drpen,
      gt0_drprdy => gt0_drprdy,
      gt0_drpwe => gt0_drpwe,
      gt_cplllock(0) => gt_cplllock(0),
      gt_dmonitorout(15 downto 0) => gt_dmonitorout(15 downto 0),
      gt_eyescandataerror(0) => gt_eyescandataerror(0),
      gt_eyescanreset(0) => gt_eyescanreset(0),
      gt_eyescantrigger(0) => gt_eyescantrigger(0),
      gt_pcsrsvdin(15 downto 0) => gt_pcsrsvdin(15 downto 0),
      gt_pll_lock => gt_pll_lock,
      gt_powergood(0) => gt_powergood(0),
      gt_qplllock => NLW_inst_gt_qplllock_UNCONNECTED,
      gt_reset_out => gt_reset_out,
      gt_rxbufreset(0) => gt_rxbufreset(0),
      gt_rxbufstatus(2 downto 0) => gt_rxbufstatus(2 downto 0),
      gt_rxcdrhold(0) => gt_rxcdrhold(0),
      gt_rxcdrovrden_in => gt_rxcdrovrden_in,
      gt_rxdfelpmreset(0) => gt_rxdfelpmreset(0),
      gt_rxlpmen(0) => gt_rxlpmen(0),
      gt_rxpcsreset(0) => gt_rxpcsreset(0),
      gt_rxpmareset(0) => gt_rxpmareset(0),
      gt_rxpmaresetdone(0) => gt_rxpmaresetdone(0),
      gt_rxprbscntreset(0) => gt_rxprbscntreset(0),
      gt_rxprbserr(0) => gt_rxprbserr(0),
      gt_rxprbssel(3 downto 0) => gt_rxprbssel(3 downto 0),
      gt_rxrate(2 downto 0) => B"000",
      gt_rxresetdone(0) => gt_rxresetdone(0),
      gt_rxusrclk_out => gt_rxusrclk_out,
      gt_txbufstatus(1 downto 0) => gt_txbufstatus(1 downto 0),
      gt_txdiffctrl(4 downto 0) => gt_txdiffctrl(4 downto 0),
      gt_txinhibit(0) => gt_txinhibit(0),
      gt_txpcsreset(0) => gt_txpcsreset(0),
      gt_txpmareset(0) => gt_txpmareset(0),
      gt_txpolarity(0) => gt_txpolarity(0),
      gt_txpostcursor(4 downto 0) => gt_txpostcursor(4 downto 0),
      gt_txprbsforceerr(0) => gt_txprbsforceerr(0),
      gt_txprbssel(3 downto 0) => gt_txprbssel(3 downto 0),
      gt_txprecursor(4 downto 0) => gt_txprecursor(4 downto 0),
      gt_txresetdone(0) => gt_txresetdone(0),
      hard_err => hard_err,
      init_clk => init_clk,
      lane_up => lane_up(0),
      link_reset_out => link_reset_out,
      loopback(2 downto 0) => loopback(2 downto 0),
      m_axi_rx_tdata(0 to 63) => m_axi_rx_tdata(0 to 63),
      m_axi_rx_tvalid => m_axi_rx_tvalid,
      mmcm_not_locked_out => NLW_inst_mmcm_not_locked_out_UNCONNECTED,
      mmcm_not_locked_out2 => mmcm_not_locked_out,
      pma_init => pma_init,
      power_down => power_down,
      refclk1_in => refclk1_in,
      reset_pb => reset_pb,
      rxn => rxn(0),
      rxp => rxp(0),
      s_axi_tx_tdata(0 to 63) => s_axi_tx_tdata(0 to 63),
      s_axi_tx_tready => s_axi_tx_tready,
      s_axi_tx_tvalid => s_axi_tx_tvalid,
      soft_err => soft_err,
      sync_clk_out => sync_clk_out,
      sys_reset_out => sys_reset_out,
      tx_out_clk => tx_out_clk,
      txn => txn(0),
      txp => txp(0),
      user_clk_out => user_clk_out
    );
end STRUCTURE;
