#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Mar  7 18:08:49 2017
# Process ID: 14201
# Current directory: /auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.runs/design_1_two_by_two_matrices_multiplier_0_0_synth_1
# Command line: vivado -log design_1_two_by_two_matrices_multiplier_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_two_by_two_matrices_multiplier_0_0.tcl
# Log file: /auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.runs/design_1_two_by_two_matrices_multiplier_0_0_synth_1/design_1_two_by_two_matrices_multiplier_0_0.vds
# Journal file: /auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.runs/design_1_two_by_two_matrices_multiplier_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_two_by_two_matrices_multiplier_0_0.tcl -notrace
Command: synth_design -top design_1_two_by_two_matrices_multiplier_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14222 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1095.547 ; gain = 169.082 ; free physical = 2223 ; free virtual = 4606
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_two_by_two_matrices_multiplier_0_0' [/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ip/design_1_two_by_two_matrices_multiplier_0_0/synth/design_1_two_by_two_matrices_multiplier_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'two_by_two_matrices_multiplier_v1_0' [/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ipshared/e41a/hdl/two_by_two_matrices_multiplier_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'two_by_two_matrices_multiplier_v1_0_S00_AXI' [/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ipshared/e41a/hdl/two_by_two_matrices_multiplier_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ipshared/e41a/hdl/two_by_two_matrices_multiplier_v1_0_S00_AXI.v:224]
INFO: [Synth 8-226] default block is never used [/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ipshared/e41a/hdl/two_by_two_matrices_multiplier_v1_0_S00_AXI.v:365]
INFO: [Synth 8-638] synthesizing module 'Mat_mult' [/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ipshared/e41a/src/Mat_mult.v:3]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'p_multiplier' [/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ipshared/e41a/src/multiplier.v:4]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MULT_LATENCY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'p_multiplier' (1#1) [/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ipshared/e41a/src/multiplier.v:4]
WARNING: [Synth 8-5856] 3D RAM A1_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM B1_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-256] done synthesizing module 'Mat_mult' (2#1) [/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ipshared/e41a/src/Mat_mult.v:3]
INFO: [Synth 8-256] done synthesizing module 'two_by_two_matrices_multiplier_v1_0_S00_AXI' (3#1) [/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ipshared/e41a/hdl/two_by_two_matrices_multiplier_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'two_by_two_matrices_multiplier_v1_0' (4#1) [/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ipshared/e41a/hdl/two_by_two_matrices_multiplier_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_two_by_two_matrices_multiplier_0_0' (5#1) [/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.srcs/sources_1/bd/design_1/ip/design_1_two_by_two_matrices_multiplier_0_0/synth/design_1_two_by_two_matrices_multiplier_0_0.v:56]
WARNING: [Synth 8-3331] design Mat_mult has unconnected port reset
WARNING: [Synth 8-3331] design two_by_two_matrices_multiplier_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design two_by_two_matrices_multiplier_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design two_by_two_matrices_multiplier_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design two_by_two_matrices_multiplier_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design two_by_two_matrices_multiplier_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design two_by_two_matrices_multiplier_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1136.141 ; gain = 209.676 ; free physical = 2181 ; free virtual = 4564
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1136.141 ; gain = 209.676 ; free physical = 2180 ; free virtual = 4563
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1450.551 ; gain = 0.062 ; free physical = 2026 ; free virtual = 4409
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1450.551 ; gain = 524.086 ; free physical = 2024 ; free virtual = 4407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1450.551 ; gain = 524.086 ; free physical = 2024 ; free virtual = 4407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1450.551 ; gain = 524.086 ; free physical = 2024 ; free virtual = 4407
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 1450.551 ; gain = 524.086 ; free physical = 2016 ; free virtual = 4400
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1' (p_multiplier) to 'inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[1].m1'
INFO: [Synth 8-223] decloning instance 'inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1' (p_multiplier) to 'inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[0].m1'
INFO: [Synth 8-223] decloning instance 'inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1' (p_multiplier) to 'inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[1].genblk1[1].m1'
INFO: [Synth 8-223] decloning instance 'inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1' (p_multiplier) to 'inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[0].m1'
INFO: [Synth 8-223] decloning instance 'inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1' (p_multiplier) to 'inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[0].genblk1[1].m1'
INFO: [Synth 8-223] decloning instance 'inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1' (p_multiplier) to 'inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[0].m1'
INFO: [Synth 8-223] decloning instance 'inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1' (p_multiplier) to 'inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[1].genblk1[1].genblk1[1].m1'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module p_multiplier 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module Mat_mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
Module two_by_two_matrices_multiplier_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_two_by_two_matrices_multiplier_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_two_by_two_matrices_multiplier_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_two_by_two_matrices_multiplier_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_two_by_two_matrices_multiplier_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_two_by_two_matrices_multiplier_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_two_by_two_matrices_multiplier_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_two_by_two_matrices_multiplier_0_0.
INFO: [Synth 8-3332] Sequential element (inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_two_by_two_matrices_multiplier_0_0.
INFO: [Synth 8-3332] Sequential element (inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_two_by_two_matrices_multiplier_0_0.
INFO: [Synth 8-3332] Sequential element (inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_two_by_two_matrices_multiplier_0_0.
INFO: [Synth 8-3332] Sequential element (inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_two_by_two_matrices_multiplier_0_0.
INFO: [Synth 8-3332] Sequential element (inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[1][15]) is unused and will be removed from module design_1_two_by_two_matrices_multiplier_0_0.
INFO: [Synth 8-3332] Sequential element (inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[2][15]) is unused and will be removed from module design_1_two_by_two_matrices_multiplier_0_0.
INFO: [Synth 8-3332] Sequential element (inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[3][15]) is unused and will be removed from module design_1_two_by_two_matrices_multiplier_0_0.
INFO: [Synth 8-3332] Sequential element (inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_two_by_two_matrices_multiplier_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1450.613 ; gain = 524.148 ; free physical = 1994 ; free virtual = 4377
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1450.613 ; gain = 524.148 ; free physical = 1950 ; free virtual = 4333
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1450.613 ; gain = 524.148 ; free physical = 1950 ; free virtual = 4333
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1450.613 ; gain = 524.148 ; free physical = 1931 ; free virtual = 4314
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1450.613 ; gain = 524.148 ; free physical = 1931 ; free virtual = 4314
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1450.613 ; gain = 524.148 ; free physical = 1931 ; free virtual = 4314
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1450.613 ; gain = 524.148 ; free physical = 1931 ; free virtual = 4314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1450.613 ; gain = 524.148 ; free physical = 1931 ; free virtual = 4314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1450.613 ; gain = 524.148 ; free physical = 1931 ; free virtual = 4314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1450.613 ; gain = 524.148 ; free physical = 1931 ; free virtual = 4314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                                 | RTL Name                                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_two_by_two_matrices_multiplier_0_0 | inst/two_by_two_matrices_multiplier_v1_0_S00_AXI_inst/UIP/genblk1[0].genblk1[0].genblk1[0].m1/M_reg[3][3] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT1   |     1|
|3     |LUT2   |    23|
|4     |LUT3   |     7|
|5     |LUT4   |    32|
|6     |LUT5   |    35|
|7     |LUT6   |    44|
|8     |SRL16E |     1|
|9     |FDRE   |   180|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------------------------+--------------------------------------------+------+
|      |Instance                                             |Module                                      |Cells |
+------+-----------------------------------------------------+--------------------------------------------+------+
|1     |top                                                  |                                            |   332|
|2     |  inst                                               |two_by_two_matrices_multiplier_v1_0         |   332|
|3     |    two_by_two_matrices_multiplier_v1_0_S00_AXI_inst |two_by_two_matrices_multiplier_v1_0_S00_AXI |   332|
|4     |      UIP                                            |Mat_mult                                    |   175|
|5     |        \genblk1[0].genblk1[0].genblk1[0].m1         |p_multiplier                                |   175|
+------+-----------------------------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1450.613 ; gain = 524.148 ; free physical = 1931 ; free virtual = 4314
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1450.613 ; gain = 107.594 ; free physical = 1931 ; free virtual = 4314
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1450.613 ; gain = 524.148 ; free physical = 1932 ; free virtual = 4315
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1450.613 ; gain = 434.586 ; free physical = 1929 ; free virtual = 4312
INFO: [Common 17-1381] The checkpoint '/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.runs/design_1_two_by_two_matrices_multiplier_0_0_synth_1/design_1_two_by_two_matrices_multiplier_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint '/auto/homes/yaz21/P35_project/Integrated/twobytwo_mult_integ/twobytwo_mult_integ.runs/design_1_two_by_two_matrices_multiplier_0_0_synth_1/design_1_two_by_two_matrices_multiplier_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1474.562 ; gain = 0.000 ; free physical = 1926 ; free virtual = 4309
INFO: [Common 17-206] Exiting Vivado at Tue Mar  7 18:09:36 2017...
