<profile>

<section name = "Vitis HLS Report for 'conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6'" level="0">
<item name = "Date">Tue Oct 28 17:21:38 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.785 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">292, 292, 2.920 us, 2.920 us, 292, 292, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RELU_CONV2_VITIS_LOOP_73_6">290, 290, 3, 1, 1, 289, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 146, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 81, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 376, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_17_5_32_1_1_U2142">mux_17_5_32_1_1, 0, 0, 0, 81, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln72_1_fu_465_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln72_fu_477_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln73_fu_536_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln75_fu_509_p2">+, 0, 0, 17, 10, 10</column>
<column name="and_ln75_fu_631_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln72_fu_459_p2">icmp, 0, 0, 16, 9, 9</column>
<column name="icmp_ln73_fu_483_p2">icmp, 0, 0, 12, 5, 5</column>
<column name="icmp_ln75_1_fu_621_p2">icmp, 0, 0, 30, 23, 1</column>
<column name="icmp_ln75_fu_615_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="or_ln75_fu_627_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln72_1_fu_497_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln72_fu_489_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_5_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvar_flatten158_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 5, 10</column>
<column name="i_5_fu_116">9, 2, 5, 10</column>
<column name="indvar_flatten158_fu_120">9, 2, 9, 18</column>
<column name="j_fu_112">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_5_fu_116">5, 0, 5, 0</column>
<column name="icmp_ln75_1_reg_779">1, 0, 1, 0</column>
<column name="icmp_ln75_reg_774">1, 0, 1, 0</column>
<column name="indvar_flatten158_fu_120">9, 0, 9, 0</column>
<column name="j_fu_112">5, 0, 5, 0</column>
<column name="layer2_output_tile_10_addr_reg_727">10, 0, 10, 0</column>
<column name="layer2_output_tile_10_addr_reg_727_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="layer2_output_tile_11_addr_reg_733">10, 0, 10, 0</column>
<column name="layer2_output_tile_11_addr_reg_733_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="layer2_output_tile_12_addr_reg_739">10, 0, 10, 0</column>
<column name="layer2_output_tile_12_addr_reg_739_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="layer2_output_tile_13_addr_reg_745">10, 0, 10, 0</column>
<column name="layer2_output_tile_13_addr_reg_745_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="layer2_output_tile_14_addr_reg_751">10, 0, 10, 0</column>
<column name="layer2_output_tile_14_addr_reg_751_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="layer2_output_tile_15_addr_reg_757">10, 0, 10, 0</column>
<column name="layer2_output_tile_15_addr_reg_757_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="layer2_output_tile_16_addr_reg_763">10, 0, 10, 0</column>
<column name="layer2_output_tile_16_addr_reg_763_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="layer2_output_tile_1_addr_reg_673">10, 0, 10, 0</column>
<column name="layer2_output_tile_1_addr_reg_673_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="layer2_output_tile_2_addr_reg_679">10, 0, 10, 0</column>
<column name="layer2_output_tile_2_addr_reg_679_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="layer2_output_tile_3_addr_reg_685">10, 0, 10, 0</column>
<column name="layer2_output_tile_3_addr_reg_685_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="layer2_output_tile_4_addr_reg_691">10, 0, 10, 0</column>
<column name="layer2_output_tile_4_addr_reg_691_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="layer2_output_tile_5_addr_reg_697">10, 0, 10, 0</column>
<column name="layer2_output_tile_5_addr_reg_697_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="layer2_output_tile_6_addr_reg_703">10, 0, 10, 0</column>
<column name="layer2_output_tile_6_addr_reg_703_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="layer2_output_tile_7_addr_reg_709">10, 0, 10, 0</column>
<column name="layer2_output_tile_7_addr_reg_709_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="layer2_output_tile_8_addr_reg_715">10, 0, 10, 0</column>
<column name="layer2_output_tile_8_addr_reg_715_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="layer2_output_tile_9_addr_reg_721">10, 0, 10, 0</column>
<column name="layer2_output_tile_9_addr_reg_721_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="layer2_output_tile_addr_reg_667">10, 0, 10, 0</column>
<column name="layer2_output_tile_addr_reg_667_pp0_iter1_reg">10, 0, 10, 0</column>
<column name="select_ln72_reg_662">5, 0, 5, 0</column>
<column name="select_ln72_reg_662_pp0_iter1_reg">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6, return value</column>
<column name="grp_fu_1882_p_din0">out, 32, ap_ctrl_hs, conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6, return value</column>
<column name="grp_fu_1882_p_din1">out, 32, ap_ctrl_hs, conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6, return value</column>
<column name="grp_fu_1882_p_opcode">out, 5, ap_ctrl_hs, conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6, return value</column>
<column name="grp_fu_1882_p_dout0">in, 1, ap_ctrl_hs, conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6, return value</column>
<column name="grp_fu_1882_p_ce">out, 1, ap_ctrl_hs, conv2_Pipeline_RELU_CONV2_VITIS_LOOP_73_6, return value</column>
<column name="add_ln63">in, 10, ap_none, add_ln63, scalar</column>
<column name="layer2_output_tile_address0">out, 10, ap_memory, layer2_output_tile, array</column>
<column name="layer2_output_tile_ce0">out, 1, ap_memory, layer2_output_tile, array</column>
<column name="layer2_output_tile_we0">out, 1, ap_memory, layer2_output_tile, array</column>
<column name="layer2_output_tile_d0">out, 32, ap_memory, layer2_output_tile, array</column>
<column name="layer2_output_tile_address1">out, 10, ap_memory, layer2_output_tile, array</column>
<column name="layer2_output_tile_ce1">out, 1, ap_memory, layer2_output_tile, array</column>
<column name="layer2_output_tile_q1">in, 32, ap_memory, layer2_output_tile, array</column>
<column name="layer2_output_tile_1_address0">out, 10, ap_memory, layer2_output_tile_1, array</column>
<column name="layer2_output_tile_1_ce0">out, 1, ap_memory, layer2_output_tile_1, array</column>
<column name="layer2_output_tile_1_we0">out, 1, ap_memory, layer2_output_tile_1, array</column>
<column name="layer2_output_tile_1_d0">out, 32, ap_memory, layer2_output_tile_1, array</column>
<column name="layer2_output_tile_1_address1">out, 10, ap_memory, layer2_output_tile_1, array</column>
<column name="layer2_output_tile_1_ce1">out, 1, ap_memory, layer2_output_tile_1, array</column>
<column name="layer2_output_tile_1_q1">in, 32, ap_memory, layer2_output_tile_1, array</column>
<column name="layer2_output_tile_2_address0">out, 10, ap_memory, layer2_output_tile_2, array</column>
<column name="layer2_output_tile_2_ce0">out, 1, ap_memory, layer2_output_tile_2, array</column>
<column name="layer2_output_tile_2_we0">out, 1, ap_memory, layer2_output_tile_2, array</column>
<column name="layer2_output_tile_2_d0">out, 32, ap_memory, layer2_output_tile_2, array</column>
<column name="layer2_output_tile_2_address1">out, 10, ap_memory, layer2_output_tile_2, array</column>
<column name="layer2_output_tile_2_ce1">out, 1, ap_memory, layer2_output_tile_2, array</column>
<column name="layer2_output_tile_2_q1">in, 32, ap_memory, layer2_output_tile_2, array</column>
<column name="layer2_output_tile_3_address0">out, 10, ap_memory, layer2_output_tile_3, array</column>
<column name="layer2_output_tile_3_ce0">out, 1, ap_memory, layer2_output_tile_3, array</column>
<column name="layer2_output_tile_3_we0">out, 1, ap_memory, layer2_output_tile_3, array</column>
<column name="layer2_output_tile_3_d0">out, 32, ap_memory, layer2_output_tile_3, array</column>
<column name="layer2_output_tile_3_address1">out, 10, ap_memory, layer2_output_tile_3, array</column>
<column name="layer2_output_tile_3_ce1">out, 1, ap_memory, layer2_output_tile_3, array</column>
<column name="layer2_output_tile_3_q1">in, 32, ap_memory, layer2_output_tile_3, array</column>
<column name="layer2_output_tile_4_address0">out, 10, ap_memory, layer2_output_tile_4, array</column>
<column name="layer2_output_tile_4_ce0">out, 1, ap_memory, layer2_output_tile_4, array</column>
<column name="layer2_output_tile_4_we0">out, 1, ap_memory, layer2_output_tile_4, array</column>
<column name="layer2_output_tile_4_d0">out, 32, ap_memory, layer2_output_tile_4, array</column>
<column name="layer2_output_tile_4_address1">out, 10, ap_memory, layer2_output_tile_4, array</column>
<column name="layer2_output_tile_4_ce1">out, 1, ap_memory, layer2_output_tile_4, array</column>
<column name="layer2_output_tile_4_q1">in, 32, ap_memory, layer2_output_tile_4, array</column>
<column name="layer2_output_tile_5_address0">out, 10, ap_memory, layer2_output_tile_5, array</column>
<column name="layer2_output_tile_5_ce0">out, 1, ap_memory, layer2_output_tile_5, array</column>
<column name="layer2_output_tile_5_we0">out, 1, ap_memory, layer2_output_tile_5, array</column>
<column name="layer2_output_tile_5_d0">out, 32, ap_memory, layer2_output_tile_5, array</column>
<column name="layer2_output_tile_5_address1">out, 10, ap_memory, layer2_output_tile_5, array</column>
<column name="layer2_output_tile_5_ce1">out, 1, ap_memory, layer2_output_tile_5, array</column>
<column name="layer2_output_tile_5_q1">in, 32, ap_memory, layer2_output_tile_5, array</column>
<column name="layer2_output_tile_6_address0">out, 10, ap_memory, layer2_output_tile_6, array</column>
<column name="layer2_output_tile_6_ce0">out, 1, ap_memory, layer2_output_tile_6, array</column>
<column name="layer2_output_tile_6_we0">out, 1, ap_memory, layer2_output_tile_6, array</column>
<column name="layer2_output_tile_6_d0">out, 32, ap_memory, layer2_output_tile_6, array</column>
<column name="layer2_output_tile_6_address1">out, 10, ap_memory, layer2_output_tile_6, array</column>
<column name="layer2_output_tile_6_ce1">out, 1, ap_memory, layer2_output_tile_6, array</column>
<column name="layer2_output_tile_6_q1">in, 32, ap_memory, layer2_output_tile_6, array</column>
<column name="layer2_output_tile_7_address0">out, 10, ap_memory, layer2_output_tile_7, array</column>
<column name="layer2_output_tile_7_ce0">out, 1, ap_memory, layer2_output_tile_7, array</column>
<column name="layer2_output_tile_7_we0">out, 1, ap_memory, layer2_output_tile_7, array</column>
<column name="layer2_output_tile_7_d0">out, 32, ap_memory, layer2_output_tile_7, array</column>
<column name="layer2_output_tile_7_address1">out, 10, ap_memory, layer2_output_tile_7, array</column>
<column name="layer2_output_tile_7_ce1">out, 1, ap_memory, layer2_output_tile_7, array</column>
<column name="layer2_output_tile_7_q1">in, 32, ap_memory, layer2_output_tile_7, array</column>
<column name="layer2_output_tile_8_address0">out, 10, ap_memory, layer2_output_tile_8, array</column>
<column name="layer2_output_tile_8_ce0">out, 1, ap_memory, layer2_output_tile_8, array</column>
<column name="layer2_output_tile_8_we0">out, 1, ap_memory, layer2_output_tile_8, array</column>
<column name="layer2_output_tile_8_d0">out, 32, ap_memory, layer2_output_tile_8, array</column>
<column name="layer2_output_tile_8_address1">out, 10, ap_memory, layer2_output_tile_8, array</column>
<column name="layer2_output_tile_8_ce1">out, 1, ap_memory, layer2_output_tile_8, array</column>
<column name="layer2_output_tile_8_q1">in, 32, ap_memory, layer2_output_tile_8, array</column>
<column name="layer2_output_tile_9_address0">out, 10, ap_memory, layer2_output_tile_9, array</column>
<column name="layer2_output_tile_9_ce0">out, 1, ap_memory, layer2_output_tile_9, array</column>
<column name="layer2_output_tile_9_we0">out, 1, ap_memory, layer2_output_tile_9, array</column>
<column name="layer2_output_tile_9_d0">out, 32, ap_memory, layer2_output_tile_9, array</column>
<column name="layer2_output_tile_9_address1">out, 10, ap_memory, layer2_output_tile_9, array</column>
<column name="layer2_output_tile_9_ce1">out, 1, ap_memory, layer2_output_tile_9, array</column>
<column name="layer2_output_tile_9_q1">in, 32, ap_memory, layer2_output_tile_9, array</column>
<column name="layer2_output_tile_10_address0">out, 10, ap_memory, layer2_output_tile_10, array</column>
<column name="layer2_output_tile_10_ce0">out, 1, ap_memory, layer2_output_tile_10, array</column>
<column name="layer2_output_tile_10_we0">out, 1, ap_memory, layer2_output_tile_10, array</column>
<column name="layer2_output_tile_10_d0">out, 32, ap_memory, layer2_output_tile_10, array</column>
<column name="layer2_output_tile_10_address1">out, 10, ap_memory, layer2_output_tile_10, array</column>
<column name="layer2_output_tile_10_ce1">out, 1, ap_memory, layer2_output_tile_10, array</column>
<column name="layer2_output_tile_10_q1">in, 32, ap_memory, layer2_output_tile_10, array</column>
<column name="layer2_output_tile_11_address0">out, 10, ap_memory, layer2_output_tile_11, array</column>
<column name="layer2_output_tile_11_ce0">out, 1, ap_memory, layer2_output_tile_11, array</column>
<column name="layer2_output_tile_11_we0">out, 1, ap_memory, layer2_output_tile_11, array</column>
<column name="layer2_output_tile_11_d0">out, 32, ap_memory, layer2_output_tile_11, array</column>
<column name="layer2_output_tile_11_address1">out, 10, ap_memory, layer2_output_tile_11, array</column>
<column name="layer2_output_tile_11_ce1">out, 1, ap_memory, layer2_output_tile_11, array</column>
<column name="layer2_output_tile_11_q1">in, 32, ap_memory, layer2_output_tile_11, array</column>
<column name="layer2_output_tile_12_address0">out, 10, ap_memory, layer2_output_tile_12, array</column>
<column name="layer2_output_tile_12_ce0">out, 1, ap_memory, layer2_output_tile_12, array</column>
<column name="layer2_output_tile_12_we0">out, 1, ap_memory, layer2_output_tile_12, array</column>
<column name="layer2_output_tile_12_d0">out, 32, ap_memory, layer2_output_tile_12, array</column>
<column name="layer2_output_tile_12_address1">out, 10, ap_memory, layer2_output_tile_12, array</column>
<column name="layer2_output_tile_12_ce1">out, 1, ap_memory, layer2_output_tile_12, array</column>
<column name="layer2_output_tile_12_q1">in, 32, ap_memory, layer2_output_tile_12, array</column>
<column name="layer2_output_tile_13_address0">out, 10, ap_memory, layer2_output_tile_13, array</column>
<column name="layer2_output_tile_13_ce0">out, 1, ap_memory, layer2_output_tile_13, array</column>
<column name="layer2_output_tile_13_we0">out, 1, ap_memory, layer2_output_tile_13, array</column>
<column name="layer2_output_tile_13_d0">out, 32, ap_memory, layer2_output_tile_13, array</column>
<column name="layer2_output_tile_13_address1">out, 10, ap_memory, layer2_output_tile_13, array</column>
<column name="layer2_output_tile_13_ce1">out, 1, ap_memory, layer2_output_tile_13, array</column>
<column name="layer2_output_tile_13_q1">in, 32, ap_memory, layer2_output_tile_13, array</column>
<column name="layer2_output_tile_14_address0">out, 10, ap_memory, layer2_output_tile_14, array</column>
<column name="layer2_output_tile_14_ce0">out, 1, ap_memory, layer2_output_tile_14, array</column>
<column name="layer2_output_tile_14_we0">out, 1, ap_memory, layer2_output_tile_14, array</column>
<column name="layer2_output_tile_14_d0">out, 32, ap_memory, layer2_output_tile_14, array</column>
<column name="layer2_output_tile_14_address1">out, 10, ap_memory, layer2_output_tile_14, array</column>
<column name="layer2_output_tile_14_ce1">out, 1, ap_memory, layer2_output_tile_14, array</column>
<column name="layer2_output_tile_14_q1">in, 32, ap_memory, layer2_output_tile_14, array</column>
<column name="layer2_output_tile_15_address0">out, 10, ap_memory, layer2_output_tile_15, array</column>
<column name="layer2_output_tile_15_ce0">out, 1, ap_memory, layer2_output_tile_15, array</column>
<column name="layer2_output_tile_15_we0">out, 1, ap_memory, layer2_output_tile_15, array</column>
<column name="layer2_output_tile_15_d0">out, 32, ap_memory, layer2_output_tile_15, array</column>
<column name="layer2_output_tile_15_address1">out, 10, ap_memory, layer2_output_tile_15, array</column>
<column name="layer2_output_tile_15_ce1">out, 1, ap_memory, layer2_output_tile_15, array</column>
<column name="layer2_output_tile_15_q1">in, 32, ap_memory, layer2_output_tile_15, array</column>
<column name="layer2_output_tile_16_address0">out, 10, ap_memory, layer2_output_tile_16, array</column>
<column name="layer2_output_tile_16_ce0">out, 1, ap_memory, layer2_output_tile_16, array</column>
<column name="layer2_output_tile_16_we0">out, 1, ap_memory, layer2_output_tile_16, array</column>
<column name="layer2_output_tile_16_d0">out, 32, ap_memory, layer2_output_tile_16, array</column>
<column name="layer2_output_tile_16_address1">out, 10, ap_memory, layer2_output_tile_16, array</column>
<column name="layer2_output_tile_16_ce1">out, 1, ap_memory, layer2_output_tile_16, array</column>
<column name="layer2_output_tile_16_q1">in, 32, ap_memory, layer2_output_tile_16, array</column>
</table>
</item>
</section>
</profile>
