read_verilog top.v 
synth_ice40
write_json design.json