
TimeCompareUnit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007d9c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407d9c  00407d9c  00017d9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d8  20400000  00407da4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000108  204009d8  0040877c  000209d8  2**2
                  ALLOC
  4 .stack        00000400  20400ae0  00408884  000209d8  2**0
                  ALLOC
  5 .heap         00000200  20400ee0  00408c84  000209d8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a06  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001a003  00000000  00000000  00020a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000307f  00000000  00000000  0003aa62  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00006080  00000000  00000000  0003dae1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000a28  00000000  00000000  00043b61  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b20  00000000  00000000  00044589  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000207bc  00000000  00000000  000450a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000c49e  00000000  00000000  00065865  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000999a9  00000000  00000000  00071d03  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000293c  00000000  00000000  0010b6ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	e0 0e 40 20 49 08 40 00 47 08 40 00 47 08 40 00     ..@ I.@.G.@.G.@.
  400010:	47 08 40 00 47 08 40 00 47 08 40 00 00 00 00 00     G.@.G.@.G.@.....
	...
  40002c:	47 08 40 00 47 08 40 00 00 00 00 00 47 08 40 00     G.@.G.@.....G.@.
  40003c:	e9 11 40 00 47 08 40 00 47 08 40 00 47 08 40 00     ..@.G.@.G.@.G.@.
  40004c:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  40005c:	47 08 40 00 47 08 40 00 00 00 00 00 e9 04 40 00     G.@.G.@.......@.
  40006c:	fd 04 40 00 11 05 40 00 47 08 40 00 47 08 40 00     ..@...@.G.@.G.@.
  40007c:	47 08 40 00 25 05 40 00 39 05 40 00 47 08 40 00     G.@.%.@.9.@.G.@.
  40008c:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  40009c:	09 0b 40 00 47 08 40 00 47 08 40 00 47 08 40 00     ..@.G.@.G.@.G.@.
  4000ac:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  4000bc:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  4000cc:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  4000dc:	f9 0a 40 00 47 08 40 00 47 08 40 00 47 08 40 00     ..@.G.@.G.@.G.@.
  4000ec:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  4000fc:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  40010c:	47 08 40 00 47 08 40 00 00 00 00 00 00 00 00 00     G.@.G.@.........
  40011c:	00 00 00 00 47 08 40 00 47 08 40 00 47 08 40 00     ....G.@.G.@.G.@.
  40012c:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  40013c:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  40014c:	47 08 40 00 47 08 40 00 47 08 40 00 47 08 40 00     G.@.G.@.G.@.G.@.
  40015c:	47 08 40 00 47 08 40 00 47 08 40 00                 G.@.G.@.G.@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009d8 	.word	0x204009d8
  400184:	00000000 	.word	0x00000000
  400188:	00407da4 	.word	0x00407da4

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00407da4 	.word	0x00407da4
  4001c8:	204009dc 	.word	0x204009dc
  4001cc:	00407da4 	.word	0x00407da4
  4001d0:	00000000 	.word	0x00000000

004001d4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001d4:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4001d6:	4810      	ldr	r0, [pc, #64]	; (400218 <sysclk_init+0x44>)
  4001d8:	4b10      	ldr	r3, [pc, #64]	; (40021c <sysclk_init+0x48>)
  4001da:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001dc:	213e      	movs	r1, #62	; 0x3e
  4001de:	2000      	movs	r0, #0
  4001e0:	4b0f      	ldr	r3, [pc, #60]	; (400220 <sysclk_init+0x4c>)
  4001e2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001e4:	4c0f      	ldr	r4, [pc, #60]	; (400224 <sysclk_init+0x50>)
  4001e6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001e8:	2800      	cmp	r0, #0
  4001ea:	d0fc      	beq.n	4001e6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001ec:	4b0e      	ldr	r3, [pc, #56]	; (400228 <sysclk_init+0x54>)
  4001ee:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001f0:	4a0e      	ldr	r2, [pc, #56]	; (40022c <sysclk_init+0x58>)
  4001f2:	4b0f      	ldr	r3, [pc, #60]	; (400230 <sysclk_init+0x5c>)
  4001f4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001f6:	4c0f      	ldr	r4, [pc, #60]	; (400234 <sysclk_init+0x60>)
  4001f8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001fa:	2800      	cmp	r0, #0
  4001fc:	d0fc      	beq.n	4001f8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001fe:	2002      	movs	r0, #2
  400200:	4b0d      	ldr	r3, [pc, #52]	; (400238 <sysclk_init+0x64>)
  400202:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400204:	2010      	movs	r0, #16
  400206:	4b0d      	ldr	r3, [pc, #52]	; (40023c <sysclk_init+0x68>)
  400208:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40020a:	4b0d      	ldr	r3, [pc, #52]	; (400240 <sysclk_init+0x6c>)
  40020c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40020e:	480d      	ldr	r0, [pc, #52]	; (400244 <sysclk_init+0x70>)
  400210:	4b02      	ldr	r3, [pc, #8]	; (40021c <sysclk_init+0x48>)
  400212:	4798      	blx	r3
  400214:	bd10      	pop	{r4, pc}
  400216:	bf00      	nop
  400218:	07270e00 	.word	0x07270e00
  40021c:	00400a1d 	.word	0x00400a1d
  400220:	0040066d 	.word	0x0040066d
  400224:	004006c1 	.word	0x004006c1
  400228:	004006d1 	.word	0x004006d1
  40022c:	20183f01 	.word	0x20183f01
  400230:	400e0600 	.word	0x400e0600
  400234:	004006e1 	.word	0x004006e1
  400238:	004005d1 	.word	0x004005d1
  40023c:	00400609 	.word	0x00400609
  400240:	00400911 	.word	0x00400911
  400244:	08f0d180 	.word	0x08f0d180

00400248 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40024c:	b980      	cbnz	r0, 400270 <_read+0x28>
  40024e:	460c      	mov	r4, r1
  400250:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400252:	2a00      	cmp	r2, #0
  400254:	dd0f      	ble.n	400276 <_read+0x2e>
  400256:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400258:	4e08      	ldr	r6, [pc, #32]	; (40027c <_read+0x34>)
  40025a:	4d09      	ldr	r5, [pc, #36]	; (400280 <_read+0x38>)
  40025c:	6830      	ldr	r0, [r6, #0]
  40025e:	4621      	mov	r1, r4
  400260:	682b      	ldr	r3, [r5, #0]
  400262:	4798      	blx	r3
		ptr++;
  400264:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400266:	42bc      	cmp	r4, r7
  400268:	d1f8      	bne.n	40025c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40026a:	4640      	mov	r0, r8
  40026c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400270:	f04f 38ff 	mov.w	r8, #4294967295
  400274:	e7f9      	b.n	40026a <_read+0x22>
	for (; len > 0; --len) {
  400276:	4680      	mov	r8, r0
  400278:	e7f7      	b.n	40026a <_read+0x22>
  40027a:	bf00      	nop
  40027c:	20400ab4 	.word	0x20400ab4
  400280:	20400aac 	.word	0x20400aac

00400284 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400284:	3801      	subs	r0, #1
  400286:	2802      	cmp	r0, #2
  400288:	d815      	bhi.n	4002b6 <_write+0x32>
{
  40028a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40028e:	460e      	mov	r6, r1
  400290:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400292:	b19a      	cbz	r2, 4002bc <_write+0x38>
  400294:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400296:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4002d0 <_write+0x4c>
  40029a:	4f0c      	ldr	r7, [pc, #48]	; (4002cc <_write+0x48>)
  40029c:	f8d8 0000 	ldr.w	r0, [r8]
  4002a0:	f815 1b01 	ldrb.w	r1, [r5], #1
  4002a4:	683b      	ldr	r3, [r7, #0]
  4002a6:	4798      	blx	r3
  4002a8:	2800      	cmp	r0, #0
  4002aa:	db0a      	blt.n	4002c2 <_write+0x3e>
  4002ac:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4002ae:	3c01      	subs	r4, #1
  4002b0:	d1f4      	bne.n	40029c <_write+0x18>
  4002b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4002b6:	f04f 30ff 	mov.w	r0, #4294967295
  4002ba:	4770      	bx	lr
	for (; len != 0; --len) {
  4002bc:	4610      	mov	r0, r2
  4002be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4002c2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4002c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4002ca:	bf00      	nop
  4002cc:	20400ab0 	.word	0x20400ab0
  4002d0:	20400ab4 	.word	0x20400ab4

004002d4 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4002d4:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4002d6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4002da:	4b3b      	ldr	r3, [pc, #236]	; (4003c8 <board_init+0xf4>)
  4002dc:	605a      	str	r2, [r3, #4]
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4002de:	f5a3 6345 	sub.w	r3, r3, #3152	; 0xc50
  4002e2:	4a3a      	ldr	r2, [pc, #232]	; (4003cc <board_init+0xf8>)
  4002e4:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4002e6:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
  4002ea:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4002ec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4002f0:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4002f4:	4b36      	ldr	r3, [pc, #216]	; (4003d0 <board_init+0xfc>)
  4002f6:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4002fa:	f022 0201 	bic.w	r2, r2, #1
  4002fe:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400302:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400306:	f022 0201 	bic.w	r2, r2, #1
  40030a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  40030e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400312:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400316:	200a      	movs	r0, #10
  400318:	4c2e      	ldr	r4, [pc, #184]	; (4003d4 <board_init+0x100>)
  40031a:	47a0      	blx	r4
  40031c:	200b      	movs	r0, #11
  40031e:	47a0      	blx	r4
  400320:	200c      	movs	r0, #12
  400322:	47a0      	blx	r4
  400324:	2010      	movs	r0, #16
  400326:	47a0      	blx	r4
  400328:	2011      	movs	r0, #17
  40032a:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40032c:	4b2a      	ldr	r3, [pc, #168]	; (4003d8 <board_init+0x104>)
  40032e:	f44f 7280 	mov.w	r2, #256	; 0x100
  400332:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400334:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400338:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40033a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  40033e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400342:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400344:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400348:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40034a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40034e:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400350:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400352:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400356:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400358:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40035c:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40035e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400360:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400364:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400366:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40036a:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  40036e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400372:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400376:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400378:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40037c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40037e:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400380:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400384:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400386:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  40038a:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40038c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40038e:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400392:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400394:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400396:	4a11      	ldr	r2, [pc, #68]	; (4003dc <board_init+0x108>)
  400398:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  40039c:	f043 0310 	orr.w	r3, r3, #16
  4003a0:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  4003a4:	4b0e      	ldr	r3, [pc, #56]	; (4003e0 <board_init+0x10c>)
  4003a6:	2210      	movs	r2, #16
  4003a8:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4003aa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003ae:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4003b0:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4003b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4003b6:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003b8:	4311      	orrs	r1, r2
  4003ba:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4003bc:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003be:	4311      	orrs	r1, r2
  4003c0:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003c2:	605a      	str	r2, [r3, #4]
  4003c4:	bd10      	pop	{r4, pc}
  4003c6:	bf00      	nop
  4003c8:	400e1850 	.word	0x400e1850
  4003cc:	5a00080c 	.word	0x5a00080c
  4003d0:	e000ed00 	.word	0xe000ed00
  4003d4:	004006f1 	.word	0x004006f1
  4003d8:	400e1200 	.word	0x400e1200
  4003dc:	40088000 	.word	0x40088000
  4003e0:	400e1000 	.word	0x400e1000

004003e4 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4003e4:	f012 0f10 	tst.w	r2, #16
  4003e8:	d012      	beq.n	400410 <pio_configure_interrupt+0x2c>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4003ea:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4003ee:	f012 0f20 	tst.w	r2, #32
  4003f2:	d007      	beq.n	400404 <pio_configure_interrupt+0x20>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4003f4:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4003f8:	f012 0f40 	tst.w	r2, #64	; 0x40
  4003fc:	d005      	beq.n	40040a <pio_configure_interrupt+0x26>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4003fe:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400402:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400404:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400408:	e7f6      	b.n	4003f8 <pio_configure_interrupt+0x14>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  40040a:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  40040e:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400410:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400414:	4770      	bx	lr

00400416 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IER = ul_mask;
  400416:	6401      	str	r1, [r0, #64]	; 0x40
  400418:	4770      	bx	lr

0040041a <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40041a:	6441      	str	r1, [r0, #68]	; 0x44
  40041c:	4770      	bx	lr

0040041e <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40041e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400420:	4770      	bx	lr

00400422 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400422:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400424:	4770      	bx	lr
	...

00400428 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40042c:	4604      	mov	r4, r0
  40042e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400430:	4b0e      	ldr	r3, [pc, #56]	; (40046c <pio_handler_process+0x44>)
  400432:	4798      	blx	r3
  400434:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400436:	4620      	mov	r0, r4
  400438:	4b0d      	ldr	r3, [pc, #52]	; (400470 <pio_handler_process+0x48>)
  40043a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40043c:	4005      	ands	r5, r0
  40043e:	d013      	beq.n	400468 <pio_handler_process+0x40>
  400440:	4c0c      	ldr	r4, [pc, #48]	; (400474 <pio_handler_process+0x4c>)
  400442:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400446:	e003      	b.n	400450 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400448:	42b4      	cmp	r4, r6
  40044a:	d00d      	beq.n	400468 <pio_handler_process+0x40>
  40044c:	3410      	adds	r4, #16
		while (status != 0) {
  40044e:	b15d      	cbz	r5, 400468 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400450:	6820      	ldr	r0, [r4, #0]
  400452:	4540      	cmp	r0, r8
  400454:	d1f8      	bne.n	400448 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400456:	6861      	ldr	r1, [r4, #4]
  400458:	4229      	tst	r1, r5
  40045a:	d0f5      	beq.n	400448 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40045c:	68e3      	ldr	r3, [r4, #12]
  40045e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400460:	6863      	ldr	r3, [r4, #4]
  400462:	ea25 0503 	bic.w	r5, r5, r3
  400466:	e7ef      	b.n	400448 <pio_handler_process+0x20>
  400468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40046c:	0040041f 	.word	0x0040041f
  400470:	00400423 	.word	0x00400423
  400474:	204009f4 	.word	0x204009f4

00400478 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40047a:	4c18      	ldr	r4, [pc, #96]	; (4004dc <pio_handler_set+0x64>)
  40047c:	6826      	ldr	r6, [r4, #0]
  40047e:	2e06      	cmp	r6, #6
  400480:	d82a      	bhi.n	4004d8 <pio_handler_set+0x60>
  400482:	f04f 0c00 	mov.w	ip, #0
  400486:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400488:	4f15      	ldr	r7, [pc, #84]	; (4004e0 <pio_handler_set+0x68>)
  40048a:	e004      	b.n	400496 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40048c:	3401      	adds	r4, #1
  40048e:	b2e4      	uxtb	r4, r4
  400490:	46a4      	mov	ip, r4
  400492:	42a6      	cmp	r6, r4
  400494:	d309      	bcc.n	4004aa <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400496:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400498:	0125      	lsls	r5, r4, #4
  40049a:	597d      	ldr	r5, [r7, r5]
  40049c:	428d      	cmp	r5, r1
  40049e:	d1f5      	bne.n	40048c <pio_handler_set+0x14>
  4004a0:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  4004a4:	686d      	ldr	r5, [r5, #4]
  4004a6:	4295      	cmp	r5, r2
  4004a8:	d1f0      	bne.n	40048c <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4004aa:	4d0d      	ldr	r5, [pc, #52]	; (4004e0 <pio_handler_set+0x68>)
  4004ac:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  4004b0:	eb05 040e 	add.w	r4, r5, lr
  4004b4:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  4004b8:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  4004ba:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  4004bc:	9906      	ldr	r1, [sp, #24]
  4004be:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  4004c0:	3601      	adds	r6, #1
  4004c2:	4566      	cmp	r6, ip
  4004c4:	d005      	beq.n	4004d2 <pio_handler_set+0x5a>
  4004c6:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4004c8:	461a      	mov	r2, r3
  4004ca:	4b06      	ldr	r3, [pc, #24]	; (4004e4 <pio_handler_set+0x6c>)
  4004cc:	4798      	blx	r3

	return 0;
  4004ce:	2000      	movs	r0, #0
  4004d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  4004d2:	4902      	ldr	r1, [pc, #8]	; (4004dc <pio_handler_set+0x64>)
  4004d4:	600e      	str	r6, [r1, #0]
  4004d6:	e7f6      	b.n	4004c6 <pio_handler_set+0x4e>
		return 1;
  4004d8:	2001      	movs	r0, #1
}
  4004da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4004dc:	20400a64 	.word	0x20400a64
  4004e0:	204009f4 	.word	0x204009f4
  4004e4:	004003e5 	.word	0x004003e5

004004e8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4004e8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4004ea:	210a      	movs	r1, #10
  4004ec:	4801      	ldr	r0, [pc, #4]	; (4004f4 <PIOA_Handler+0xc>)
  4004ee:	4b02      	ldr	r3, [pc, #8]	; (4004f8 <PIOA_Handler+0x10>)
  4004f0:	4798      	blx	r3
  4004f2:	bd08      	pop	{r3, pc}
  4004f4:	400e0e00 	.word	0x400e0e00
  4004f8:	00400429 	.word	0x00400429

004004fc <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4004fc:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4004fe:	210b      	movs	r1, #11
  400500:	4801      	ldr	r0, [pc, #4]	; (400508 <PIOB_Handler+0xc>)
  400502:	4b02      	ldr	r3, [pc, #8]	; (40050c <PIOB_Handler+0x10>)
  400504:	4798      	blx	r3
  400506:	bd08      	pop	{r3, pc}
  400508:	400e1000 	.word	0x400e1000
  40050c:	00400429 	.word	0x00400429

00400510 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400510:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400512:	210c      	movs	r1, #12
  400514:	4801      	ldr	r0, [pc, #4]	; (40051c <PIOC_Handler+0xc>)
  400516:	4b02      	ldr	r3, [pc, #8]	; (400520 <PIOC_Handler+0x10>)
  400518:	4798      	blx	r3
  40051a:	bd08      	pop	{r3, pc}
  40051c:	400e1200 	.word	0x400e1200
  400520:	00400429 	.word	0x00400429

00400524 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400524:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400526:	2110      	movs	r1, #16
  400528:	4801      	ldr	r0, [pc, #4]	; (400530 <PIOD_Handler+0xc>)
  40052a:	4b02      	ldr	r3, [pc, #8]	; (400534 <PIOD_Handler+0x10>)
  40052c:	4798      	blx	r3
  40052e:	bd08      	pop	{r3, pc}
  400530:	400e1400 	.word	0x400e1400
  400534:	00400429 	.word	0x00400429

00400538 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400538:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  40053a:	2111      	movs	r1, #17
  40053c:	4801      	ldr	r0, [pc, #4]	; (400544 <PIOE_Handler+0xc>)
  40053e:	4b02      	ldr	r3, [pc, #8]	; (400548 <PIOE_Handler+0x10>)
  400540:	4798      	blx	r3
  400542:	bd08      	pop	{r3, pc}
  400544:	400e1600 	.word	0x400e1600
  400548:	00400429 	.word	0x00400429

0040054c <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  40054c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40054e:	4606      	mov	r6, r0
  400550:	460d      	mov	r5, r1
  400552:	4614      	mov	r4, r2
	uint32_t bitmask = 0;

	bitmask = pio_get_interrupt_mask(p_pio);
  400554:	4b17      	ldr	r3, [pc, #92]	; (4005b4 <pio_handler_set_priority+0x68>)
  400556:	4798      	blx	r3
  400558:	4607      	mov	r7, r0
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  40055a:	f04f 31ff 	mov.w	r1, #4294967295
  40055e:	4630      	mov	r0, r6
  400560:	4b15      	ldr	r3, [pc, #84]	; (4005b8 <pio_handler_set_priority+0x6c>)
  400562:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  400564:	4630      	mov	r0, r6
  400566:	4b15      	ldr	r3, [pc, #84]	; (4005bc <pio_handler_set_priority+0x70>)
  400568:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40056a:	fa5f fe85 	uxtb.w	lr, r5
  40056e:	f00e 031f 	and.w	r3, lr, #31
  400572:	2201      	movs	r2, #1
  400574:	fa02 f303 	lsl.w	r3, r2, r3
  400578:	0968      	lsrs	r0, r5, #5
  40057a:	4911      	ldr	r1, [pc, #68]	; (4005c0 <pio_handler_set_priority+0x74>)
  40057c:	eb01 0280 	add.w	r2, r1, r0, lsl #2
  400580:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400584:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
  400588:	2d00      	cmp	r5, #0
  40058a:	db0a      	blt.n	4005a2 <pio_handler_set_priority+0x56>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40058c:	0164      	lsls	r4, r4, #5
  40058e:	b2e4      	uxtb	r4, r4
  400590:	4a0c      	ldr	r2, [pc, #48]	; (4005c4 <pio_handler_set_priority+0x78>)
  400592:	5554      	strb	r4, [r2, r5]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400594:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
	NVIC_DisableIRQ(ul_irqn);
	NVIC_ClearPendingIRQ(ul_irqn);
	NVIC_SetPriority(ul_irqn, ul_priority);
	NVIC_EnableIRQ(ul_irqn);
	pio_enable_interrupt(p_pio, bitmask);
  400598:	4639      	mov	r1, r7
  40059a:	4630      	mov	r0, r6
  40059c:	4b0a      	ldr	r3, [pc, #40]	; (4005c8 <pio_handler_set_priority+0x7c>)
  40059e:	4798      	blx	r3
  4005a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4005a2:	f00e 0e0f 	and.w	lr, lr, #15
  4005a6:	0164      	lsls	r4, r4, #5
  4005a8:	b2e4      	uxtb	r4, r4
  4005aa:	4a08      	ldr	r2, [pc, #32]	; (4005cc <pio_handler_set_priority+0x80>)
  4005ac:	f802 400e 	strb.w	r4, [r2, lr]
  4005b0:	e7f0      	b.n	400594 <pio_handler_set_priority+0x48>
  4005b2:	bf00      	nop
  4005b4:	00400423 	.word	0x00400423
  4005b8:	0040041b 	.word	0x0040041b
  4005bc:	0040041f 	.word	0x0040041f
  4005c0:	e000e100 	.word	0xe000e100
  4005c4:	e000e400 	.word	0xe000e400
  4005c8:	00400417 	.word	0x00400417
  4005cc:	e000ed14 	.word	0xe000ed14

004005d0 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  4005d0:	2803      	cmp	r0, #3
  4005d2:	d011      	beq.n	4005f8 <pmc_mck_set_division+0x28>
  4005d4:	2804      	cmp	r0, #4
  4005d6:	d012      	beq.n	4005fe <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4005d8:	2802      	cmp	r0, #2
  4005da:	bf0c      	ite	eq
  4005dc:	f44f 7180 	moveq.w	r1, #256	; 0x100
  4005e0:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4005e2:	4a08      	ldr	r2, [pc, #32]	; (400604 <pmc_mck_set_division+0x34>)
  4005e4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4005e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  4005ea:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  4005ec:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4005ee:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4005f0:	f013 0f08 	tst.w	r3, #8
  4005f4:	d0fb      	beq.n	4005ee <pmc_mck_set_division+0x1e>
}
  4005f6:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4005f8:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  4005fc:	e7f1      	b.n	4005e2 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4005fe:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400602:	e7ee      	b.n	4005e2 <pmc_mck_set_division+0x12>
  400604:	400e0600 	.word	0x400e0600

00400608 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400608:	4a17      	ldr	r2, [pc, #92]	; (400668 <pmc_switch_mck_to_pllack+0x60>)
  40060a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40060c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400610:	4318      	orrs	r0, r3
  400612:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400614:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400616:	f013 0f08 	tst.w	r3, #8
  40061a:	d10a      	bne.n	400632 <pmc_switch_mck_to_pllack+0x2a>
  40061c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400620:	4911      	ldr	r1, [pc, #68]	; (400668 <pmc_switch_mck_to_pllack+0x60>)
  400622:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400624:	f012 0f08 	tst.w	r2, #8
  400628:	d103      	bne.n	400632 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40062a:	3b01      	subs	r3, #1
  40062c:	d1f9      	bne.n	400622 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40062e:	2001      	movs	r0, #1
  400630:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400632:	4a0d      	ldr	r2, [pc, #52]	; (400668 <pmc_switch_mck_to_pllack+0x60>)
  400634:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400636:	f023 0303 	bic.w	r3, r3, #3
  40063a:	f043 0302 	orr.w	r3, r3, #2
  40063e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400640:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400642:	f013 0f08 	tst.w	r3, #8
  400646:	d10a      	bne.n	40065e <pmc_switch_mck_to_pllack+0x56>
  400648:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40064c:	4906      	ldr	r1, [pc, #24]	; (400668 <pmc_switch_mck_to_pllack+0x60>)
  40064e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400650:	f012 0f08 	tst.w	r2, #8
  400654:	d105      	bne.n	400662 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400656:	3b01      	subs	r3, #1
  400658:	d1f9      	bne.n	40064e <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40065a:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  40065c:	4770      	bx	lr
	return 0;
  40065e:	2000      	movs	r0, #0
  400660:	4770      	bx	lr
  400662:	2000      	movs	r0, #0
  400664:	4770      	bx	lr
  400666:	bf00      	nop
  400668:	400e0600 	.word	0x400e0600

0040066c <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40066c:	b9a0      	cbnz	r0, 400698 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40066e:	480e      	ldr	r0, [pc, #56]	; (4006a8 <pmc_switch_mainck_to_xtal+0x3c>)
  400670:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400672:	0209      	lsls	r1, r1, #8
  400674:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400676:	4a0d      	ldr	r2, [pc, #52]	; (4006ac <pmc_switch_mainck_to_xtal+0x40>)
  400678:	401a      	ands	r2, r3
  40067a:	4b0d      	ldr	r3, [pc, #52]	; (4006b0 <pmc_switch_mainck_to_xtal+0x44>)
  40067c:	4313      	orrs	r3, r2
  40067e:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400680:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400682:	4602      	mov	r2, r0
  400684:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400686:	f013 0f01 	tst.w	r3, #1
  40068a:	d0fb      	beq.n	400684 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40068c:	4a06      	ldr	r2, [pc, #24]	; (4006a8 <pmc_switch_mainck_to_xtal+0x3c>)
  40068e:	6a11      	ldr	r1, [r2, #32]
  400690:	4b08      	ldr	r3, [pc, #32]	; (4006b4 <pmc_switch_mainck_to_xtal+0x48>)
  400692:	430b      	orrs	r3, r1
  400694:	6213      	str	r3, [r2, #32]
  400696:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400698:	4903      	ldr	r1, [pc, #12]	; (4006a8 <pmc_switch_mainck_to_xtal+0x3c>)
  40069a:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40069c:	4a06      	ldr	r2, [pc, #24]	; (4006b8 <pmc_switch_mainck_to_xtal+0x4c>)
  40069e:	401a      	ands	r2, r3
  4006a0:	4b06      	ldr	r3, [pc, #24]	; (4006bc <pmc_switch_mainck_to_xtal+0x50>)
  4006a2:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4006a4:	620b      	str	r3, [r1, #32]
  4006a6:	4770      	bx	lr
  4006a8:	400e0600 	.word	0x400e0600
  4006ac:	ffc8fffc 	.word	0xffc8fffc
  4006b0:	00370001 	.word	0x00370001
  4006b4:	01370000 	.word	0x01370000
  4006b8:	fec8fffc 	.word	0xfec8fffc
  4006bc:	01370002 	.word	0x01370002

004006c0 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4006c0:	4b02      	ldr	r3, [pc, #8]	; (4006cc <pmc_osc_is_ready_mainck+0xc>)
  4006c2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4006c4:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4006c8:	4770      	bx	lr
  4006ca:	bf00      	nop
  4006cc:	400e0600 	.word	0x400e0600

004006d0 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4006d0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4006d4:	4b01      	ldr	r3, [pc, #4]	; (4006dc <pmc_disable_pllack+0xc>)
  4006d6:	629a      	str	r2, [r3, #40]	; 0x28
  4006d8:	4770      	bx	lr
  4006da:	bf00      	nop
  4006dc:	400e0600 	.word	0x400e0600

004006e0 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4006e0:	4b02      	ldr	r3, [pc, #8]	; (4006ec <pmc_is_locked_pllack+0xc>)
  4006e2:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4006e4:	f000 0002 	and.w	r0, r0, #2
  4006e8:	4770      	bx	lr
  4006ea:	bf00      	nop
  4006ec:	400e0600 	.word	0x400e0600

004006f0 <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  4006f0:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  4006f4:	4b05      	ldr	r3, [pc, #20]	; (40070c <pmc_enable_periph_clk+0x1c>)
  4006f6:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  4006fa:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  4006fe:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
  400702:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  400706:	2000      	movs	r0, #0
  400708:	4770      	bx	lr
  40070a:	bf00      	nop
  40070c:	400e0600 	.word	0x400e0600

00400710 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400710:	6943      	ldr	r3, [r0, #20]
  400712:	f013 0f02 	tst.w	r3, #2
  400716:	d002      	beq.n	40071e <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400718:	61c1      	str	r1, [r0, #28]
	return 0;
  40071a:	2000      	movs	r0, #0
  40071c:	4770      	bx	lr
		return 1;
  40071e:	2001      	movs	r0, #1
}
  400720:	4770      	bx	lr

00400722 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400722:	6943      	ldr	r3, [r0, #20]
  400724:	f013 0f01 	tst.w	r3, #1
  400728:	d003      	beq.n	400732 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40072a:	6983      	ldr	r3, [r0, #24]
  40072c:	700b      	strb	r3, [r1, #0]
	return 0;
  40072e:	2000      	movs	r0, #0
  400730:	4770      	bx	lr
		return 1;
  400732:	2001      	movs	r0, #1
}
  400734:	4770      	bx	lr

00400736 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400736:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400738:	010b      	lsls	r3, r1, #4
  40073a:	4293      	cmp	r3, r2
  40073c:	d914      	bls.n	400768 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40073e:	00c9      	lsls	r1, r1, #3
  400740:	084b      	lsrs	r3, r1, #1
  400742:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  400746:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  40074a:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40074c:	1e5c      	subs	r4, r3, #1
  40074e:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400752:	428c      	cmp	r4, r1
  400754:	d901      	bls.n	40075a <usart_set_async_baudrate+0x24>
		return 1;
  400756:	2001      	movs	r0, #1
  400758:	e017      	b.n	40078a <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40075a:	6841      	ldr	r1, [r0, #4]
  40075c:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400760:	6041      	str	r1, [r0, #4]
  400762:	e00c      	b.n	40077e <usart_set_async_baudrate+0x48>
		return 1;
  400764:	2001      	movs	r0, #1
  400766:	e010      	b.n	40078a <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400768:	0859      	lsrs	r1, r3, #1
  40076a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  40076e:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  400772:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400774:	1e5c      	subs	r4, r3, #1
  400776:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40077a:	428c      	cmp	r4, r1
  40077c:	d8f2      	bhi.n	400764 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40077e:	0412      	lsls	r2, r2, #16
  400780:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  400784:	431a      	orrs	r2, r3
  400786:	6202      	str	r2, [r0, #32]

	return 0;
  400788:	2000      	movs	r0, #0
}
  40078a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40078e:	4770      	bx	lr

00400790 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400790:	4b08      	ldr	r3, [pc, #32]	; (4007b4 <usart_reset+0x24>)
  400792:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  400796:	2300      	movs	r3, #0
  400798:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  40079a:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40079c:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40079e:	2388      	movs	r3, #136	; 0x88
  4007a0:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4007a2:	2324      	movs	r3, #36	; 0x24
  4007a4:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  4007a6:	f44f 7380 	mov.w	r3, #256	; 0x100
  4007aa:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4007ac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4007b0:	6003      	str	r3, [r0, #0]
  4007b2:	4770      	bx	lr
  4007b4:	55534100 	.word	0x55534100

004007b8 <usart_init_rs232>:
{
  4007b8:	b570      	push	{r4, r5, r6, lr}
  4007ba:	4605      	mov	r5, r0
  4007bc:	460c      	mov	r4, r1
  4007be:	4616      	mov	r6, r2
	usart_reset(p_usart);
  4007c0:	4b0f      	ldr	r3, [pc, #60]	; (400800 <usart_init_rs232+0x48>)
  4007c2:	4798      	blx	r3
	ul_reg_val = 0;
  4007c4:	2200      	movs	r2, #0
  4007c6:	4b0f      	ldr	r3, [pc, #60]	; (400804 <usart_init_rs232+0x4c>)
  4007c8:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4007ca:	b1a4      	cbz	r4, 4007f6 <usart_init_rs232+0x3e>
  4007cc:	4632      	mov	r2, r6
  4007ce:	6821      	ldr	r1, [r4, #0]
  4007d0:	4628      	mov	r0, r5
  4007d2:	4b0d      	ldr	r3, [pc, #52]	; (400808 <usart_init_rs232+0x50>)
  4007d4:	4798      	blx	r3
  4007d6:	4602      	mov	r2, r0
  4007d8:	b978      	cbnz	r0, 4007fa <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4007da:	6863      	ldr	r3, [r4, #4]
  4007dc:	68a1      	ldr	r1, [r4, #8]
  4007de:	430b      	orrs	r3, r1
  4007e0:	6921      	ldr	r1, [r4, #16]
  4007e2:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4007e4:	68e1      	ldr	r1, [r4, #12]
  4007e6:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4007e8:	4906      	ldr	r1, [pc, #24]	; (400804 <usart_init_rs232+0x4c>)
  4007ea:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4007ec:	6869      	ldr	r1, [r5, #4]
  4007ee:	430b      	orrs	r3, r1
  4007f0:	606b      	str	r3, [r5, #4]
}
  4007f2:	4610      	mov	r0, r2
  4007f4:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4007f6:	2201      	movs	r2, #1
  4007f8:	e7fb      	b.n	4007f2 <usart_init_rs232+0x3a>
  4007fa:	2201      	movs	r2, #1
  4007fc:	e7f9      	b.n	4007f2 <usart_init_rs232+0x3a>
  4007fe:	bf00      	nop
  400800:	00400791 	.word	0x00400791
  400804:	20400a68 	.word	0x20400a68
  400808:	00400737 	.word	0x00400737

0040080c <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  40080c:	2340      	movs	r3, #64	; 0x40
  40080e:	6003      	str	r3, [r0, #0]
  400810:	4770      	bx	lr

00400812 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  400812:	2310      	movs	r3, #16
  400814:	6003      	str	r3, [r0, #0]
  400816:	4770      	bx	lr

00400818 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400818:	6943      	ldr	r3, [r0, #20]
  40081a:	f013 0f02 	tst.w	r3, #2
  40081e:	d004      	beq.n	40082a <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400820:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400824:	61c1      	str	r1, [r0, #28]
	return 0;
  400826:	2000      	movs	r0, #0
  400828:	4770      	bx	lr
		return 1;
  40082a:	2001      	movs	r0, #1
}
  40082c:	4770      	bx	lr

0040082e <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40082e:	6943      	ldr	r3, [r0, #20]
  400830:	f013 0f01 	tst.w	r3, #1
  400834:	d005      	beq.n	400842 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400836:	6983      	ldr	r3, [r0, #24]
  400838:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40083c:	600b      	str	r3, [r1, #0]
	return 0;
  40083e:	2000      	movs	r0, #0
  400840:	4770      	bx	lr
		return 1;
  400842:	2001      	movs	r0, #1
}
  400844:	4770      	bx	lr

00400846 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400846:	e7fe      	b.n	400846 <Dummy_Handler>

00400848 <Reset_Handler>:
{
  400848:	b500      	push	{lr}
  40084a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  40084c:	4b25      	ldr	r3, [pc, #148]	; (4008e4 <Reset_Handler+0x9c>)
  40084e:	4a26      	ldr	r2, [pc, #152]	; (4008e8 <Reset_Handler+0xa0>)
  400850:	429a      	cmp	r2, r3
  400852:	d010      	beq.n	400876 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400854:	4b25      	ldr	r3, [pc, #148]	; (4008ec <Reset_Handler+0xa4>)
  400856:	4a23      	ldr	r2, [pc, #140]	; (4008e4 <Reset_Handler+0x9c>)
  400858:	429a      	cmp	r2, r3
  40085a:	d20c      	bcs.n	400876 <Reset_Handler+0x2e>
  40085c:	3b01      	subs	r3, #1
  40085e:	1a9b      	subs	r3, r3, r2
  400860:	f023 0303 	bic.w	r3, r3, #3
  400864:	3304      	adds	r3, #4
  400866:	4413      	add	r3, r2
  400868:	491f      	ldr	r1, [pc, #124]	; (4008e8 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40086a:	f851 0b04 	ldr.w	r0, [r1], #4
  40086e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400872:	429a      	cmp	r2, r3
  400874:	d1f9      	bne.n	40086a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400876:	4b1e      	ldr	r3, [pc, #120]	; (4008f0 <Reset_Handler+0xa8>)
  400878:	4a1e      	ldr	r2, [pc, #120]	; (4008f4 <Reset_Handler+0xac>)
  40087a:	429a      	cmp	r2, r3
  40087c:	d20a      	bcs.n	400894 <Reset_Handler+0x4c>
  40087e:	3b01      	subs	r3, #1
  400880:	1a9b      	subs	r3, r3, r2
  400882:	f023 0303 	bic.w	r3, r3, #3
  400886:	3304      	adds	r3, #4
  400888:	4413      	add	r3, r2
                *pDest++ = 0;
  40088a:	2100      	movs	r1, #0
  40088c:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400890:	4293      	cmp	r3, r2
  400892:	d1fb      	bne.n	40088c <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400894:	4a18      	ldr	r2, [pc, #96]	; (4008f8 <Reset_Handler+0xb0>)
  400896:	4b19      	ldr	r3, [pc, #100]	; (4008fc <Reset_Handler+0xb4>)
  400898:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40089c:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40089e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4008a2:	fab3 f383 	clz	r3, r3
  4008a6:	095b      	lsrs	r3, r3, #5
  4008a8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4008aa:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4008ac:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4008b0:	2200      	movs	r2, #0
  4008b2:	4b13      	ldr	r3, [pc, #76]	; (400900 <Reset_Handler+0xb8>)
  4008b4:	701a      	strb	r2, [r3, #0]
	return flags;
  4008b6:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4008b8:	4a12      	ldr	r2, [pc, #72]	; (400904 <Reset_Handler+0xbc>)
  4008ba:	6813      	ldr	r3, [r2, #0]
  4008bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4008c0:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4008c2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4008c6:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4008ca:	b129      	cbz	r1, 4008d8 <Reset_Handler+0x90>
		cpu_irq_enable();
  4008cc:	2201      	movs	r2, #1
  4008ce:	4b0c      	ldr	r3, [pc, #48]	; (400900 <Reset_Handler+0xb8>)
  4008d0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4008d2:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4008d6:	b662      	cpsie	i
        __libc_init_array();
  4008d8:	4b0b      	ldr	r3, [pc, #44]	; (400908 <Reset_Handler+0xc0>)
  4008da:	4798      	blx	r3
        main();
  4008dc:	4b0b      	ldr	r3, [pc, #44]	; (40090c <Reset_Handler+0xc4>)
  4008de:	4798      	blx	r3
  4008e0:	e7fe      	b.n	4008e0 <Reset_Handler+0x98>
  4008e2:	bf00      	nop
  4008e4:	20400000 	.word	0x20400000
  4008e8:	00407da4 	.word	0x00407da4
  4008ec:	204009d8 	.word	0x204009d8
  4008f0:	20400ae0 	.word	0x20400ae0
  4008f4:	204009d8 	.word	0x204009d8
  4008f8:	e000ed00 	.word	0xe000ed00
  4008fc:	00400000 	.word	0x00400000
  400900:	20400000 	.word	0x20400000
  400904:	e000ed88 	.word	0xe000ed88
  400908:	0040155d 	.word	0x0040155d
  40090c:	004011f9 	.word	0x004011f9

00400910 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400910:	4b3b      	ldr	r3, [pc, #236]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  400912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400914:	f003 0303 	and.w	r3, r3, #3
  400918:	2b01      	cmp	r3, #1
  40091a:	d01d      	beq.n	400958 <SystemCoreClockUpdate+0x48>
  40091c:	b183      	cbz	r3, 400940 <SystemCoreClockUpdate+0x30>
  40091e:	2b02      	cmp	r3, #2
  400920:	d036      	beq.n	400990 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400922:	4b37      	ldr	r3, [pc, #220]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  400924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400926:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40092a:	2b70      	cmp	r3, #112	; 0x70
  40092c:	d05f      	beq.n	4009ee <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40092e:	4b34      	ldr	r3, [pc, #208]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  400930:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400932:	4934      	ldr	r1, [pc, #208]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  400934:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400938:	680b      	ldr	r3, [r1, #0]
  40093a:	40d3      	lsrs	r3, r2
  40093c:	600b      	str	r3, [r1, #0]
  40093e:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400940:	4b31      	ldr	r3, [pc, #196]	; (400a08 <SystemCoreClockUpdate+0xf8>)
  400942:	695b      	ldr	r3, [r3, #20]
  400944:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400948:	bf14      	ite	ne
  40094a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40094e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400952:	4b2c      	ldr	r3, [pc, #176]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  400954:	601a      	str	r2, [r3, #0]
  400956:	e7e4      	b.n	400922 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400958:	4b29      	ldr	r3, [pc, #164]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  40095a:	6a1b      	ldr	r3, [r3, #32]
  40095c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400960:	d003      	beq.n	40096a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400962:	4a2a      	ldr	r2, [pc, #168]	; (400a0c <SystemCoreClockUpdate+0xfc>)
  400964:	4b27      	ldr	r3, [pc, #156]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  400966:	601a      	str	r2, [r3, #0]
  400968:	e7db      	b.n	400922 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40096a:	4a29      	ldr	r2, [pc, #164]	; (400a10 <SystemCoreClockUpdate+0x100>)
  40096c:	4b25      	ldr	r3, [pc, #148]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  40096e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400970:	4b23      	ldr	r3, [pc, #140]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  400972:	6a1b      	ldr	r3, [r3, #32]
  400974:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400978:	2b10      	cmp	r3, #16
  40097a:	d005      	beq.n	400988 <SystemCoreClockUpdate+0x78>
  40097c:	2b20      	cmp	r3, #32
  40097e:	d1d0      	bne.n	400922 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  400980:	4a22      	ldr	r2, [pc, #136]	; (400a0c <SystemCoreClockUpdate+0xfc>)
  400982:	4b20      	ldr	r3, [pc, #128]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  400984:	601a      	str	r2, [r3, #0]
          break;
  400986:	e7cc      	b.n	400922 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  400988:	4a22      	ldr	r2, [pc, #136]	; (400a14 <SystemCoreClockUpdate+0x104>)
  40098a:	4b1e      	ldr	r3, [pc, #120]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  40098c:	601a      	str	r2, [r3, #0]
          break;
  40098e:	e7c8      	b.n	400922 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  400990:	4b1b      	ldr	r3, [pc, #108]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  400992:	6a1b      	ldr	r3, [r3, #32]
  400994:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400998:	d016      	beq.n	4009c8 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40099a:	4a1c      	ldr	r2, [pc, #112]	; (400a0c <SystemCoreClockUpdate+0xfc>)
  40099c:	4b19      	ldr	r3, [pc, #100]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  40099e:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4009a0:	4b17      	ldr	r3, [pc, #92]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  4009a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4009a4:	f003 0303 	and.w	r3, r3, #3
  4009a8:	2b02      	cmp	r3, #2
  4009aa:	d1ba      	bne.n	400922 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4009ac:	4a14      	ldr	r2, [pc, #80]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  4009ae:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4009b0:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4009b2:	4814      	ldr	r0, [pc, #80]	; (400a04 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4009b4:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4009b8:	6803      	ldr	r3, [r0, #0]
  4009ba:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4009be:	b2d2      	uxtb	r2, r2
  4009c0:	fbb3 f3f2 	udiv	r3, r3, r2
  4009c4:	6003      	str	r3, [r0, #0]
  4009c6:	e7ac      	b.n	400922 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4009c8:	4a11      	ldr	r2, [pc, #68]	; (400a10 <SystemCoreClockUpdate+0x100>)
  4009ca:	4b0e      	ldr	r3, [pc, #56]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  4009cc:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4009ce:	4b0c      	ldr	r3, [pc, #48]	; (400a00 <SystemCoreClockUpdate+0xf0>)
  4009d0:	6a1b      	ldr	r3, [r3, #32]
  4009d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4009d6:	2b10      	cmp	r3, #16
  4009d8:	d005      	beq.n	4009e6 <SystemCoreClockUpdate+0xd6>
  4009da:	2b20      	cmp	r3, #32
  4009dc:	d1e0      	bne.n	4009a0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  4009de:	4a0b      	ldr	r2, [pc, #44]	; (400a0c <SystemCoreClockUpdate+0xfc>)
  4009e0:	4b08      	ldr	r3, [pc, #32]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  4009e2:	601a      	str	r2, [r3, #0]
          break;
  4009e4:	e7dc      	b.n	4009a0 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4009e6:	4a0b      	ldr	r2, [pc, #44]	; (400a14 <SystemCoreClockUpdate+0x104>)
  4009e8:	4b06      	ldr	r3, [pc, #24]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  4009ea:	601a      	str	r2, [r3, #0]
          break;
  4009ec:	e7d8      	b.n	4009a0 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4009ee:	4a05      	ldr	r2, [pc, #20]	; (400a04 <SystemCoreClockUpdate+0xf4>)
  4009f0:	6813      	ldr	r3, [r2, #0]
  4009f2:	4909      	ldr	r1, [pc, #36]	; (400a18 <SystemCoreClockUpdate+0x108>)
  4009f4:	fba1 1303 	umull	r1, r3, r1, r3
  4009f8:	085b      	lsrs	r3, r3, #1
  4009fa:	6013      	str	r3, [r2, #0]
  4009fc:	4770      	bx	lr
  4009fe:	bf00      	nop
  400a00:	400e0600 	.word	0x400e0600
  400a04:	20400004 	.word	0x20400004
  400a08:	400e1810 	.word	0x400e1810
  400a0c:	00b71b00 	.word	0x00b71b00
  400a10:	003d0900 	.word	0x003d0900
  400a14:	007a1200 	.word	0x007a1200
  400a18:	aaaaaaab 	.word	0xaaaaaaab

00400a1c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400a1c:	4b16      	ldr	r3, [pc, #88]	; (400a78 <system_init_flash+0x5c>)
  400a1e:	4298      	cmp	r0, r3
  400a20:	d913      	bls.n	400a4a <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400a22:	4b16      	ldr	r3, [pc, #88]	; (400a7c <system_init_flash+0x60>)
  400a24:	4298      	cmp	r0, r3
  400a26:	d915      	bls.n	400a54 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  400a28:	4b15      	ldr	r3, [pc, #84]	; (400a80 <system_init_flash+0x64>)
  400a2a:	4298      	cmp	r0, r3
  400a2c:	d916      	bls.n	400a5c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400a2e:	4b15      	ldr	r3, [pc, #84]	; (400a84 <system_init_flash+0x68>)
  400a30:	4298      	cmp	r0, r3
  400a32:	d917      	bls.n	400a64 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400a34:	4b14      	ldr	r3, [pc, #80]	; (400a88 <system_init_flash+0x6c>)
  400a36:	4298      	cmp	r0, r3
  400a38:	d918      	bls.n	400a6c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  400a3a:	4b14      	ldr	r3, [pc, #80]	; (400a8c <system_init_flash+0x70>)
  400a3c:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400a3e:	bf94      	ite	ls
  400a40:	4a13      	ldrls	r2, [pc, #76]	; (400a90 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400a42:	4a14      	ldrhi	r2, [pc, #80]	; (400a94 <system_init_flash+0x78>)
  400a44:	4b14      	ldr	r3, [pc, #80]	; (400a98 <system_init_flash+0x7c>)
  400a46:	601a      	str	r2, [r3, #0]
  400a48:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400a4a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400a4e:	4b12      	ldr	r3, [pc, #72]	; (400a98 <system_init_flash+0x7c>)
  400a50:	601a      	str	r2, [r3, #0]
  400a52:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400a54:	4a11      	ldr	r2, [pc, #68]	; (400a9c <system_init_flash+0x80>)
  400a56:	4b10      	ldr	r3, [pc, #64]	; (400a98 <system_init_flash+0x7c>)
  400a58:	601a      	str	r2, [r3, #0]
  400a5a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400a5c:	4a10      	ldr	r2, [pc, #64]	; (400aa0 <system_init_flash+0x84>)
  400a5e:	4b0e      	ldr	r3, [pc, #56]	; (400a98 <system_init_flash+0x7c>)
  400a60:	601a      	str	r2, [r3, #0]
  400a62:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400a64:	4a0f      	ldr	r2, [pc, #60]	; (400aa4 <system_init_flash+0x88>)
  400a66:	4b0c      	ldr	r3, [pc, #48]	; (400a98 <system_init_flash+0x7c>)
  400a68:	601a      	str	r2, [r3, #0]
  400a6a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400a6c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  400a70:	4b09      	ldr	r3, [pc, #36]	; (400a98 <system_init_flash+0x7c>)
  400a72:	601a      	str	r2, [r3, #0]
  400a74:	4770      	bx	lr
  400a76:	bf00      	nop
  400a78:	015ef3bf 	.word	0x015ef3bf
  400a7c:	02bde77f 	.word	0x02bde77f
  400a80:	041cdb3f 	.word	0x041cdb3f
  400a84:	057bceff 	.word	0x057bceff
  400a88:	06dac2bf 	.word	0x06dac2bf
  400a8c:	0839b67f 	.word	0x0839b67f
  400a90:	04000500 	.word	0x04000500
  400a94:	04000600 	.word	0x04000600
  400a98:	400e0c00 	.word	0x400e0c00
  400a9c:	04000100 	.word	0x04000100
  400aa0:	04000200 	.word	0x04000200
  400aa4:	04000300 	.word	0x04000300

00400aa8 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400aa8:	4b0a      	ldr	r3, [pc, #40]	; (400ad4 <_sbrk+0x2c>)
  400aaa:	681b      	ldr	r3, [r3, #0]
  400aac:	b153      	cbz	r3, 400ac4 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400aae:	4b09      	ldr	r3, [pc, #36]	; (400ad4 <_sbrk+0x2c>)
  400ab0:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400ab2:	181a      	adds	r2, r3, r0
  400ab4:	4908      	ldr	r1, [pc, #32]	; (400ad8 <_sbrk+0x30>)
  400ab6:	4291      	cmp	r1, r2
  400ab8:	db08      	blt.n	400acc <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400aba:	4610      	mov	r0, r2
  400abc:	4a05      	ldr	r2, [pc, #20]	; (400ad4 <_sbrk+0x2c>)
  400abe:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400ac0:	4618      	mov	r0, r3
  400ac2:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400ac4:	4a05      	ldr	r2, [pc, #20]	; (400adc <_sbrk+0x34>)
  400ac6:	4b03      	ldr	r3, [pc, #12]	; (400ad4 <_sbrk+0x2c>)
  400ac8:	601a      	str	r2, [r3, #0]
  400aca:	e7f0      	b.n	400aae <_sbrk+0x6>
		return (caddr_t) -1;	
  400acc:	f04f 30ff 	mov.w	r0, #4294967295
}
  400ad0:	4770      	bx	lr
  400ad2:	bf00      	nop
  400ad4:	20400a6c 	.word	0x20400a6c
  400ad8:	2045fffc 	.word	0x2045fffc
  400adc:	204010e0 	.word	0x204010e0

00400ae0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400ae0:	f04f 30ff 	mov.w	r0, #4294967295
  400ae4:	4770      	bx	lr

00400ae6 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400ae6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400aea:	604b      	str	r3, [r1, #4]

	return 0;
}
  400aec:	2000      	movs	r0, #0
  400aee:	4770      	bx	lr

00400af0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400af0:	2001      	movs	r0, #1
  400af2:	4770      	bx	lr

00400af4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400af4:	2000      	movs	r0, #0
  400af6:	4770      	bx	lr

00400af8 <GMAC_Handler>:
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400af8:	2280      	movs	r2, #128	; 0x80
  400afa:	4b02      	ldr	r3, [pc, #8]	; (400b04 <GMAC_Handler+0xc>)
  400afc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400b00:	4770      	bx	lr
  400b02:	bf00      	nop
  400b04:	e000e100 	.word	0xe000e100

00400b08 <TC0_Handler>:

/**
 * TC0 Interrupt handler.
 */
void TC0_Handler(void)
{
  400b08:	b082      	sub	sp, #8
	/* Remove warnings. */
	volatile uint32_t ul_dummy;

	/* Clear status bit to acknowledge interrupt. */
	ul_dummy = TC0->TC_CHANNEL[0].TC_SR;
  400b0a:	4b04      	ldr	r3, [pc, #16]	; (400b1c <TC0_Handler+0x14>)
  400b0c:	6a1b      	ldr	r3, [r3, #32]
  400b0e:	9301      	str	r3, [sp, #4]

	/* Increase tick. */
	gs_ul_clk_tick++;
  400b10:	4a03      	ldr	r2, [pc, #12]	; (400b20 <TC0_Handler+0x18>)
  400b12:	6813      	ldr	r3, [r2, #0]
  400b14:	3301      	adds	r3, #1
  400b16:	6013      	str	r3, [r2, #0]
}
  400b18:	b002      	add	sp, #8
  400b1a:	4770      	bx	lr
  400b1c:	4000c000 	.word	0x4000c000
  400b20:	20400a70 	.word	0x20400a70

00400b24 <ioport_set_pin_mode>:
	return 1U << (pin & 0x1F);
  400b24:	f000 031f 	and.w	r3, r0, #31
  400b28:	2201      	movs	r2, #1
  400b2a:	409a      	lsls	r2, r3
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400b2c:	4b1a      	ldr	r3, [pc, #104]	; (400b98 <ioport_set_pin_mode+0x74>)
  400b2e:	eb03 1050 	add.w	r0, r3, r0, lsr #5
  400b32:	0240      	lsls	r0, r0, #9
	if (mode & IOPORT_MODE_PULLUP) {
  400b34:	f011 0f08 	tst.w	r1, #8
  400b38:	d022      	beq.n	400b80 <ioport_set_pin_mode+0x5c>
		base->PIO_PUER = mask;
  400b3a:	6642      	str	r2, [r0, #100]	; 0x64
	if (mode & IOPORT_MODE_PULLDOWN) {
  400b3c:	f011 0f10 	tst.w	r1, #16
  400b40:	d020      	beq.n	400b84 <ioport_set_pin_mode+0x60>
		base->PIO_PPDER = mask;
  400b42:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400b46:	f011 0f20 	tst.w	r1, #32
  400b4a:	d01e      	beq.n	400b8a <ioport_set_pin_mode+0x66>
		base->PIO_MDER = mask;
  400b4c:	6502      	str	r2, [r0, #80]	; 0x50
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400b4e:	f011 0fc0 	tst.w	r1, #192	; 0xc0
  400b52:	d01c      	beq.n	400b8e <ioport_set_pin_mode+0x6a>
		base->PIO_IFER = mask;
  400b54:	6202      	str	r2, [r0, #32]
	if (mode & IOPORT_MODE_DEBOUNCE) {
  400b56:	f011 0f80 	tst.w	r1, #128	; 0x80
  400b5a:	d01a      	beq.n	400b92 <ioport_set_pin_mode+0x6e>
		base->PIO_IFSCER = mask;
  400b5c:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400b60:	f011 0f01 	tst.w	r1, #1
		base->PIO_ABCDSR[0] |= mask;
  400b64:	6f03      	ldr	r3, [r0, #112]	; 0x70
  400b66:	bf14      	ite	ne
  400b68:	4313      	orrne	r3, r2
		base->PIO_ABCDSR[0] &= ~mask;
  400b6a:	4393      	biceq	r3, r2
  400b6c:	6703      	str	r3, [r0, #112]	; 0x70
	if (mode & IOPORT_MODE_MUX_BIT1) {
  400b6e:	f011 0f02 	tst.w	r1, #2
		base->PIO_ABCDSR[1] |= mask;
  400b72:	6f43      	ldr	r3, [r0, #116]	; 0x74
  400b74:	bf14      	ite	ne
  400b76:	431a      	orrne	r2, r3
		base->PIO_ABCDSR[1] &= ~mask;
  400b78:	ea23 0202 	biceq.w	r2, r3, r2
  400b7c:	6742      	str	r2, [r0, #116]	; 0x74
  400b7e:	4770      	bx	lr
		base->PIO_PUDR = mask;
  400b80:	6602      	str	r2, [r0, #96]	; 0x60
  400b82:	e7db      	b.n	400b3c <ioport_set_pin_mode+0x18>
		base->PIO_PPDDR = mask;
  400b84:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
  400b88:	e7dd      	b.n	400b46 <ioport_set_pin_mode+0x22>
		base->PIO_MDDR = mask;
  400b8a:	6542      	str	r2, [r0, #84]	; 0x54
  400b8c:	e7df      	b.n	400b4e <ioport_set_pin_mode+0x2a>
		base->PIO_IFDR = mask;
  400b8e:	6242      	str	r2, [r0, #36]	; 0x24
  400b90:	e7e1      	b.n	400b56 <ioport_set_pin_mode+0x32>
		base->PIO_IFSCDR = mask;
  400b92:	f8c0 2080 	str.w	r2, [r0, #128]	; 0x80
  400b96:	e7e3      	b.n	400b60 <ioport_set_pin_mode+0x3c>
  400b98:	00200707 	.word	0x00200707

00400b9c <waitCount>:
	ul_cur_ticks = g_ul_ms_ticks;
	while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
}

static void waitCount(uint32_t ticks)
{
  400b9c:	b082      	sub	sp, #8
	for(uint32_t volatile i = ticks; i>0; i--)
  400b9e:	9001      	str	r0, [sp, #4]
  400ba0:	9b01      	ldr	r3, [sp, #4]
  400ba2:	b12b      	cbz	r3, 400bb0 <waitCount+0x14>
  400ba4:	9b01      	ldr	r3, [sp, #4]
  400ba6:	3b01      	subs	r3, #1
  400ba8:	9301      	str	r3, [sp, #4]
  400baa:	9b01      	ldr	r3, [sp, #4]
  400bac:	2b00      	cmp	r3, #0
  400bae:	d1f9      	bne.n	400ba4 <waitCount+0x8>
	{
	}
}
  400bb0:	b002      	add	sp, #8
  400bb2:	4770      	bx	lr

00400bb4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
  400bb6:	b083      	sub	sp, #12
  400bb8:	4605      	mov	r5, r0
  400bba:	460c      	mov	r4, r1
	uint32_t val = 0;
  400bbc:	2300      	movs	r3, #0
  400bbe:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400bc0:	4b2a      	ldr	r3, [pc, #168]	; (400c6c <usart_serial_getchar+0xb8>)
  400bc2:	4298      	cmp	r0, r3
  400bc4:	d013      	beq.n	400bee <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400bc6:	4b2a      	ldr	r3, [pc, #168]	; (400c70 <usart_serial_getchar+0xbc>)
  400bc8:	4298      	cmp	r0, r3
  400bca:	d018      	beq.n	400bfe <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400bcc:	4b29      	ldr	r3, [pc, #164]	; (400c74 <usart_serial_getchar+0xc0>)
  400bce:	4298      	cmp	r0, r3
  400bd0:	d01d      	beq.n	400c0e <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400bd2:	4b29      	ldr	r3, [pc, #164]	; (400c78 <usart_serial_getchar+0xc4>)
  400bd4:	429d      	cmp	r5, r3
  400bd6:	d022      	beq.n	400c1e <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400bd8:	4b28      	ldr	r3, [pc, #160]	; (400c7c <usart_serial_getchar+0xc8>)
  400bda:	429d      	cmp	r5, r3
  400bdc:	d027      	beq.n	400c2e <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400bde:	4b28      	ldr	r3, [pc, #160]	; (400c80 <usart_serial_getchar+0xcc>)
  400be0:	429d      	cmp	r5, r3
  400be2:	d02e      	beq.n	400c42 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400be4:	4b27      	ldr	r3, [pc, #156]	; (400c84 <usart_serial_getchar+0xd0>)
  400be6:	429d      	cmp	r5, r3
  400be8:	d035      	beq.n	400c56 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400bea:	b003      	add	sp, #12
  400bec:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400bee:	461f      	mov	r7, r3
  400bf0:	4e25      	ldr	r6, [pc, #148]	; (400c88 <usart_serial_getchar+0xd4>)
  400bf2:	4621      	mov	r1, r4
  400bf4:	4638      	mov	r0, r7
  400bf6:	47b0      	blx	r6
  400bf8:	2800      	cmp	r0, #0
  400bfa:	d1fa      	bne.n	400bf2 <usart_serial_getchar+0x3e>
  400bfc:	e7e9      	b.n	400bd2 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400bfe:	461f      	mov	r7, r3
  400c00:	4e21      	ldr	r6, [pc, #132]	; (400c88 <usart_serial_getchar+0xd4>)
  400c02:	4621      	mov	r1, r4
  400c04:	4638      	mov	r0, r7
  400c06:	47b0      	blx	r6
  400c08:	2800      	cmp	r0, #0
  400c0a:	d1fa      	bne.n	400c02 <usart_serial_getchar+0x4e>
  400c0c:	e7e4      	b.n	400bd8 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  400c0e:	461f      	mov	r7, r3
  400c10:	4e1d      	ldr	r6, [pc, #116]	; (400c88 <usart_serial_getchar+0xd4>)
  400c12:	4621      	mov	r1, r4
  400c14:	4638      	mov	r0, r7
  400c16:	47b0      	blx	r6
  400c18:	2800      	cmp	r0, #0
  400c1a:	d1fa      	bne.n	400c12 <usart_serial_getchar+0x5e>
  400c1c:	e7df      	b.n	400bde <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  400c1e:	461f      	mov	r7, r3
  400c20:	4e19      	ldr	r6, [pc, #100]	; (400c88 <usart_serial_getchar+0xd4>)
  400c22:	4621      	mov	r1, r4
  400c24:	4638      	mov	r0, r7
  400c26:	47b0      	blx	r6
  400c28:	2800      	cmp	r0, #0
  400c2a:	d1fa      	bne.n	400c22 <usart_serial_getchar+0x6e>
  400c2c:	e7da      	b.n	400be4 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  400c2e:	461e      	mov	r6, r3
  400c30:	4d16      	ldr	r5, [pc, #88]	; (400c8c <usart_serial_getchar+0xd8>)
  400c32:	a901      	add	r1, sp, #4
  400c34:	4630      	mov	r0, r6
  400c36:	47a8      	blx	r5
  400c38:	2800      	cmp	r0, #0
  400c3a:	d1fa      	bne.n	400c32 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  400c3c:	9b01      	ldr	r3, [sp, #4]
  400c3e:	7023      	strb	r3, [r4, #0]
  400c40:	e7d3      	b.n	400bea <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  400c42:	461e      	mov	r6, r3
  400c44:	4d11      	ldr	r5, [pc, #68]	; (400c8c <usart_serial_getchar+0xd8>)
  400c46:	a901      	add	r1, sp, #4
  400c48:	4630      	mov	r0, r6
  400c4a:	47a8      	blx	r5
  400c4c:	2800      	cmp	r0, #0
  400c4e:	d1fa      	bne.n	400c46 <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  400c50:	9b01      	ldr	r3, [sp, #4]
  400c52:	7023      	strb	r3, [r4, #0]
  400c54:	e7c9      	b.n	400bea <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  400c56:	461e      	mov	r6, r3
  400c58:	4d0c      	ldr	r5, [pc, #48]	; (400c8c <usart_serial_getchar+0xd8>)
  400c5a:	a901      	add	r1, sp, #4
  400c5c:	4630      	mov	r0, r6
  400c5e:	47a8      	blx	r5
  400c60:	2800      	cmp	r0, #0
  400c62:	d1fa      	bne.n	400c5a <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  400c64:	9b01      	ldr	r3, [sp, #4]
  400c66:	7023      	strb	r3, [r4, #0]
}
  400c68:	e7bf      	b.n	400bea <usart_serial_getchar+0x36>
  400c6a:	bf00      	nop
  400c6c:	400e0800 	.word	0x400e0800
  400c70:	400e0a00 	.word	0x400e0a00
  400c74:	400e1a00 	.word	0x400e1a00
  400c78:	400e1c00 	.word	0x400e1c00
  400c7c:	40024000 	.word	0x40024000
  400c80:	40028000 	.word	0x40028000
  400c84:	4002c000 	.word	0x4002c000
  400c88:	00400723 	.word	0x00400723
  400c8c:	0040082f 	.word	0x0040082f

00400c90 <usart_serial_putchar>:
{
  400c90:	b570      	push	{r4, r5, r6, lr}
  400c92:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  400c94:	4b2a      	ldr	r3, [pc, #168]	; (400d40 <usart_serial_putchar+0xb0>)
  400c96:	4298      	cmp	r0, r3
  400c98:	d013      	beq.n	400cc2 <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  400c9a:	4b2a      	ldr	r3, [pc, #168]	; (400d44 <usart_serial_putchar+0xb4>)
  400c9c:	4298      	cmp	r0, r3
  400c9e:	d019      	beq.n	400cd4 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  400ca0:	4b29      	ldr	r3, [pc, #164]	; (400d48 <usart_serial_putchar+0xb8>)
  400ca2:	4298      	cmp	r0, r3
  400ca4:	d01f      	beq.n	400ce6 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  400ca6:	4b29      	ldr	r3, [pc, #164]	; (400d4c <usart_serial_putchar+0xbc>)
  400ca8:	4298      	cmp	r0, r3
  400caa:	d025      	beq.n	400cf8 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  400cac:	4b28      	ldr	r3, [pc, #160]	; (400d50 <usart_serial_putchar+0xc0>)
  400cae:	4298      	cmp	r0, r3
  400cb0:	d02b      	beq.n	400d0a <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  400cb2:	4b28      	ldr	r3, [pc, #160]	; (400d54 <usart_serial_putchar+0xc4>)
  400cb4:	4298      	cmp	r0, r3
  400cb6:	d031      	beq.n	400d1c <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  400cb8:	4b27      	ldr	r3, [pc, #156]	; (400d58 <usart_serial_putchar+0xc8>)
  400cba:	4298      	cmp	r0, r3
  400cbc:	d037      	beq.n	400d2e <usart_serial_putchar+0x9e>
	return 0;
  400cbe:	2000      	movs	r0, #0
}
  400cc0:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400cc2:	461e      	mov	r6, r3
  400cc4:	4d25      	ldr	r5, [pc, #148]	; (400d5c <usart_serial_putchar+0xcc>)
  400cc6:	4621      	mov	r1, r4
  400cc8:	4630      	mov	r0, r6
  400cca:	47a8      	blx	r5
  400ccc:	2800      	cmp	r0, #0
  400cce:	d1fa      	bne.n	400cc6 <usart_serial_putchar+0x36>
		return 1;
  400cd0:	2001      	movs	r0, #1
  400cd2:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400cd4:	461e      	mov	r6, r3
  400cd6:	4d21      	ldr	r5, [pc, #132]	; (400d5c <usart_serial_putchar+0xcc>)
  400cd8:	4621      	mov	r1, r4
  400cda:	4630      	mov	r0, r6
  400cdc:	47a8      	blx	r5
  400cde:	2800      	cmp	r0, #0
  400ce0:	d1fa      	bne.n	400cd8 <usart_serial_putchar+0x48>
		return 1;
  400ce2:	2001      	movs	r0, #1
  400ce4:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400ce6:	461e      	mov	r6, r3
  400ce8:	4d1c      	ldr	r5, [pc, #112]	; (400d5c <usart_serial_putchar+0xcc>)
  400cea:	4621      	mov	r1, r4
  400cec:	4630      	mov	r0, r6
  400cee:	47a8      	blx	r5
  400cf0:	2800      	cmp	r0, #0
  400cf2:	d1fa      	bne.n	400cea <usart_serial_putchar+0x5a>
		return 1;
  400cf4:	2001      	movs	r0, #1
  400cf6:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400cf8:	461e      	mov	r6, r3
  400cfa:	4d18      	ldr	r5, [pc, #96]	; (400d5c <usart_serial_putchar+0xcc>)
  400cfc:	4621      	mov	r1, r4
  400cfe:	4630      	mov	r0, r6
  400d00:	47a8      	blx	r5
  400d02:	2800      	cmp	r0, #0
  400d04:	d1fa      	bne.n	400cfc <usart_serial_putchar+0x6c>
		return 1;
  400d06:	2001      	movs	r0, #1
  400d08:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400d0a:	461e      	mov	r6, r3
  400d0c:	4d14      	ldr	r5, [pc, #80]	; (400d60 <usart_serial_putchar+0xd0>)
  400d0e:	4621      	mov	r1, r4
  400d10:	4630      	mov	r0, r6
  400d12:	47a8      	blx	r5
  400d14:	2800      	cmp	r0, #0
  400d16:	d1fa      	bne.n	400d0e <usart_serial_putchar+0x7e>
		return 1;
  400d18:	2001      	movs	r0, #1
  400d1a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400d1c:	461e      	mov	r6, r3
  400d1e:	4d10      	ldr	r5, [pc, #64]	; (400d60 <usart_serial_putchar+0xd0>)
  400d20:	4621      	mov	r1, r4
  400d22:	4630      	mov	r0, r6
  400d24:	47a8      	blx	r5
  400d26:	2800      	cmp	r0, #0
  400d28:	d1fa      	bne.n	400d20 <usart_serial_putchar+0x90>
		return 1;
  400d2a:	2001      	movs	r0, #1
  400d2c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400d2e:	461e      	mov	r6, r3
  400d30:	4d0b      	ldr	r5, [pc, #44]	; (400d60 <usart_serial_putchar+0xd0>)
  400d32:	4621      	mov	r1, r4
  400d34:	4630      	mov	r0, r6
  400d36:	47a8      	blx	r5
  400d38:	2800      	cmp	r0, #0
  400d3a:	d1fa      	bne.n	400d32 <usart_serial_putchar+0xa2>
		return 1;
  400d3c:	2001      	movs	r0, #1
  400d3e:	bd70      	pop	{r4, r5, r6, pc}
  400d40:	400e0800 	.word	0x400e0800
  400d44:	400e0a00 	.word	0x400e0a00
  400d48:	400e1a00 	.word	0x400e1a00
  400d4c:	400e1c00 	.word	0x400e1c00
  400d50:	40024000 	.word	0x40024000
  400d54:	40028000 	.word	0x40028000
  400d58:	4002c000 	.word	0x4002c000
  400d5c:	00400711 	.word	0x00400711
  400d60:	00400819 	.word	0x00400819

00400d64 <readCounterByte>:

uint8_t readCounterByte(uint8_t outputPins[], uint8_t selectPins[], byteSelect byte, char ** p_binaryString)
{
  400d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400d68:	b087      	sub	sp, #28
  400d6a:	4606      	mov	r6, r0
  400d6c:	468b      	mov	fp, r1
  400d6e:	9301      	str	r3, [sp, #4]
	uint8_t volatile readByte = 0;
  400d70:	2300      	movs	r3, #0
  400d72:	f88d 3017 	strb.w	r3, [sp, #23]
	uint8_t volatile bit = 0;
  400d76:	f88d 3016 	strb.w	r3, [sp, #22]
	char bitString[9];
	char tempString[2];
	
	
	switch(byte)
  400d7a:	2a03      	cmp	r2, #3
  400d7c:	f200 8114 	bhi.w	400fa8 <readCounterByte+0x244>
  400d80:	e8df f012 	tbh	[pc, r2, lsl #1]
  400d84:	00970004 	.word	0x00970004
  400d88:	00e900c0 	.word	0x00e900c0
	{
		case Byte0:
		ioport_set_pin_level(selectPins[0],LOW);
  400d8c:	780a      	ldrb	r2, [r1, #0]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400d8e:	4b9b      	ldr	r3, [pc, #620]	; (400ffc <readCounterByte+0x298>)
  400d90:	eb03 1052 	add.w	r0, r3, r2, lsr #5
  400d94:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400d96:	f002 011f 	and.w	r1, r2, #31
  400d9a:	2201      	movs	r2, #1
  400d9c:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400da0:	6341      	str	r1, [r0, #52]	; 0x34
		ioport_set_pin_level(selectPins[1],HIGH);
  400da2:	f89b 1001 	ldrb.w	r1, [fp, #1]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400da6:	eb03 1051 	add.w	r0, r3, r1, lsr #5
  400daa:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400dac:	f001 011f 	and.w	r1, r1, #31
  400db0:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400db4:	6301      	str	r1, [r0, #48]	; 0x30
		ioport_set_pin_level(selectPins[2],HIGH);
  400db6:	f89b 1002 	ldrb.w	r1, [fp, #2]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400dba:	eb03 1051 	add.w	r0, r3, r1, lsr #5
  400dbe:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400dc0:	f001 011f 	and.w	r1, r1, #31
  400dc4:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400dc8:	6301      	str	r1, [r0, #48]	; 0x30
		ioport_set_pin_level(selectPins[3],HIGH);
  400dca:	f89b 1003 	ldrb.w	r1, [fp, #3]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400dce:	eb03 1351 	add.w	r3, r3, r1, lsr #5
  400dd2:	025b      	lsls	r3, r3, #9
	return 1U << (pin & 0x1F);
  400dd4:	f001 011f 	and.w	r1, r1, #31
  400dd8:	408a      	lsls	r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400dda:	631a      	str	r2, [r3, #48]	; 0x30
		ioport_set_pin_level(selectPins[2],HIGH);
		ioport_set_pin_level(selectPins[3],HIGH);
		break;
	}
	
	waitCount(10000);
  400ddc:	f242 7010 	movw	r0, #10000	; 0x2710
  400de0:	4b87      	ldr	r3, [pc, #540]	; (401000 <readCounterByte+0x29c>)
  400de2:	4798      	blx	r3
  400de4:	1e74      	subs	r4, r6, #1
  400de6:	f10d 0513 	add.w	r5, sp, #19
  400dea:	f106 0a07 	add.w	sl, r6, #7
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400dee:	f8df 920c 	ldr.w	r9, [pc, #524]	; 400ffc <readCounterByte+0x298>
	// Get all 8 bits
	for (uint8_t i=0; i<8; i++)
	{
		bit = ioport_get_pin_level(outputPins[i]);
		readByte = readByte | (bit<<i);
		sprintf(tempString, "%u", bit);
  400df2:	f8df 8218 	ldr.w	r8, [pc, #536]	; 40100c <readCounterByte+0x2a8>
  400df6:	4f83      	ldr	r7, [pc, #524]	; (401004 <readCounterByte+0x2a0>)
		bit = ioport_get_pin_level(outputPins[i]);
  400df8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  400dfc:	eb09 1253 	add.w	r2, r9, r3, lsr #5
  400e00:	0252      	lsls	r2, r2, #9
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400e02:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
	return 1U << (pin & 0x1F);
  400e04:	f003 031f 	and.w	r3, r3, #31
  400e08:	2201      	movs	r2, #1
  400e0a:	fa02 f303 	lsl.w	r3, r2, r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  400e0e:	420b      	tst	r3, r1
  400e10:	bf14      	ite	ne
  400e12:	4613      	movne	r3, r2
  400e14:	2300      	moveq	r3, #0
  400e16:	f88d 3016 	strb.w	r3, [sp, #22]
		readByte = readByte | (bit<<i);
  400e1a:	f89d 2016 	ldrb.w	r2, [sp, #22]
  400e1e:	b2d2      	uxtb	r2, r2
  400e20:	f89d 3017 	ldrb.w	r3, [sp, #23]
  400e24:	1ba1      	subs	r1, r4, r6
  400e26:	408a      	lsls	r2, r1
  400e28:	4313      	orrs	r3, r2
  400e2a:	b2db      	uxtb	r3, r3
  400e2c:	f88d 3017 	strb.w	r3, [sp, #23]
		sprintf(tempString, "%u", bit);
  400e30:	f89d 2016 	ldrb.w	r2, [sp, #22]
  400e34:	4641      	mov	r1, r8
  400e36:	a802      	add	r0, sp, #8
  400e38:	47b8      	blx	r7
		bitString[7-i]= tempString[0];
  400e3a:	f89d 3008 	ldrb.w	r3, [sp, #8]
  400e3e:	f805 3901 	strb.w	r3, [r5], #-1
	for (uint8_t i=0; i<8; i++)
  400e42:	4554      	cmp	r4, sl
  400e44:	d1d8      	bne.n	400df8 <readCounterByte+0x94>
	}
	
	bitString[8]='\0';
  400e46:	2300      	movs	r3, #0
  400e48:	f88d 3014 	strb.w	r3, [sp, #20]
	
	ioport_set_pin_level(selectPins[0],HIGH);
  400e4c:	f89b 2000 	ldrb.w	r2, [fp]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400e50:	4b6a      	ldr	r3, [pc, #424]	; (400ffc <readCounterByte+0x298>)
  400e52:	eb03 1052 	add.w	r0, r3, r2, lsr #5
  400e56:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400e58:	f002 011f 	and.w	r1, r2, #31
  400e5c:	2201      	movs	r2, #1
  400e5e:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400e62:	6301      	str	r1, [r0, #48]	; 0x30
	ioport_set_pin_level(selectPins[1],HIGH);
  400e64:	f89b 1001 	ldrb.w	r1, [fp, #1]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400e68:	eb03 1051 	add.w	r0, r3, r1, lsr #5
  400e6c:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400e6e:	f001 011f 	and.w	r1, r1, #31
  400e72:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400e76:	6301      	str	r1, [r0, #48]	; 0x30
	ioport_set_pin_level(selectPins[2],HIGH);
  400e78:	f89b 1002 	ldrb.w	r1, [fp, #2]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400e7c:	eb03 1051 	add.w	r0, r3, r1, lsr #5
  400e80:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400e82:	f001 011f 	and.w	r1, r1, #31
  400e86:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400e8a:	6301      	str	r1, [r0, #48]	; 0x30
	ioport_set_pin_level(selectPins[3],HIGH);
  400e8c:	f89b 1003 	ldrb.w	r1, [fp, #3]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400e90:	eb03 1351 	add.w	r3, r3, r1, lsr #5
  400e94:	025b      	lsls	r3, r3, #9
	return 1U << (pin & 0x1F);
  400e96:	f001 011f 	and.w	r1, r1, #31
  400e9a:	408a      	lsls	r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400e9c:	631a      	str	r2, [r3, #48]	; 0x30
	
	strncpy(p_binaryString, bitString, 9);
  400e9e:	2209      	movs	r2, #9
  400ea0:	a903      	add	r1, sp, #12
  400ea2:	9801      	ldr	r0, [sp, #4]
  400ea4:	4b58      	ldr	r3, [pc, #352]	; (401008 <readCounterByte+0x2a4>)
  400ea6:	4798      	blx	r3
	
	
	return readByte;
  400ea8:	f89d 0017 	ldrb.w	r0, [sp, #23]
}
  400eac:	b007      	add	sp, #28
  400eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		ioport_set_pin_level(selectPins[0],HIGH);
  400eb2:	780a      	ldrb	r2, [r1, #0]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400eb4:	4b51      	ldr	r3, [pc, #324]	; (400ffc <readCounterByte+0x298>)
  400eb6:	eb03 1052 	add.w	r0, r3, r2, lsr #5
  400eba:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400ebc:	f002 011f 	and.w	r1, r2, #31
  400ec0:	2201      	movs	r2, #1
  400ec2:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400ec6:	6301      	str	r1, [r0, #48]	; 0x30
		ioport_set_pin_level(selectPins[1],LOW);
  400ec8:	f89b 1001 	ldrb.w	r1, [fp, #1]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400ecc:	eb03 1051 	add.w	r0, r3, r1, lsr #5
  400ed0:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400ed2:	f001 011f 	and.w	r1, r1, #31
  400ed6:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400eda:	6341      	str	r1, [r0, #52]	; 0x34
		ioport_set_pin_level(selectPins[2],HIGH);
  400edc:	f89b 1002 	ldrb.w	r1, [fp, #2]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400ee0:	eb03 1051 	add.w	r0, r3, r1, lsr #5
  400ee4:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400ee6:	f001 011f 	and.w	r1, r1, #31
  400eea:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400eee:	6301      	str	r1, [r0, #48]	; 0x30
		ioport_set_pin_level(selectPins[3],HIGH);
  400ef0:	f89b 1003 	ldrb.w	r1, [fp, #3]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400ef4:	eb03 1351 	add.w	r3, r3, r1, lsr #5
  400ef8:	025b      	lsls	r3, r3, #9
	return 1U << (pin & 0x1F);
  400efa:	f001 011f 	and.w	r1, r1, #31
  400efe:	408a      	lsls	r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400f00:	631a      	str	r2, [r3, #48]	; 0x30
  400f02:	e76b      	b.n	400ddc <readCounterByte+0x78>
		ioport_set_pin_level(selectPins[0],HIGH);
  400f04:	780a      	ldrb	r2, [r1, #0]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f06:	4b3d      	ldr	r3, [pc, #244]	; (400ffc <readCounterByte+0x298>)
  400f08:	eb03 1052 	add.w	r0, r3, r2, lsr #5
  400f0c:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400f0e:	f002 011f 	and.w	r1, r2, #31
  400f12:	2201      	movs	r2, #1
  400f14:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400f18:	6301      	str	r1, [r0, #48]	; 0x30
		ioport_set_pin_level(selectPins[1],HIGH);
  400f1a:	f89b 1001 	ldrb.w	r1, [fp, #1]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f1e:	eb03 1051 	add.w	r0, r3, r1, lsr #5
  400f22:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400f24:	f001 011f 	and.w	r1, r1, #31
  400f28:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400f2c:	6301      	str	r1, [r0, #48]	; 0x30
		ioport_set_pin_level(selectPins[2],LOW);
  400f2e:	f89b 1002 	ldrb.w	r1, [fp, #2]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f32:	eb03 1051 	add.w	r0, r3, r1, lsr #5
  400f36:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400f38:	f001 011f 	and.w	r1, r1, #31
  400f3c:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400f40:	6341      	str	r1, [r0, #52]	; 0x34
		ioport_set_pin_level(selectPins[3],HIGH);
  400f42:	f89b 1003 	ldrb.w	r1, [fp, #3]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f46:	eb03 1351 	add.w	r3, r3, r1, lsr #5
  400f4a:	025b      	lsls	r3, r3, #9
	return 1U << (pin & 0x1F);
  400f4c:	f001 011f 	and.w	r1, r1, #31
  400f50:	408a      	lsls	r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400f52:	631a      	str	r2, [r3, #48]	; 0x30
  400f54:	e742      	b.n	400ddc <readCounterByte+0x78>
		ioport_set_pin_level(selectPins[0],HIGH);
  400f56:	780a      	ldrb	r2, [r1, #0]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f58:	4b28      	ldr	r3, [pc, #160]	; (400ffc <readCounterByte+0x298>)
  400f5a:	eb03 1052 	add.w	r0, r3, r2, lsr #5
  400f5e:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400f60:	f002 011f 	and.w	r1, r2, #31
  400f64:	2201      	movs	r2, #1
  400f66:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400f6a:	6301      	str	r1, [r0, #48]	; 0x30
		ioport_set_pin_level(selectPins[1],HIGH);
  400f6c:	f89b 1001 	ldrb.w	r1, [fp, #1]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f70:	eb03 1051 	add.w	r0, r3, r1, lsr #5
  400f74:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400f76:	f001 011f 	and.w	r1, r1, #31
  400f7a:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400f7e:	6301      	str	r1, [r0, #48]	; 0x30
		ioport_set_pin_level(selectPins[2],HIGH);
  400f80:	f89b 1002 	ldrb.w	r1, [fp, #2]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f84:	eb03 1051 	add.w	r0, r3, r1, lsr #5
  400f88:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400f8a:	f001 011f 	and.w	r1, r1, #31
  400f8e:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400f92:	6301      	str	r1, [r0, #48]	; 0x30
		ioport_set_pin_level(selectPins[3],LOW);
  400f94:	f89b 1003 	ldrb.w	r1, [fp, #3]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f98:	eb03 1351 	add.w	r3, r3, r1, lsr #5
  400f9c:	025b      	lsls	r3, r3, #9
	return 1U << (pin & 0x1F);
  400f9e:	f001 011f 	and.w	r1, r1, #31
  400fa2:	408a      	lsls	r2, r1
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400fa4:	635a      	str	r2, [r3, #52]	; 0x34
  400fa6:	e719      	b.n	400ddc <readCounterByte+0x78>
		ioport_set_pin_level(selectPins[0],HIGH);
  400fa8:	780a      	ldrb	r2, [r1, #0]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400faa:	4b14      	ldr	r3, [pc, #80]	; (400ffc <readCounterByte+0x298>)
  400fac:	eb03 1052 	add.w	r0, r3, r2, lsr #5
  400fb0:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400fb2:	f002 011f 	and.w	r1, r2, #31
  400fb6:	2201      	movs	r2, #1
  400fb8:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400fbc:	6301      	str	r1, [r0, #48]	; 0x30
		ioport_set_pin_level(selectPins[1],HIGH);
  400fbe:	f89b 1001 	ldrb.w	r1, [fp, #1]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400fc2:	eb03 1051 	add.w	r0, r3, r1, lsr #5
  400fc6:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400fc8:	f001 011f 	and.w	r1, r1, #31
  400fcc:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400fd0:	6301      	str	r1, [r0, #48]	; 0x30
		ioport_set_pin_level(selectPins[2],HIGH);
  400fd2:	f89b 1002 	ldrb.w	r1, [fp, #2]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400fd6:	eb03 1051 	add.w	r0, r3, r1, lsr #5
  400fda:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  400fdc:	f001 011f 	and.w	r1, r1, #31
  400fe0:	fa02 f101 	lsl.w	r1, r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400fe4:	6301      	str	r1, [r0, #48]	; 0x30
		ioport_set_pin_level(selectPins[3],HIGH);
  400fe6:	f89b 1003 	ldrb.w	r1, [fp, #3]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400fea:	eb03 1351 	add.w	r3, r3, r1, lsr #5
  400fee:	025b      	lsls	r3, r3, #9
	return 1U << (pin & 0x1F);
  400ff0:	f001 011f 	and.w	r1, r1, #31
  400ff4:	408a      	lsls	r2, r1
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400ff6:	631a      	str	r2, [r3, #48]	; 0x30
  400ff8:	e6f0      	b.n	400ddc <readCounterByte+0x78>
  400ffa:	bf00      	nop
  400ffc:	00200707 	.word	0x00200707
  401000:	00400b9d 	.word	0x00400b9d
  401004:	00401945 	.word	0x00401945
  401008:	00401a9d 	.word	0x00401a9d
  40100c:	00407ac8 	.word	0x00407ac8

00401010 <CountReady_Handler>:

static void CountReady_Handler(uint32_t id, uint32_t mask)
{
	// COUNTERA READY
	if(ID_PIOB == id){
  401010:	280b      	cmp	r0, #11
  401012:	d000      	beq.n	401016 <CountReady_Handler+0x6>
  401014:	4770      	bx	lr
{
  401016:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40101a:	b085      	sub	sp, #20
		if (COUNTERC_READY_MASK == mask) {
  40101c:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
  401020:	d004      	beq.n	40102c <CountReady_Handler+0x1c>
			ioport_set_pin_level(COUNTERC_CLR_PIN, HIGH);
			
			printf("Count: %u\r\n", readCount);
			printf("\r\n");
		}
		else if (COUNTERB_READY_MASK == mask) {
  401022:	2910      	cmp	r1, #16
  401024:	d05e      	beq.n	4010e4 <CountReady_Handler+0xd4>
			
			printf("Count: %u\r\n", readCount);
			printf("\r\n");
		}	
	}
}
  401026:	b005      	add	sp, #20
  401028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			char bitString[9] = "";
  40102c:	2400      	movs	r4, #0
  40102e:	9401      	str	r4, [sp, #4]
  401030:	9402      	str	r4, [sp, #8]
  401032:	f88d 400c 	strb.w	r4, [sp, #12]
  401036:	4f59      	ldr	r7, [pc, #356]	; (40119c <CountReady_Handler+0x18c>)
  401038:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
  40103c:	633d      	str	r5, [r7, #48]	; 0x30
			waitCount(10000);
  40103e:	f242 7010 	movw	r0, #10000	; 0x2710
  401042:	4e57      	ldr	r6, [pc, #348]	; (4011a0 <CountReady_Handler+0x190>)
  401044:	47b0      	blx	r6
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401046:	637d      	str	r5, [r7, #52]	; 0x34
			waitCount(10000);
  401048:	f242 7010 	movw	r0, #10000	; 0x2710
  40104c:	47b0      	blx	r6
			readByte = readCounterByte(counterCoutPins, counterCselPins, Byte0, p_bitString);
  40104e:	f8df 9188 	ldr.w	r9, [pc, #392]	; 4011d8 <CountReady_Handler+0x1c8>
  401052:	f8df 8188 	ldr.w	r8, [pc, #392]	; 4011dc <CountReady_Handler+0x1cc>
  401056:	ab01      	add	r3, sp, #4
  401058:	4622      	mov	r2, r4
  40105a:	4649      	mov	r1, r9
  40105c:	4640      	mov	r0, r8
  40105e:	f8df a160 	ldr.w	sl, [pc, #352]	; 4011c0 <CountReady_Handler+0x1b0>
  401062:	47d0      	blx	sl
  401064:	4683      	mov	fp, r0
			printf("[C0]%s : %u\r\n", bitString, readByte);
  401066:	4602      	mov	r2, r0
  401068:	a901      	add	r1, sp, #4
  40106a:	484e      	ldr	r0, [pc, #312]	; (4011a4 <CountReady_Handler+0x194>)
  40106c:	4d4e      	ldr	r5, [pc, #312]	; (4011a8 <CountReady_Handler+0x198>)
  40106e:	47a8      	blx	r5
			waitCount(10000);
  401070:	f242 7010 	movw	r0, #10000	; 0x2710
  401074:	47b0      	blx	r6
			readByte = readCounterByte(counterCoutPins, counterCselPins, Byte1, p_bitString);
  401076:	ab01      	add	r3, sp, #4
  401078:	2201      	movs	r2, #1
  40107a:	4649      	mov	r1, r9
  40107c:	4640      	mov	r0, r8
  40107e:	47d0      	blx	sl
  401080:	4604      	mov	r4, r0
			printf("[C1]%s : %u\r\n", bitString, readByte);
  401082:	4602      	mov	r2, r0
  401084:	a901      	add	r1, sp, #4
  401086:	4849      	ldr	r0, [pc, #292]	; (4011ac <CountReady_Handler+0x19c>)
  401088:	47a8      	blx	r5
			waitCount(10000);
  40108a:	f242 7010 	movw	r0, #10000	; 0x2710
  40108e:	47b0      	blx	r6
			readByte = readCounterByte(counterCoutPins, counterCselPins, Byte2, p_bitString);
  401090:	ab01      	add	r3, sp, #4
  401092:	2202      	movs	r2, #2
  401094:	4649      	mov	r1, r9
  401096:	4640      	mov	r0, r8
  401098:	47d0      	blx	sl
  40109a:	4602      	mov	r2, r0
			readCount += ((uint32_t) readByte) << 16;
  40109c:	0403      	lsls	r3, r0, #16
  40109e:	eb03 2404 	add.w	r4, r3, r4, lsl #8
  4010a2:	445c      	add	r4, fp
			printf("[C2]%s : %u\r\n", bitString, readByte);
  4010a4:	a901      	add	r1, sp, #4
  4010a6:	4842      	ldr	r0, [pc, #264]	; (4011b0 <CountReady_Handler+0x1a0>)
  4010a8:	47a8      	blx	r5
			waitCount(10000);
  4010aa:	f242 7010 	movw	r0, #10000	; 0x2710
  4010ae:	47b0      	blx	r6
			readByte = readCounterByte(counterCoutPins, counterCselPins, Byte3, p_bitString);
  4010b0:	ab01      	add	r3, sp, #4
  4010b2:	2203      	movs	r2, #3
  4010b4:	4649      	mov	r1, r9
  4010b6:	4640      	mov	r0, r8
  4010b8:	47d0      	blx	sl
  4010ba:	4602      	mov	r2, r0
			readCount += ((uint32_t) readByte) << 24;
  4010bc:	eb04 6400 	add.w	r4, r4, r0, lsl #24
			printf("[C3]%s : %u\r\n", bitString, readByte);
  4010c0:	a901      	add	r1, sp, #4
  4010c2:	483c      	ldr	r0, [pc, #240]	; (4011b4 <CountReady_Handler+0x1a4>)
  4010c4:	47a8      	blx	r5
  4010c6:	f04f 0804 	mov.w	r8, #4
  4010ca:	f8c7 8034 	str.w	r8, [r7, #52]	; 0x34
			waitCount(10000);
  4010ce:	f242 7010 	movw	r0, #10000	; 0x2710
  4010d2:	47b0      	blx	r6
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4010d4:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
			printf("Count: %u\r\n", readCount);
  4010d8:	4621      	mov	r1, r4
  4010da:	4837      	ldr	r0, [pc, #220]	; (4011b8 <CountReady_Handler+0x1a8>)
  4010dc:	47a8      	blx	r5
			printf("\r\n");
  4010de:	4837      	ldr	r0, [pc, #220]	; (4011bc <CountReady_Handler+0x1ac>)
  4010e0:	47a8      	blx	r5
  4010e2:	e7a0      	b.n	401026 <CountReady_Handler+0x16>
			char bitString[9] = "";
  4010e4:	2400      	movs	r4, #0
  4010e6:	9401      	str	r4, [sp, #4]
  4010e8:	9402      	str	r4, [sp, #8]
  4010ea:	f88d 400c 	strb.w	r4, [sp, #12]
  4010ee:	4d2b      	ldr	r5, [pc, #172]	; (40119c <CountReady_Handler+0x18c>)
  4010f0:	f04f 7780 	mov.w	r7, #16777216	; 0x1000000
  4010f4:	632f      	str	r7, [r5, #48]	; 0x30
			waitCount(10000);
  4010f6:	f242 7010 	movw	r0, #10000	; 0x2710
  4010fa:	4e29      	ldr	r6, [pc, #164]	; (4011a0 <CountReady_Handler+0x190>)
  4010fc:	47b0      	blx	r6
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4010fe:	636f      	str	r7, [r5, #52]	; 0x34
			waitCount(10000);
  401100:	f242 7010 	movw	r0, #10000	; 0x2710
  401104:	47b0      	blx	r6
			readByte = readCounterByte(counterBoutPins, counterBselPins, Byte0, p_bitString);
  401106:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 4011e0 <CountReady_Handler+0x1d0>
  40110a:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 4011e4 <CountReady_Handler+0x1d4>
  40110e:	ab01      	add	r3, sp, #4
  401110:	4622      	mov	r2, r4
  401112:	4649      	mov	r1, r9
  401114:	4640      	mov	r0, r8
  401116:	4f2a      	ldr	r7, [pc, #168]	; (4011c0 <CountReady_Handler+0x1b0>)
  401118:	47b8      	blx	r7
  40111a:	4682      	mov	sl, r0
			printf("[B0]%s : %u\r\n", bitString, readByte);
  40111c:	4602      	mov	r2, r0
  40111e:	a901      	add	r1, sp, #4
  401120:	4828      	ldr	r0, [pc, #160]	; (4011c4 <CountReady_Handler+0x1b4>)
  401122:	4d21      	ldr	r5, [pc, #132]	; (4011a8 <CountReady_Handler+0x198>)
  401124:	47a8      	blx	r5
			waitCount(10000);
  401126:	f242 7010 	movw	r0, #10000	; 0x2710
  40112a:	47b0      	blx	r6
			readByte = readCounterByte(counterBoutPins, counterBselPins, Byte1, p_bitString);
  40112c:	ab01      	add	r3, sp, #4
  40112e:	2201      	movs	r2, #1
  401130:	4649      	mov	r1, r9
  401132:	4640      	mov	r0, r8
  401134:	47b8      	blx	r7
  401136:	4683      	mov	fp, r0
			printf("[B1]%s : %u\r\n", bitString, readByte);
  401138:	4602      	mov	r2, r0
  40113a:	a901      	add	r1, sp, #4
  40113c:	4822      	ldr	r0, [pc, #136]	; (4011c8 <CountReady_Handler+0x1b8>)
  40113e:	47a8      	blx	r5
			waitCount(10000);
  401140:	f242 7010 	movw	r0, #10000	; 0x2710
  401144:	47b0      	blx	r6
			readByte = readCounterByte(counterBoutPins, counterBselPins, Byte2, p_bitString);
  401146:	ab01      	add	r3, sp, #4
  401148:	2202      	movs	r2, #2
  40114a:	4649      	mov	r1, r9
  40114c:	4640      	mov	r0, r8
  40114e:	47b8      	blx	r7
  401150:	4602      	mov	r2, r0
			readCount += ((uint32_t) readByte) << 16;
  401152:	0404      	lsls	r4, r0, #16
  401154:	eb04 240b 	add.w	r4, r4, fp, lsl #8
  401158:	4454      	add	r4, sl
			printf("[B2]%s : %u\r\n", bitString, readByte);
  40115a:	a901      	add	r1, sp, #4
  40115c:	481b      	ldr	r0, [pc, #108]	; (4011cc <CountReady_Handler+0x1bc>)
  40115e:	47a8      	blx	r5
			waitCount(10000);
  401160:	f242 7010 	movw	r0, #10000	; 0x2710
  401164:	47b0      	blx	r6
			readByte = readCounterByte(counterBoutPins, counterBselPins, Byte3, p_bitString);
  401166:	ab01      	add	r3, sp, #4
  401168:	2203      	movs	r2, #3
  40116a:	4649      	mov	r1, r9
  40116c:	4640      	mov	r0, r8
  40116e:	47b8      	blx	r7
  401170:	4602      	mov	r2, r0
			readCount += ((uint32_t) readByte) << 24;
  401172:	eb04 6400 	add.w	r4, r4, r0, lsl #24
			printf("[B3]%s : %u\r\n", bitString, readByte);
  401176:	a901      	add	r1, sp, #4
  401178:	4815      	ldr	r0, [pc, #84]	; (4011d0 <CountReady_Handler+0x1c0>)
  40117a:	47a8      	blx	r5
  40117c:	4f15      	ldr	r7, [pc, #84]	; (4011d4 <CountReady_Handler+0x1c4>)
  40117e:	f04f 6880 	mov.w	r8, #67108864	; 0x4000000
  401182:	f8c7 8034 	str.w	r8, [r7, #52]	; 0x34
			waitCount(10000);
  401186:	f242 7010 	movw	r0, #10000	; 0x2710
  40118a:	47b0      	blx	r6
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40118c:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
			printf("Count: %u\r\n", readCount);
  401190:	4621      	mov	r1, r4
  401192:	4809      	ldr	r0, [pc, #36]	; (4011b8 <CountReady_Handler+0x1a8>)
  401194:	47a8      	blx	r5
			printf("\r\n");
  401196:	4809      	ldr	r0, [pc, #36]	; (4011bc <CountReady_Handler+0x1ac>)
  401198:	47a8      	blx	r5
}
  40119a:	e744      	b.n	401026 <CountReady_Handler+0x16>
  40119c:	400e0e00 	.word	0x400e0e00
  4011a0:	00400b9d 	.word	0x00400b9d
  4011a4:	00407a14 	.word	0x00407a14
  4011a8:	004015ad 	.word	0x004015ad
  4011ac:	00407a24 	.word	0x00407a24
  4011b0:	00407a34 	.word	0x00407a34
  4011b4:	00407a44 	.word	0x00407a44
  4011b8:	00407a54 	.word	0x00407a54
  4011bc:	00407ab0 	.word	0x00407ab0
  4011c0:	00400d65 	.word	0x00400d65
  4011c4:	00407a60 	.word	0x00407a60
  4011c8:	00407a70 	.word	0x00407a70
  4011cc:	00407a80 	.word	0x00407a80
  4011d0:	00407a90 	.word	0x00407a90
  4011d4:	400e1400 	.word	0x400e1400
  4011d8:	20400028 	.word	0x20400028
  4011dc:	20400020 	.word	0x20400020
  4011e0:	2040001c 	.word	0x2040001c
  4011e4:	20400014 	.word	0x20400014

004011e8 <SysTick_Handler>:
 *  Increments the g_ul_ms_ticks counter.
 */
// [main_systick_handler]
void SysTick_Handler(void)
{
	g_ul_ms_ticks++;
  4011e8:	4a02      	ldr	r2, [pc, #8]	; (4011f4 <SysTick_Handler+0xc>)
  4011ea:	6813      	ldr	r3, [r2, #0]
  4011ec:	3301      	adds	r3, #1
  4011ee:	6013      	str	r3, [r2, #0]
  4011f0:	4770      	bx	lr
  4011f2:	bf00      	nop
  4011f4:	20400a74 	.word	0x20400a74

004011f8 <main>:
/**
 * \brief Main program function. Configure the hardware, initialize lwIP
 * TCP/IP stack, and start HTTP service.
 */
int main(void)
{
  4011f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4011fc:	b088      	sub	sp, #32
	/* Initialize the SAM system. */
	sysclk_init();
  4011fe:	4bb1      	ldr	r3, [pc, #708]	; (4014c4 <main+0x2cc>)
  401200:	4798      	blx	r3
	board_init();
  401202:	4bb1      	ldr	r3, [pc, #708]	; (4014c8 <main+0x2d0>)
  401204:	4798      	blx	r3
  401206:	200e      	movs	r0, #14
  401208:	4eb0      	ldr	r6, [pc, #704]	; (4014cc <main+0x2d4>)
  40120a:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40120c:	4db0      	ldr	r5, [pc, #704]	; (4014d0 <main+0x2d8>)
  40120e:	4bb1      	ldr	r3, [pc, #708]	; (4014d4 <main+0x2dc>)
  401210:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401212:	4ab1      	ldr	r2, [pc, #708]	; (4014d8 <main+0x2e0>)
  401214:	4bb1      	ldr	r3, [pc, #708]	; (4014dc <main+0x2e4>)
  401216:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401218:	4ab1      	ldr	r2, [pc, #708]	; (4014e0 <main+0x2e8>)
  40121a:	4bb2      	ldr	r3, [pc, #712]	; (4014e4 <main+0x2ec>)
  40121c:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  40121e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401222:	9302      	str	r3, [sp, #8]
	usart_settings.char_length = opt->charlength;
  401224:	23c0      	movs	r3, #192	; 0xc0
  401226:	9303      	str	r3, [sp, #12]
	usart_settings.parity_type = opt->paritytype;
  401228:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40122c:	9304      	str	r3, [sp, #16]
	usart_settings.stop_bits= opt->stopbits;
  40122e:	2400      	movs	r4, #0
  401230:	9405      	str	r4, [sp, #20]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401232:	9406      	str	r4, [sp, #24]
  401234:	200e      	movs	r0, #14
  401236:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  401238:	4aab      	ldr	r2, [pc, #684]	; (4014e8 <main+0x2f0>)
  40123a:	a902      	add	r1, sp, #8
  40123c:	4628      	mov	r0, r5
  40123e:	4bab      	ldr	r3, [pc, #684]	; (4014ec <main+0x2f4>)
  401240:	4798      	blx	r3
		usart_enable_tx(p_usart);
  401242:	4628      	mov	r0, r5
  401244:	4baa      	ldr	r3, [pc, #680]	; (4014f0 <main+0x2f8>)
  401246:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401248:	4628      	mov	r0, r5
  40124a:	4baa      	ldr	r3, [pc, #680]	; (4014f4 <main+0x2fc>)
  40124c:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40124e:	4eaa      	ldr	r6, [pc, #680]	; (4014f8 <main+0x300>)
  401250:	6833      	ldr	r3, [r6, #0]
  401252:	4621      	mov	r1, r4
  401254:	6898      	ldr	r0, [r3, #8]
  401256:	4da9      	ldr	r5, [pc, #676]	; (4014fc <main+0x304>)
  401258:	47a8      	blx	r5
	setbuf(stdin, NULL);
  40125a:	6833      	ldr	r3, [r6, #0]
  40125c:	4621      	mov	r1, r4
  40125e:	6858      	ldr	r0, [r3, #4]
  401260:	47a8      	blx	r5
	setbuf(stdout, NULL);
  401262:	6833      	ldr	r3, [r6, #0]
  401264:	4621      	mov	r1, r4
  401266:	6898      	ldr	r0, [r3, #8]
  401268:	47a8      	blx	r5
	//init_ethernet();

	/* Bring up the web server. */
	//httpd_init();
	
	printf("---Starting---\r\n\r\n");
  40126a:	48a5      	ldr	r0, [pc, #660]	; (401500 <main+0x308>)
  40126c:	4ba5      	ldr	r3, [pc, #660]	; (401504 <main+0x30c>)
  40126e:	4798      	blx	r3
  401270:	4ca5      	ldr	r4, [pc, #660]	; (401508 <main+0x310>)
  401272:	1e67      	subs	r7, r4, #1
  401274:	f8df c2d0 	ldr.w	ip, [pc, #720]	; 401548 <main+0x350>
  401278:	f8df e2d0 	ldr.w	lr, [pc, #720]	; 40154c <main+0x354>
  40127c:	3407      	adds	r4, #7
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40127e:	4ea3      	ldr	r6, [pc, #652]	; (40150c <main+0x314>)
	return 1U << (pin & 0x1F);
  401280:	2501      	movs	r5, #1
	
	bool countResetPinValue = true;
	
	// Set counter Y read pins
	for(uint8_t i = 0; i < 8 ; i++){
		ioport_set_pin_dir(counterAoutPins[i], IOPORT_DIR_INPUT);
  401282:	f817 3f01 	ldrb.w	r3, [r7, #1]!
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401286:	eb06 1953 	add.w	r9, r6, r3, lsr #5
  40128a:	ea4f 2949 	mov.w	r9, r9, lsl #9
	return 1U << (pin & 0x1F);
  40128e:	f003 031f 	and.w	r3, r3, #31
  401292:	fa05 f103 	lsl.w	r1, r5, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401296:	f8c9 1014 	str.w	r1, [r9, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40129a:	f8c9 10a0 	str.w	r1, [r9, #160]	; 0xa0
		ioport_set_pin_dir(counterBoutPins[i], IOPORT_DIR_INPUT);
  40129e:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4012a2:	eb06 1853 	add.w	r8, r6, r3, lsr #5
  4012a6:	ea4f 2848 	mov.w	r8, r8, lsl #9
	return 1U << (pin & 0x1F);
  4012aa:	f003 031f 	and.w	r3, r3, #31
  4012ae:	fa05 f203 	lsl.w	r2, r5, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4012b2:	f8c8 2014 	str.w	r2, [r8, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4012b6:	f8c8 20a0 	str.w	r2, [r8, #160]	; 0xa0
		ioport_set_pin_dir(counterCoutPins[i], IOPORT_DIR_INPUT);
  4012ba:	f81e 3f01 	ldrb.w	r3, [lr, #1]!
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4012be:	eb06 1053 	add.w	r0, r6, r3, lsr #5
  4012c2:	0240      	lsls	r0, r0, #9
	return 1U << (pin & 0x1F);
  4012c4:	f003 031f 	and.w	r3, r3, #31
  4012c8:	fa05 f303 	lsl.w	r3, r5, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4012cc:	6143      	str	r3, [r0, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4012ce:	f8c0 30a0 	str.w	r3, [r0, #160]	; 0xa0
		base->PIO_PUDR = mask;
  4012d2:	f8c9 1060 	str.w	r1, [r9, #96]	; 0x60
		base->PIO_PPDER = mask;
  4012d6:	f8c9 1094 	str.w	r1, [r9, #148]	; 0x94
		base->PIO_MDDR = mask;
  4012da:	f8c9 1054 	str.w	r1, [r9, #84]	; 0x54
		base->PIO_IFDR = mask;
  4012de:	f8c9 1024 	str.w	r1, [r9, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4012e2:	f8c9 1080 	str.w	r1, [r9, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4012e6:	f8d9 a070 	ldr.w	sl, [r9, #112]	; 0x70
  4012ea:	43c9      	mvns	r1, r1
  4012ec:	ea0a 0a01 	and.w	sl, sl, r1
  4012f0:	f8c9 a070 	str.w	sl, [r9, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4012f4:	f8d9 a074 	ldr.w	sl, [r9, #116]	; 0x74
  4012f8:	ea01 010a 	and.w	r1, r1, sl
  4012fc:	f8c9 1074 	str.w	r1, [r9, #116]	; 0x74
		base->PIO_PUDR = mask;
  401300:	f8c8 2060 	str.w	r2, [r8, #96]	; 0x60
		base->PIO_PPDER = mask;
  401304:	f8c8 2094 	str.w	r2, [r8, #148]	; 0x94
		base->PIO_MDDR = mask;
  401308:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
		base->PIO_IFDR = mask;
  40130c:	f8c8 2024 	str.w	r2, [r8, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401310:	f8c8 2080 	str.w	r2, [r8, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401314:	f8d8 1070 	ldr.w	r1, [r8, #112]	; 0x70
  401318:	43d2      	mvns	r2, r2
  40131a:	4011      	ands	r1, r2
  40131c:	f8c8 1070 	str.w	r1, [r8, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401320:	f8d8 1074 	ldr.w	r1, [r8, #116]	; 0x74
  401324:	400a      	ands	r2, r1
  401326:	f8c8 2074 	str.w	r2, [r8, #116]	; 0x74
		base->PIO_PUDR = mask;
  40132a:	6603      	str	r3, [r0, #96]	; 0x60
		base->PIO_PPDER = mask;
  40132c:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
		base->PIO_MDDR = mask;
  401330:	6543      	str	r3, [r0, #84]	; 0x54
		base->PIO_IFDR = mask;
  401332:	6243      	str	r3, [r0, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401334:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  401338:	6f02      	ldr	r2, [r0, #112]	; 0x70
  40133a:	43db      	mvns	r3, r3
  40133c:	401a      	ands	r2, r3
  40133e:	6702      	str	r2, [r0, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  401340:	6f42      	ldr	r2, [r0, #116]	; 0x74
  401342:	4013      	ands	r3, r2
  401344:	6743      	str	r3, [r0, #116]	; 0x74
	for(uint8_t i = 0; i < 8 ; i++){
  401346:	42a7      	cmp	r7, r4
  401348:	d19b      	bne.n	401282 <main+0x8a>
  40134a:	4a71      	ldr	r2, [pc, #452]	; (401510 <main+0x318>)
  40134c:	4d71      	ldr	r5, [pc, #452]	; (401514 <main+0x31c>)
  40134e:	4c72      	ldr	r4, [pc, #456]	; (401518 <main+0x320>)
  401350:	1d16      	adds	r6, r2, #4
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401352:	486e      	ldr	r0, [pc, #440]	; (40150c <main+0x314>)
	return 1U << (pin & 0x1F);
  401354:	2101      	movs	r1, #1
		ioport_set_pin_mode(counterCoutPins[i], IOPORT_MODE_PULLDOWN);
	}
	
	/////This is for byte shift
	for(uint8_t i = 0; i < 4 ; i++){
		ioport_set_pin_dir(counterAselPins[i], IOPORT_DIR_OUTPUT);
  401356:	f812 3b01 	ldrb.w	r3, [r2], #1
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40135a:	eb00 1753 	add.w	r7, r0, r3, lsr #5
  40135e:	027f      	lsls	r7, r7, #9
	return 1U << (pin & 0x1F);
  401360:	f003 031f 	and.w	r3, r3, #31
  401364:	fa01 f303 	lsl.w	r3, r1, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401368:	613b      	str	r3, [r7, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40136a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
		ioport_set_pin_dir(counterBselPins[i], IOPORT_DIR_OUTPUT);
  40136e:	f815 3b01 	ldrb.w	r3, [r5], #1
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401372:	eb00 1753 	add.w	r7, r0, r3, lsr #5
  401376:	027f      	lsls	r7, r7, #9
	return 1U << (pin & 0x1F);
  401378:	f003 031f 	and.w	r3, r3, #31
  40137c:	fa01 f303 	lsl.w	r3, r1, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401380:	613b      	str	r3, [r7, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401382:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
		ioport_set_pin_dir(counterCselPins[i], IOPORT_DIR_OUTPUT);
  401386:	f814 3b01 	ldrb.w	r3, [r4], #1
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40138a:	eb00 1753 	add.w	r7, r0, r3, lsr #5
  40138e:	027f      	lsls	r7, r7, #9
	return 1U << (pin & 0x1F);
  401390:	f003 031f 	and.w	r3, r3, #31
  401394:	fa01 f303 	lsl.w	r3, r1, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401398:	613b      	str	r3, [r7, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40139a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	for(uint8_t i = 0; i < 4 ; i++){
  40139e:	42b2      	cmp	r2, r6
  4013a0:	d1d9      	bne.n	401356 <main+0x15e>
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4013a2:	4c5e      	ldr	r4, [pc, #376]	; (40151c <main+0x324>)
  4013a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4013a8:	6123      	str	r3, [r4, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4013aa:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4013ae:	6123      	str	r3, [r4, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4013b0:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4013b4:	6123      	str	r3, [r4, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4013b6:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4013ba:	f8df a194 	ldr.w	sl, [pc, #404]	; 401550 <main+0x358>
  4013be:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  4013c2:	f8ca 6010 	str.w	r6, [sl, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4013c6:	f8ca 60a0 	str.w	r6, [sl, #160]	; 0xa0
	ioport_set_pin_dir(COUNTERA_REG_CLK_PIN, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(COUNTERB_REG_CLK_PIN, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(COUNTERC_REG_CLK_PIN, IOPORT_DIR_OUTPUT);
	
	ioport_set_pin_dir(COUNTERA_CLR_PIN, IOPORT_DIR_OUTPUT);
	ioport_set_pin_mode(COUNTERA_CLR_PIN, IOPORT_MODE_PULLDOWN);
  4013ca:	2110      	movs	r1, #16
  4013cc:	204d      	movs	r0, #77	; 0x4d
  4013ce:	f8df 8184 	ldr.w	r8, [pc, #388]	; 401554 <main+0x35c>
  4013d2:	47c0      	blx	r8
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4013d4:	4f52      	ldr	r7, [pc, #328]	; (401520 <main+0x328>)
  4013d6:	f04f 6980 	mov.w	r9, #67108864	; 0x4000000
  4013da:	f8c7 9010 	str.w	r9, [r7, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4013de:	f8c7 90a0 	str.w	r9, [r7, #160]	; 0xa0
	ioport_set_pin_dir(COUNTERB_CLR_PIN, IOPORT_DIR_OUTPUT);
	ioport_set_pin_mode(COUNTERB_CLR_PIN, IOPORT_MODE_PULLDOWN);
  4013e2:	2110      	movs	r1, #16
  4013e4:	207a      	movs	r0, #122	; 0x7a
  4013e6:	47c0      	blx	r8
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4013e8:	2504      	movs	r5, #4
  4013ea:	6125      	str	r5, [r4, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4013ec:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
	ioport_set_pin_dir(COUNTERC_CLR_PIN, IOPORT_DIR_OUTPUT);
	ioport_set_pin_mode(COUNTERC_CLR_PIN, IOPORT_MODE_PULLDOWN);
  4013f0:	2110      	movs	r1, #16
  4013f2:	2002      	movs	r0, #2
  4013f4:	47c0      	blx	r8
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4013f6:	f8ca 6030 	str.w	r6, [sl, #48]	; 0x30
  4013fa:	f8c7 9030 	str.w	r9, [r7, #48]	; 0x30
  4013fe:	6325      	str	r5, [r4, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401400:	f44f 1700 	mov.w	r7, #2097152	; 0x200000
  401404:	6167      	str	r7, [r4, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401406:	f8c4 70a0 	str.w	r7, [r4, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40140a:	4d46      	ldr	r5, [pc, #280]	; (401524 <main+0x32c>)
  40140c:	f04f 0910 	mov.w	r9, #16
  401410:	f8c5 9014 	str.w	r9, [r5, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401414:	f8c5 90a0 	str.w	r9, [r5, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401418:	616e      	str	r6, [r5, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40141a:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
	//Configure CountRead Pin and Interrupt
	ioport_set_pin_dir(COUNTERA_READY_PIN, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(COUNTERB_READY_PIN, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(COUNTERC_READY_PIN, IOPORT_DIR_INPUT);
	
	ioport_set_pin_mode(COUNTERA_READY_PIN, (IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE) );
  40141e:	2188      	movs	r1, #136	; 0x88
  401420:	2015      	movs	r0, #21
  401422:	47c0      	blx	r8
	ioport_set_pin_mode(COUNTERB_READY_PIN, (IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE) );
  401424:	2188      	movs	r1, #136	; 0x88
  401426:	2024      	movs	r0, #36	; 0x24
  401428:	47c0      	blx	r8
	ioport_set_pin_mode(COUNTERC_READY_PIN, (IOPORT_MODE_PULLUP | IOPORT_MODE_DEBOUNCE) );
  40142a:	2188      	movs	r1, #136	; 0x88
  40142c:	202d      	movs	r0, #45	; 0x2d
  40142e:	47c0      	blx	r8
		base->PIO_ESR = mask;
  401430:	f8c4 70c0 	str.w	r7, [r4, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401434:	f8c4 70d4 	str.w	r7, [r4, #212]	; 0xd4
	base->PIO_AIMER = mask;
  401438:	f8c4 70b0 	str.w	r7, [r4, #176]	; 0xb0
		base->PIO_ESR = mask;
  40143c:	f8c5 90c0 	str.w	r9, [r5, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401440:	f8c5 90d4 	str.w	r9, [r5, #212]	; 0xd4
	base->PIO_AIMER = mask;
  401444:	f8c5 90b0 	str.w	r9, [r5, #176]	; 0xb0
		base->PIO_ESR = mask;
  401448:	f8c5 60c0 	str.w	r6, [r5, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40144c:	f8c5 60d4 	str.w	r6, [r5, #212]	; 0xd4
	base->PIO_AIMER = mask;
  401450:	f8c5 60b0 	str.w	r6, [r5, #176]	; 0xb0
	
	ioport_set_pin_sense_mode(COUNTERA_READY_PIN, (IOPORT_SENSE_RISING));
	ioport_set_pin_sense_mode(COUNTERB_READY_PIN, (IOPORT_SENSE_RISING));
	ioport_set_pin_sense_mode(COUNTERC_READY_PIN, (IOPORT_SENSE_RISING));
	
	pio_handler_set(PIOA, ID_PIOA, COUNTERA_READY_MASK, (PIO_PULLUP | PIO_DEBOUNCE | PIO_IT_RISE_EDGE), CountReady_Handler);
  401454:	f8df 8100 	ldr.w	r8, [pc, #256]	; 401558 <main+0x360>
  401458:	f8cd 8000 	str.w	r8, [sp]
  40145c:	2379      	movs	r3, #121	; 0x79
  40145e:	463a      	mov	r2, r7
  401460:	210a      	movs	r1, #10
  401462:	4620      	mov	r0, r4
  401464:	4e30      	ldr	r6, [pc, #192]	; (401528 <main+0x330>)
  401466:	47b0      	blx	r6
	pio_handler_set(PIOB, ID_PIOB, (COUNTERB_READY_MASK || COUNTERC_READY_MASK), (PIO_PULLUP | PIO_DEBOUNCE | PIO_IT_RISE_EDGE), CountReady_Handler);
  401468:	f8cd 8000 	str.w	r8, [sp]
  40146c:	2379      	movs	r3, #121	; 0x79
  40146e:	2201      	movs	r2, #1
  401470:	210b      	movs	r1, #11
  401472:	4628      	mov	r0, r5
  401474:	47b0      	blx	r6
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401476:	4b2d      	ldr	r3, [pc, #180]	; (40152c <main+0x334>)
  401478:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40147c:	601a      	str	r2, [r3, #0]
  40147e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401482:	601a      	str	r2, [r3, #0]
	
	NVIC_EnableIRQ((IRQn_Type) ID_PIOA);
	NVIC_EnableIRQ((IRQn_Type) ID_PIOB);
	
	pio_handler_set_priority(PIOA, (IRQn_Type) ID_PIOA, IRQ_PRIOR_PIO);
  401484:	2200      	movs	r2, #0
  401486:	210a      	movs	r1, #10
  401488:	4620      	mov	r0, r4
  40148a:	4e29      	ldr	r6, [pc, #164]	; (401530 <main+0x338>)
  40148c:	47b0      	blx	r6
	pio_handler_set_priority(PIOB, (IRQn_Type) ID_PIOB, IRQ_PRIOR_PIO);
  40148e:	2200      	movs	r2, #0
  401490:	210b      	movs	r1, #11
  401492:	4628      	mov	r0, r5
  401494:	47b0      	blx	r6
	
	pio_enable_interrupt(PIOA, COUNTERA_READY_MASK);
  401496:	4639      	mov	r1, r7
  401498:	4620      	mov	r0, r4
  40149a:	4c26      	ldr	r4, [pc, #152]	; (401534 <main+0x33c>)
  40149c:	47a0      	blx	r4
	pio_enable_interrupt(PIOB, ( COUNTERB_READY_MASK || COUNTERC_READY_MASK ));
  40149e:	2101      	movs	r1, #1
  4014a0:	4628      	mov	r0, r5
  4014a2:	47a0      	blx	r4
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  4014a4:	4b24      	ldr	r3, [pc, #144]	; (401538 <main+0x340>)
  4014a6:	4a25      	ldr	r2, [pc, #148]	; (40153c <main+0x344>)
  4014a8:	605a      	str	r2, [r3, #4]
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4014aa:	21e0      	movs	r1, #224	; 0xe0
  4014ac:	4a24      	ldr	r2, [pc, #144]	; (401540 <main+0x348>)
  4014ae:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  4014b2:	2200      	movs	r2, #0
  4014b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  4014b6:	2207      	movs	r2, #7
  4014b8:	601a      	str	r2, [r3, #0]
	if (SysTick_Config(sysclk_get_cpu_hz() / 1000)) {
		printf("-F- Systick configuration error\r\n\r\n");
		while (1);
	}
	
	printf("I/O Configured\r\n\r\n");
  4014ba:	4822      	ldr	r0, [pc, #136]	; (401544 <main+0x34c>)
  4014bc:	4b11      	ldr	r3, [pc, #68]	; (401504 <main+0x30c>)
  4014be:	4798      	blx	r3
  4014c0:	e7fe      	b.n	4014c0 <main+0x2c8>
  4014c2:	bf00      	nop
  4014c4:	004001d5 	.word	0x004001d5
  4014c8:	004002d5 	.word	0x004002d5
  4014cc:	004006f1 	.word	0x004006f1
  4014d0:	40028000 	.word	0x40028000
  4014d4:	20400ab4 	.word	0x20400ab4
  4014d8:	00400c91 	.word	0x00400c91
  4014dc:	20400ab0 	.word	0x20400ab0
  4014e0:	00400bb5 	.word	0x00400bb5
  4014e4:	20400aac 	.word	0x20400aac
  4014e8:	047868c0 	.word	0x047868c0
  4014ec:	004007b9 	.word	0x004007b9
  4014f0:	0040080d 	.word	0x0040080d
  4014f4:	00400813 	.word	0x00400813
  4014f8:	2040002c 	.word	0x2040002c
  4014fc:	004017a5 	.word	0x004017a5
  401500:	00407aa0 	.word	0x00407aa0
  401504:	004015ad 	.word	0x004015ad
  401508:	20400008 	.word	0x20400008
  40150c:	00200707 	.word	0x00200707
  401510:	20400010 	.word	0x20400010
  401514:	2040001c 	.word	0x2040001c
  401518:	20400028 	.word	0x20400028
  40151c:	400e0e00 	.word	0x400e0e00
  401520:	400e1400 	.word	0x400e1400
  401524:	400e1000 	.word	0x400e1000
  401528:	00400479 	.word	0x00400479
  40152c:	e000e100 	.word	0xe000e100
  401530:	0040054d 	.word	0x0040054d
  401534:	00400417 	.word	0x00400417
  401538:	e000e010 	.word	0xe000e010
  40153c:	000249ef 	.word	0x000249ef
  401540:	e000ed00 	.word	0xe000ed00
  401544:	00407ab4 	.word	0x00407ab4
  401548:	20400013 	.word	0x20400013
  40154c:	2040001f 	.word	0x2040001f
  401550:	400e1200 	.word	0x400e1200
  401554:	00400b25 	.word	0x00400b25
  401558:	00401011 	.word	0x00401011

0040155c <__libc_init_array>:
  40155c:	b570      	push	{r4, r5, r6, lr}
  40155e:	4e0f      	ldr	r6, [pc, #60]	; (40159c <__libc_init_array+0x40>)
  401560:	4d0f      	ldr	r5, [pc, #60]	; (4015a0 <__libc_init_array+0x44>)
  401562:	1b76      	subs	r6, r6, r5
  401564:	10b6      	asrs	r6, r6, #2
  401566:	bf18      	it	ne
  401568:	2400      	movne	r4, #0
  40156a:	d005      	beq.n	401578 <__libc_init_array+0x1c>
  40156c:	3401      	adds	r4, #1
  40156e:	f855 3b04 	ldr.w	r3, [r5], #4
  401572:	4798      	blx	r3
  401574:	42a6      	cmp	r6, r4
  401576:	d1f9      	bne.n	40156c <__libc_init_array+0x10>
  401578:	4e0a      	ldr	r6, [pc, #40]	; (4015a4 <__libc_init_array+0x48>)
  40157a:	4d0b      	ldr	r5, [pc, #44]	; (4015a8 <__libc_init_array+0x4c>)
  40157c:	1b76      	subs	r6, r6, r5
  40157e:	f006 fbfb 	bl	407d78 <_init>
  401582:	10b6      	asrs	r6, r6, #2
  401584:	bf18      	it	ne
  401586:	2400      	movne	r4, #0
  401588:	d006      	beq.n	401598 <__libc_init_array+0x3c>
  40158a:	3401      	adds	r4, #1
  40158c:	f855 3b04 	ldr.w	r3, [r5], #4
  401590:	4798      	blx	r3
  401592:	42a6      	cmp	r6, r4
  401594:	d1f9      	bne.n	40158a <__libc_init_array+0x2e>
  401596:	bd70      	pop	{r4, r5, r6, pc}
  401598:	bd70      	pop	{r4, r5, r6, pc}
  40159a:	bf00      	nop
  40159c:	00407d84 	.word	0x00407d84
  4015a0:	00407d84 	.word	0x00407d84
  4015a4:	00407d8c 	.word	0x00407d8c
  4015a8:	00407d84 	.word	0x00407d84

004015ac <iprintf>:
  4015ac:	b40f      	push	{r0, r1, r2, r3}
  4015ae:	b500      	push	{lr}
  4015b0:	4907      	ldr	r1, [pc, #28]	; (4015d0 <iprintf+0x24>)
  4015b2:	b083      	sub	sp, #12
  4015b4:	ab04      	add	r3, sp, #16
  4015b6:	6808      	ldr	r0, [r1, #0]
  4015b8:	f853 2b04 	ldr.w	r2, [r3], #4
  4015bc:	6881      	ldr	r1, [r0, #8]
  4015be:	9301      	str	r3, [sp, #4]
  4015c0:	f001 fd0c 	bl	402fdc <_vfiprintf_r>
  4015c4:	b003      	add	sp, #12
  4015c6:	f85d eb04 	ldr.w	lr, [sp], #4
  4015ca:	b004      	add	sp, #16
  4015cc:	4770      	bx	lr
  4015ce:	bf00      	nop
  4015d0:	2040002c 	.word	0x2040002c

004015d4 <memcpy>:
  4015d4:	4684      	mov	ip, r0
  4015d6:	ea41 0300 	orr.w	r3, r1, r0
  4015da:	f013 0303 	ands.w	r3, r3, #3
  4015de:	d16d      	bne.n	4016bc <memcpy+0xe8>
  4015e0:	3a40      	subs	r2, #64	; 0x40
  4015e2:	d341      	bcc.n	401668 <memcpy+0x94>
  4015e4:	f851 3b04 	ldr.w	r3, [r1], #4
  4015e8:	f840 3b04 	str.w	r3, [r0], #4
  4015ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4015f0:	f840 3b04 	str.w	r3, [r0], #4
  4015f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4015f8:	f840 3b04 	str.w	r3, [r0], #4
  4015fc:	f851 3b04 	ldr.w	r3, [r1], #4
  401600:	f840 3b04 	str.w	r3, [r0], #4
  401604:	f851 3b04 	ldr.w	r3, [r1], #4
  401608:	f840 3b04 	str.w	r3, [r0], #4
  40160c:	f851 3b04 	ldr.w	r3, [r1], #4
  401610:	f840 3b04 	str.w	r3, [r0], #4
  401614:	f851 3b04 	ldr.w	r3, [r1], #4
  401618:	f840 3b04 	str.w	r3, [r0], #4
  40161c:	f851 3b04 	ldr.w	r3, [r1], #4
  401620:	f840 3b04 	str.w	r3, [r0], #4
  401624:	f851 3b04 	ldr.w	r3, [r1], #4
  401628:	f840 3b04 	str.w	r3, [r0], #4
  40162c:	f851 3b04 	ldr.w	r3, [r1], #4
  401630:	f840 3b04 	str.w	r3, [r0], #4
  401634:	f851 3b04 	ldr.w	r3, [r1], #4
  401638:	f840 3b04 	str.w	r3, [r0], #4
  40163c:	f851 3b04 	ldr.w	r3, [r1], #4
  401640:	f840 3b04 	str.w	r3, [r0], #4
  401644:	f851 3b04 	ldr.w	r3, [r1], #4
  401648:	f840 3b04 	str.w	r3, [r0], #4
  40164c:	f851 3b04 	ldr.w	r3, [r1], #4
  401650:	f840 3b04 	str.w	r3, [r0], #4
  401654:	f851 3b04 	ldr.w	r3, [r1], #4
  401658:	f840 3b04 	str.w	r3, [r0], #4
  40165c:	f851 3b04 	ldr.w	r3, [r1], #4
  401660:	f840 3b04 	str.w	r3, [r0], #4
  401664:	3a40      	subs	r2, #64	; 0x40
  401666:	d2bd      	bcs.n	4015e4 <memcpy+0x10>
  401668:	3230      	adds	r2, #48	; 0x30
  40166a:	d311      	bcc.n	401690 <memcpy+0xbc>
  40166c:	f851 3b04 	ldr.w	r3, [r1], #4
  401670:	f840 3b04 	str.w	r3, [r0], #4
  401674:	f851 3b04 	ldr.w	r3, [r1], #4
  401678:	f840 3b04 	str.w	r3, [r0], #4
  40167c:	f851 3b04 	ldr.w	r3, [r1], #4
  401680:	f840 3b04 	str.w	r3, [r0], #4
  401684:	f851 3b04 	ldr.w	r3, [r1], #4
  401688:	f840 3b04 	str.w	r3, [r0], #4
  40168c:	3a10      	subs	r2, #16
  40168e:	d2ed      	bcs.n	40166c <memcpy+0x98>
  401690:	320c      	adds	r2, #12
  401692:	d305      	bcc.n	4016a0 <memcpy+0xcc>
  401694:	f851 3b04 	ldr.w	r3, [r1], #4
  401698:	f840 3b04 	str.w	r3, [r0], #4
  40169c:	3a04      	subs	r2, #4
  40169e:	d2f9      	bcs.n	401694 <memcpy+0xc0>
  4016a0:	3204      	adds	r2, #4
  4016a2:	d008      	beq.n	4016b6 <memcpy+0xe2>
  4016a4:	07d2      	lsls	r2, r2, #31
  4016a6:	bf1c      	itt	ne
  4016a8:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4016ac:	f800 3b01 	strbne.w	r3, [r0], #1
  4016b0:	d301      	bcc.n	4016b6 <memcpy+0xe2>
  4016b2:	880b      	ldrh	r3, [r1, #0]
  4016b4:	8003      	strh	r3, [r0, #0]
  4016b6:	4660      	mov	r0, ip
  4016b8:	4770      	bx	lr
  4016ba:	bf00      	nop
  4016bc:	2a08      	cmp	r2, #8
  4016be:	d313      	bcc.n	4016e8 <memcpy+0x114>
  4016c0:	078b      	lsls	r3, r1, #30
  4016c2:	d08d      	beq.n	4015e0 <memcpy+0xc>
  4016c4:	f010 0303 	ands.w	r3, r0, #3
  4016c8:	d08a      	beq.n	4015e0 <memcpy+0xc>
  4016ca:	f1c3 0304 	rsb	r3, r3, #4
  4016ce:	1ad2      	subs	r2, r2, r3
  4016d0:	07db      	lsls	r3, r3, #31
  4016d2:	bf1c      	itt	ne
  4016d4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4016d8:	f800 3b01 	strbne.w	r3, [r0], #1
  4016dc:	d380      	bcc.n	4015e0 <memcpy+0xc>
  4016de:	f831 3b02 	ldrh.w	r3, [r1], #2
  4016e2:	f820 3b02 	strh.w	r3, [r0], #2
  4016e6:	e77b      	b.n	4015e0 <memcpy+0xc>
  4016e8:	3a04      	subs	r2, #4
  4016ea:	d3d9      	bcc.n	4016a0 <memcpy+0xcc>
  4016ec:	3a01      	subs	r2, #1
  4016ee:	f811 3b01 	ldrb.w	r3, [r1], #1
  4016f2:	f800 3b01 	strb.w	r3, [r0], #1
  4016f6:	d2f9      	bcs.n	4016ec <memcpy+0x118>
  4016f8:	780b      	ldrb	r3, [r1, #0]
  4016fa:	7003      	strb	r3, [r0, #0]
  4016fc:	784b      	ldrb	r3, [r1, #1]
  4016fe:	7043      	strb	r3, [r0, #1]
  401700:	788b      	ldrb	r3, [r1, #2]
  401702:	7083      	strb	r3, [r0, #2]
  401704:	4660      	mov	r0, ip
  401706:	4770      	bx	lr

00401708 <memset>:
  401708:	b470      	push	{r4, r5, r6}
  40170a:	0786      	lsls	r6, r0, #30
  40170c:	d046      	beq.n	40179c <memset+0x94>
  40170e:	1e54      	subs	r4, r2, #1
  401710:	2a00      	cmp	r2, #0
  401712:	d041      	beq.n	401798 <memset+0x90>
  401714:	b2ca      	uxtb	r2, r1
  401716:	4603      	mov	r3, r0
  401718:	e002      	b.n	401720 <memset+0x18>
  40171a:	f114 34ff 	adds.w	r4, r4, #4294967295
  40171e:	d33b      	bcc.n	401798 <memset+0x90>
  401720:	f803 2b01 	strb.w	r2, [r3], #1
  401724:	079d      	lsls	r5, r3, #30
  401726:	d1f8      	bne.n	40171a <memset+0x12>
  401728:	2c03      	cmp	r4, #3
  40172a:	d92e      	bls.n	40178a <memset+0x82>
  40172c:	b2cd      	uxtb	r5, r1
  40172e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401732:	2c0f      	cmp	r4, #15
  401734:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401738:	d919      	bls.n	40176e <memset+0x66>
  40173a:	f103 0210 	add.w	r2, r3, #16
  40173e:	4626      	mov	r6, r4
  401740:	3e10      	subs	r6, #16
  401742:	2e0f      	cmp	r6, #15
  401744:	f842 5c10 	str.w	r5, [r2, #-16]
  401748:	f842 5c0c 	str.w	r5, [r2, #-12]
  40174c:	f842 5c08 	str.w	r5, [r2, #-8]
  401750:	f842 5c04 	str.w	r5, [r2, #-4]
  401754:	f102 0210 	add.w	r2, r2, #16
  401758:	d8f2      	bhi.n	401740 <memset+0x38>
  40175a:	f1a4 0210 	sub.w	r2, r4, #16
  40175e:	f022 020f 	bic.w	r2, r2, #15
  401762:	f004 040f 	and.w	r4, r4, #15
  401766:	3210      	adds	r2, #16
  401768:	2c03      	cmp	r4, #3
  40176a:	4413      	add	r3, r2
  40176c:	d90d      	bls.n	40178a <memset+0x82>
  40176e:	461e      	mov	r6, r3
  401770:	4622      	mov	r2, r4
  401772:	3a04      	subs	r2, #4
  401774:	2a03      	cmp	r2, #3
  401776:	f846 5b04 	str.w	r5, [r6], #4
  40177a:	d8fa      	bhi.n	401772 <memset+0x6a>
  40177c:	1f22      	subs	r2, r4, #4
  40177e:	f022 0203 	bic.w	r2, r2, #3
  401782:	3204      	adds	r2, #4
  401784:	4413      	add	r3, r2
  401786:	f004 0403 	and.w	r4, r4, #3
  40178a:	b12c      	cbz	r4, 401798 <memset+0x90>
  40178c:	b2c9      	uxtb	r1, r1
  40178e:	441c      	add	r4, r3
  401790:	f803 1b01 	strb.w	r1, [r3], #1
  401794:	429c      	cmp	r4, r3
  401796:	d1fb      	bne.n	401790 <memset+0x88>
  401798:	bc70      	pop	{r4, r5, r6}
  40179a:	4770      	bx	lr
  40179c:	4614      	mov	r4, r2
  40179e:	4603      	mov	r3, r0
  4017a0:	e7c2      	b.n	401728 <memset+0x20>
  4017a2:	bf00      	nop

004017a4 <setbuf>:
  4017a4:	2900      	cmp	r1, #0
  4017a6:	bf0c      	ite	eq
  4017a8:	2202      	moveq	r2, #2
  4017aa:	2200      	movne	r2, #0
  4017ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4017b0:	f000 b800 	b.w	4017b4 <setvbuf>

004017b4 <setvbuf>:
  4017b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4017b8:	4c61      	ldr	r4, [pc, #388]	; (401940 <setvbuf+0x18c>)
  4017ba:	6825      	ldr	r5, [r4, #0]
  4017bc:	b083      	sub	sp, #12
  4017be:	4604      	mov	r4, r0
  4017c0:	460f      	mov	r7, r1
  4017c2:	4690      	mov	r8, r2
  4017c4:	461e      	mov	r6, r3
  4017c6:	b115      	cbz	r5, 4017ce <setvbuf+0x1a>
  4017c8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4017ca:	2b00      	cmp	r3, #0
  4017cc:	d064      	beq.n	401898 <setvbuf+0xe4>
  4017ce:	f1b8 0f02 	cmp.w	r8, #2
  4017d2:	d006      	beq.n	4017e2 <setvbuf+0x2e>
  4017d4:	f1b8 0f01 	cmp.w	r8, #1
  4017d8:	f200 809f 	bhi.w	40191a <setvbuf+0x166>
  4017dc:	2e00      	cmp	r6, #0
  4017de:	f2c0 809c 	blt.w	40191a <setvbuf+0x166>
  4017e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4017e4:	07d8      	lsls	r0, r3, #31
  4017e6:	d534      	bpl.n	401852 <setvbuf+0x9e>
  4017e8:	4621      	mov	r1, r4
  4017ea:	4628      	mov	r0, r5
  4017ec:	f003 fb52 	bl	404e94 <_fflush_r>
  4017f0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4017f2:	b141      	cbz	r1, 401806 <setvbuf+0x52>
  4017f4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4017f8:	4299      	cmp	r1, r3
  4017fa:	d002      	beq.n	401802 <setvbuf+0x4e>
  4017fc:	4628      	mov	r0, r5
  4017fe:	f003 fcc7 	bl	405190 <_free_r>
  401802:	2300      	movs	r3, #0
  401804:	6323      	str	r3, [r4, #48]	; 0x30
  401806:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40180a:	2200      	movs	r2, #0
  40180c:	61a2      	str	r2, [r4, #24]
  40180e:	6062      	str	r2, [r4, #4]
  401810:	061a      	lsls	r2, r3, #24
  401812:	d43a      	bmi.n	40188a <setvbuf+0xd6>
  401814:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401818:	f023 0303 	bic.w	r3, r3, #3
  40181c:	f1b8 0f02 	cmp.w	r8, #2
  401820:	81a3      	strh	r3, [r4, #12]
  401822:	d01d      	beq.n	401860 <setvbuf+0xac>
  401824:	ab01      	add	r3, sp, #4
  401826:	466a      	mov	r2, sp
  401828:	4621      	mov	r1, r4
  40182a:	4628      	mov	r0, r5
  40182c:	f003 ff5c 	bl	4056e8 <__swhatbuf_r>
  401830:	89a3      	ldrh	r3, [r4, #12]
  401832:	4318      	orrs	r0, r3
  401834:	81a0      	strh	r0, [r4, #12]
  401836:	2e00      	cmp	r6, #0
  401838:	d132      	bne.n	4018a0 <setvbuf+0xec>
  40183a:	9e00      	ldr	r6, [sp, #0]
  40183c:	4630      	mov	r0, r6
  40183e:	f003 ffcb 	bl	4057d8 <malloc>
  401842:	4607      	mov	r7, r0
  401844:	2800      	cmp	r0, #0
  401846:	d06b      	beq.n	401920 <setvbuf+0x16c>
  401848:	89a3      	ldrh	r3, [r4, #12]
  40184a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40184e:	81a3      	strh	r3, [r4, #12]
  401850:	e028      	b.n	4018a4 <setvbuf+0xf0>
  401852:	89a3      	ldrh	r3, [r4, #12]
  401854:	0599      	lsls	r1, r3, #22
  401856:	d4c7      	bmi.n	4017e8 <setvbuf+0x34>
  401858:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40185a:	f003 ff41 	bl	4056e0 <__retarget_lock_acquire_recursive>
  40185e:	e7c3      	b.n	4017e8 <setvbuf+0x34>
  401860:	2500      	movs	r5, #0
  401862:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401864:	2600      	movs	r6, #0
  401866:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40186a:	f043 0302 	orr.w	r3, r3, #2
  40186e:	2001      	movs	r0, #1
  401870:	60a6      	str	r6, [r4, #8]
  401872:	07ce      	lsls	r6, r1, #31
  401874:	81a3      	strh	r3, [r4, #12]
  401876:	6022      	str	r2, [r4, #0]
  401878:	6122      	str	r2, [r4, #16]
  40187a:	6160      	str	r0, [r4, #20]
  40187c:	d401      	bmi.n	401882 <setvbuf+0xce>
  40187e:	0598      	lsls	r0, r3, #22
  401880:	d53e      	bpl.n	401900 <setvbuf+0x14c>
  401882:	4628      	mov	r0, r5
  401884:	b003      	add	sp, #12
  401886:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40188a:	6921      	ldr	r1, [r4, #16]
  40188c:	4628      	mov	r0, r5
  40188e:	f003 fc7f 	bl	405190 <_free_r>
  401892:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401896:	e7bd      	b.n	401814 <setvbuf+0x60>
  401898:	4628      	mov	r0, r5
  40189a:	f003 fb53 	bl	404f44 <__sinit>
  40189e:	e796      	b.n	4017ce <setvbuf+0x1a>
  4018a0:	2f00      	cmp	r7, #0
  4018a2:	d0cb      	beq.n	40183c <setvbuf+0x88>
  4018a4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4018a6:	2b00      	cmp	r3, #0
  4018a8:	d033      	beq.n	401912 <setvbuf+0x15e>
  4018aa:	9b00      	ldr	r3, [sp, #0]
  4018ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4018b0:	6027      	str	r7, [r4, #0]
  4018b2:	429e      	cmp	r6, r3
  4018b4:	bf1c      	itt	ne
  4018b6:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4018ba:	81a2      	strhne	r2, [r4, #12]
  4018bc:	f1b8 0f01 	cmp.w	r8, #1
  4018c0:	bf04      	itt	eq
  4018c2:	f042 0201 	orreq.w	r2, r2, #1
  4018c6:	81a2      	strheq	r2, [r4, #12]
  4018c8:	b292      	uxth	r2, r2
  4018ca:	f012 0308 	ands.w	r3, r2, #8
  4018ce:	6127      	str	r7, [r4, #16]
  4018d0:	6166      	str	r6, [r4, #20]
  4018d2:	d00e      	beq.n	4018f2 <setvbuf+0x13e>
  4018d4:	07d1      	lsls	r1, r2, #31
  4018d6:	d51a      	bpl.n	40190e <setvbuf+0x15a>
  4018d8:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4018da:	4276      	negs	r6, r6
  4018dc:	2300      	movs	r3, #0
  4018de:	f015 0501 	ands.w	r5, r5, #1
  4018e2:	61a6      	str	r6, [r4, #24]
  4018e4:	60a3      	str	r3, [r4, #8]
  4018e6:	d009      	beq.n	4018fc <setvbuf+0x148>
  4018e8:	2500      	movs	r5, #0
  4018ea:	4628      	mov	r0, r5
  4018ec:	b003      	add	sp, #12
  4018ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4018f2:	60a3      	str	r3, [r4, #8]
  4018f4:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4018f6:	f015 0501 	ands.w	r5, r5, #1
  4018fa:	d1f5      	bne.n	4018e8 <setvbuf+0x134>
  4018fc:	0593      	lsls	r3, r2, #22
  4018fe:	d4c0      	bmi.n	401882 <setvbuf+0xce>
  401900:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401902:	f003 feef 	bl	4056e4 <__retarget_lock_release_recursive>
  401906:	4628      	mov	r0, r5
  401908:	b003      	add	sp, #12
  40190a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40190e:	60a6      	str	r6, [r4, #8]
  401910:	e7f0      	b.n	4018f4 <setvbuf+0x140>
  401912:	4628      	mov	r0, r5
  401914:	f003 fb16 	bl	404f44 <__sinit>
  401918:	e7c7      	b.n	4018aa <setvbuf+0xf6>
  40191a:	f04f 35ff 	mov.w	r5, #4294967295
  40191e:	e7b0      	b.n	401882 <setvbuf+0xce>
  401920:	f8dd 9000 	ldr.w	r9, [sp]
  401924:	45b1      	cmp	r9, r6
  401926:	d004      	beq.n	401932 <setvbuf+0x17e>
  401928:	4648      	mov	r0, r9
  40192a:	f003 ff55 	bl	4057d8 <malloc>
  40192e:	4607      	mov	r7, r0
  401930:	b920      	cbnz	r0, 40193c <setvbuf+0x188>
  401932:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401936:	f04f 35ff 	mov.w	r5, #4294967295
  40193a:	e792      	b.n	401862 <setvbuf+0xae>
  40193c:	464e      	mov	r6, r9
  40193e:	e783      	b.n	401848 <setvbuf+0x94>
  401940:	2040002c 	.word	0x2040002c

00401944 <sprintf>:
  401944:	b40e      	push	{r1, r2, r3}
  401946:	b5f0      	push	{r4, r5, r6, r7, lr}
  401948:	b09c      	sub	sp, #112	; 0x70
  40194a:	ab21      	add	r3, sp, #132	; 0x84
  40194c:	490f      	ldr	r1, [pc, #60]	; (40198c <sprintf+0x48>)
  40194e:	f853 2b04 	ldr.w	r2, [r3], #4
  401952:	9301      	str	r3, [sp, #4]
  401954:	4605      	mov	r5, r0
  401956:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40195a:	6808      	ldr	r0, [r1, #0]
  40195c:	9502      	str	r5, [sp, #8]
  40195e:	f44f 7702 	mov.w	r7, #520	; 0x208
  401962:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401966:	a902      	add	r1, sp, #8
  401968:	9506      	str	r5, [sp, #24]
  40196a:	f8ad 7014 	strh.w	r7, [sp, #20]
  40196e:	9404      	str	r4, [sp, #16]
  401970:	9407      	str	r4, [sp, #28]
  401972:	f8ad 6016 	strh.w	r6, [sp, #22]
  401976:	f000 f8c3 	bl	401b00 <_svfprintf_r>
  40197a:	9b02      	ldr	r3, [sp, #8]
  40197c:	2200      	movs	r2, #0
  40197e:	701a      	strb	r2, [r3, #0]
  401980:	b01c      	add	sp, #112	; 0x70
  401982:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401986:	b003      	add	sp, #12
  401988:	4770      	bx	lr
  40198a:	bf00      	nop
  40198c:	2040002c 	.word	0x2040002c
	...

004019c0 <strlen>:
  4019c0:	f890 f000 	pld	[r0]
  4019c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4019c8:	f020 0107 	bic.w	r1, r0, #7
  4019cc:	f06f 0c00 	mvn.w	ip, #0
  4019d0:	f010 0407 	ands.w	r4, r0, #7
  4019d4:	f891 f020 	pld	[r1, #32]
  4019d8:	f040 8049 	bne.w	401a6e <strlen+0xae>
  4019dc:	f04f 0400 	mov.w	r4, #0
  4019e0:	f06f 0007 	mvn.w	r0, #7
  4019e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4019e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4019ec:	f100 0008 	add.w	r0, r0, #8
  4019f0:	fa82 f24c 	uadd8	r2, r2, ip
  4019f4:	faa4 f28c 	sel	r2, r4, ip
  4019f8:	fa83 f34c 	uadd8	r3, r3, ip
  4019fc:	faa2 f38c 	sel	r3, r2, ip
  401a00:	bb4b      	cbnz	r3, 401a56 <strlen+0x96>
  401a02:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401a06:	fa82 f24c 	uadd8	r2, r2, ip
  401a0a:	f100 0008 	add.w	r0, r0, #8
  401a0e:	faa4 f28c 	sel	r2, r4, ip
  401a12:	fa83 f34c 	uadd8	r3, r3, ip
  401a16:	faa2 f38c 	sel	r3, r2, ip
  401a1a:	b9e3      	cbnz	r3, 401a56 <strlen+0x96>
  401a1c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401a20:	fa82 f24c 	uadd8	r2, r2, ip
  401a24:	f100 0008 	add.w	r0, r0, #8
  401a28:	faa4 f28c 	sel	r2, r4, ip
  401a2c:	fa83 f34c 	uadd8	r3, r3, ip
  401a30:	faa2 f38c 	sel	r3, r2, ip
  401a34:	b97b      	cbnz	r3, 401a56 <strlen+0x96>
  401a36:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  401a3a:	f101 0120 	add.w	r1, r1, #32
  401a3e:	fa82 f24c 	uadd8	r2, r2, ip
  401a42:	f100 0008 	add.w	r0, r0, #8
  401a46:	faa4 f28c 	sel	r2, r4, ip
  401a4a:	fa83 f34c 	uadd8	r3, r3, ip
  401a4e:	faa2 f38c 	sel	r3, r2, ip
  401a52:	2b00      	cmp	r3, #0
  401a54:	d0c6      	beq.n	4019e4 <strlen+0x24>
  401a56:	2a00      	cmp	r2, #0
  401a58:	bf04      	itt	eq
  401a5a:	3004      	addeq	r0, #4
  401a5c:	461a      	moveq	r2, r3
  401a5e:	ba12      	rev	r2, r2
  401a60:	fab2 f282 	clz	r2, r2
  401a64:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401a68:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  401a6c:	4770      	bx	lr
  401a6e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401a72:	f004 0503 	and.w	r5, r4, #3
  401a76:	f1c4 0000 	rsb	r0, r4, #0
  401a7a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  401a7e:	f014 0f04 	tst.w	r4, #4
  401a82:	f891 f040 	pld	[r1, #64]	; 0x40
  401a86:	fa0c f505 	lsl.w	r5, ip, r5
  401a8a:	ea62 0205 	orn	r2, r2, r5
  401a8e:	bf1c      	itt	ne
  401a90:	ea63 0305 	ornne	r3, r3, r5
  401a94:	4662      	movne	r2, ip
  401a96:	f04f 0400 	mov.w	r4, #0
  401a9a:	e7a9      	b.n	4019f0 <strlen+0x30>

00401a9c <strncpy>:
  401a9c:	ea40 0301 	orr.w	r3, r0, r1
  401aa0:	f013 0f03 	tst.w	r3, #3
  401aa4:	b470      	push	{r4, r5, r6}
  401aa6:	4603      	mov	r3, r0
  401aa8:	d024      	beq.n	401af4 <strncpy+0x58>
  401aaa:	b1a2      	cbz	r2, 401ad6 <strncpy+0x3a>
  401aac:	780c      	ldrb	r4, [r1, #0]
  401aae:	701c      	strb	r4, [r3, #0]
  401ab0:	3a01      	subs	r2, #1
  401ab2:	3301      	adds	r3, #1
  401ab4:	3101      	adds	r1, #1
  401ab6:	b13c      	cbz	r4, 401ac8 <strncpy+0x2c>
  401ab8:	b16a      	cbz	r2, 401ad6 <strncpy+0x3a>
  401aba:	f811 4b01 	ldrb.w	r4, [r1], #1
  401abe:	f803 4b01 	strb.w	r4, [r3], #1
  401ac2:	3a01      	subs	r2, #1
  401ac4:	2c00      	cmp	r4, #0
  401ac6:	d1f7      	bne.n	401ab8 <strncpy+0x1c>
  401ac8:	b12a      	cbz	r2, 401ad6 <strncpy+0x3a>
  401aca:	441a      	add	r2, r3
  401acc:	2100      	movs	r1, #0
  401ace:	f803 1b01 	strb.w	r1, [r3], #1
  401ad2:	429a      	cmp	r2, r3
  401ad4:	d1fb      	bne.n	401ace <strncpy+0x32>
  401ad6:	bc70      	pop	{r4, r5, r6}
  401ad8:	4770      	bx	lr
  401ada:	460e      	mov	r6, r1
  401adc:	f851 5b04 	ldr.w	r5, [r1], #4
  401ae0:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
  401ae4:	ea24 0405 	bic.w	r4, r4, r5
  401ae8:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  401aec:	d105      	bne.n	401afa <strncpy+0x5e>
  401aee:	f843 5b04 	str.w	r5, [r3], #4
  401af2:	3a04      	subs	r2, #4
  401af4:	2a03      	cmp	r2, #3
  401af6:	d8f0      	bhi.n	401ada <strncpy+0x3e>
  401af8:	e7d7      	b.n	401aaa <strncpy+0xe>
  401afa:	4631      	mov	r1, r6
  401afc:	e7d6      	b.n	401aac <strncpy+0x10>
  401afe:	bf00      	nop

00401b00 <_svfprintf_r>:
  401b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b04:	b0c3      	sub	sp, #268	; 0x10c
  401b06:	460c      	mov	r4, r1
  401b08:	910b      	str	r1, [sp, #44]	; 0x2c
  401b0a:	4692      	mov	sl, r2
  401b0c:	930f      	str	r3, [sp, #60]	; 0x3c
  401b0e:	900c      	str	r0, [sp, #48]	; 0x30
  401b10:	f003 fdd4 	bl	4056bc <_localeconv_r>
  401b14:	6803      	ldr	r3, [r0, #0]
  401b16:	931a      	str	r3, [sp, #104]	; 0x68
  401b18:	4618      	mov	r0, r3
  401b1a:	f7ff ff51 	bl	4019c0 <strlen>
  401b1e:	89a3      	ldrh	r3, [r4, #12]
  401b20:	9019      	str	r0, [sp, #100]	; 0x64
  401b22:	0619      	lsls	r1, r3, #24
  401b24:	d503      	bpl.n	401b2e <_svfprintf_r+0x2e>
  401b26:	6923      	ldr	r3, [r4, #16]
  401b28:	2b00      	cmp	r3, #0
  401b2a:	f001 8003 	beq.w	402b34 <_svfprintf_r+0x1034>
  401b2e:	2300      	movs	r3, #0
  401b30:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  401b34:	9313      	str	r3, [sp, #76]	; 0x4c
  401b36:	9315      	str	r3, [sp, #84]	; 0x54
  401b38:	9314      	str	r3, [sp, #80]	; 0x50
  401b3a:	9327      	str	r3, [sp, #156]	; 0x9c
  401b3c:	9326      	str	r3, [sp, #152]	; 0x98
  401b3e:	9318      	str	r3, [sp, #96]	; 0x60
  401b40:	931b      	str	r3, [sp, #108]	; 0x6c
  401b42:	9309      	str	r3, [sp, #36]	; 0x24
  401b44:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  401b48:	46c8      	mov	r8, r9
  401b4a:	9316      	str	r3, [sp, #88]	; 0x58
  401b4c:	9317      	str	r3, [sp, #92]	; 0x5c
  401b4e:	f89a 3000 	ldrb.w	r3, [sl]
  401b52:	4654      	mov	r4, sl
  401b54:	b1e3      	cbz	r3, 401b90 <_svfprintf_r+0x90>
  401b56:	2b25      	cmp	r3, #37	; 0x25
  401b58:	d102      	bne.n	401b60 <_svfprintf_r+0x60>
  401b5a:	e019      	b.n	401b90 <_svfprintf_r+0x90>
  401b5c:	2b25      	cmp	r3, #37	; 0x25
  401b5e:	d003      	beq.n	401b68 <_svfprintf_r+0x68>
  401b60:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401b64:	2b00      	cmp	r3, #0
  401b66:	d1f9      	bne.n	401b5c <_svfprintf_r+0x5c>
  401b68:	eba4 050a 	sub.w	r5, r4, sl
  401b6c:	b185      	cbz	r5, 401b90 <_svfprintf_r+0x90>
  401b6e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401b70:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401b72:	f8c8 a000 	str.w	sl, [r8]
  401b76:	3301      	adds	r3, #1
  401b78:	442a      	add	r2, r5
  401b7a:	2b07      	cmp	r3, #7
  401b7c:	f8c8 5004 	str.w	r5, [r8, #4]
  401b80:	9227      	str	r2, [sp, #156]	; 0x9c
  401b82:	9326      	str	r3, [sp, #152]	; 0x98
  401b84:	dc7f      	bgt.n	401c86 <_svfprintf_r+0x186>
  401b86:	f108 0808 	add.w	r8, r8, #8
  401b8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401b8c:	442b      	add	r3, r5
  401b8e:	9309      	str	r3, [sp, #36]	; 0x24
  401b90:	7823      	ldrb	r3, [r4, #0]
  401b92:	2b00      	cmp	r3, #0
  401b94:	d07f      	beq.n	401c96 <_svfprintf_r+0x196>
  401b96:	2300      	movs	r3, #0
  401b98:	461a      	mov	r2, r3
  401b9a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401b9e:	4619      	mov	r1, r3
  401ba0:	930d      	str	r3, [sp, #52]	; 0x34
  401ba2:	469b      	mov	fp, r3
  401ba4:	f04f 30ff 	mov.w	r0, #4294967295
  401ba8:	7863      	ldrb	r3, [r4, #1]
  401baa:	900a      	str	r0, [sp, #40]	; 0x28
  401bac:	f104 0a01 	add.w	sl, r4, #1
  401bb0:	f10a 0a01 	add.w	sl, sl, #1
  401bb4:	f1a3 0020 	sub.w	r0, r3, #32
  401bb8:	2858      	cmp	r0, #88	; 0x58
  401bba:	f200 83c1 	bhi.w	402340 <_svfprintf_r+0x840>
  401bbe:	e8df f010 	tbh	[pc, r0, lsl #1]
  401bc2:	0238      	.short	0x0238
  401bc4:	03bf03bf 	.word	0x03bf03bf
  401bc8:	03bf0240 	.word	0x03bf0240
  401bcc:	03bf03bf 	.word	0x03bf03bf
  401bd0:	03bf03bf 	.word	0x03bf03bf
  401bd4:	024503bf 	.word	0x024503bf
  401bd8:	03bf0203 	.word	0x03bf0203
  401bdc:	026b005d 	.word	0x026b005d
  401be0:	028603bf 	.word	0x028603bf
  401be4:	039d039d 	.word	0x039d039d
  401be8:	039d039d 	.word	0x039d039d
  401bec:	039d039d 	.word	0x039d039d
  401bf0:	039d039d 	.word	0x039d039d
  401bf4:	03bf039d 	.word	0x03bf039d
  401bf8:	03bf03bf 	.word	0x03bf03bf
  401bfc:	03bf03bf 	.word	0x03bf03bf
  401c00:	03bf03bf 	.word	0x03bf03bf
  401c04:	03bf03bf 	.word	0x03bf03bf
  401c08:	033703bf 	.word	0x033703bf
  401c0c:	03bf0357 	.word	0x03bf0357
  401c10:	03bf0357 	.word	0x03bf0357
  401c14:	03bf03bf 	.word	0x03bf03bf
  401c18:	039803bf 	.word	0x039803bf
  401c1c:	03bf03bf 	.word	0x03bf03bf
  401c20:	03bf03ad 	.word	0x03bf03ad
  401c24:	03bf03bf 	.word	0x03bf03bf
  401c28:	03bf03bf 	.word	0x03bf03bf
  401c2c:	03bf0259 	.word	0x03bf0259
  401c30:	031e03bf 	.word	0x031e03bf
  401c34:	03bf03bf 	.word	0x03bf03bf
  401c38:	03bf03bf 	.word	0x03bf03bf
  401c3c:	03bf03bf 	.word	0x03bf03bf
  401c40:	03bf03bf 	.word	0x03bf03bf
  401c44:	03bf03bf 	.word	0x03bf03bf
  401c48:	02db02c6 	.word	0x02db02c6
  401c4c:	03570357 	.word	0x03570357
  401c50:	028b0357 	.word	0x028b0357
  401c54:	03bf02db 	.word	0x03bf02db
  401c58:	029003bf 	.word	0x029003bf
  401c5c:	029d03bf 	.word	0x029d03bf
  401c60:	02b401cc 	.word	0x02b401cc
  401c64:	03bf0208 	.word	0x03bf0208
  401c68:	03bf01e1 	.word	0x03bf01e1
  401c6c:	03bf007e 	.word	0x03bf007e
  401c70:	020d03bf 	.word	0x020d03bf
  401c74:	980d      	ldr	r0, [sp, #52]	; 0x34
  401c76:	930f      	str	r3, [sp, #60]	; 0x3c
  401c78:	4240      	negs	r0, r0
  401c7a:	900d      	str	r0, [sp, #52]	; 0x34
  401c7c:	f04b 0b04 	orr.w	fp, fp, #4
  401c80:	f89a 3000 	ldrb.w	r3, [sl]
  401c84:	e794      	b.n	401bb0 <_svfprintf_r+0xb0>
  401c86:	aa25      	add	r2, sp, #148	; 0x94
  401c88:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401c8a:	980c      	ldr	r0, [sp, #48]	; 0x30
  401c8c:	f004 fe2e 	bl	4068ec <__ssprint_r>
  401c90:	b940      	cbnz	r0, 401ca4 <_svfprintf_r+0x1a4>
  401c92:	46c8      	mov	r8, r9
  401c94:	e779      	b.n	401b8a <_svfprintf_r+0x8a>
  401c96:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401c98:	b123      	cbz	r3, 401ca4 <_svfprintf_r+0x1a4>
  401c9a:	980c      	ldr	r0, [sp, #48]	; 0x30
  401c9c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401c9e:	aa25      	add	r2, sp, #148	; 0x94
  401ca0:	f004 fe24 	bl	4068ec <__ssprint_r>
  401ca4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401ca6:	899b      	ldrh	r3, [r3, #12]
  401ca8:	f013 0f40 	tst.w	r3, #64	; 0x40
  401cac:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401cae:	bf18      	it	ne
  401cb0:	f04f 33ff 	movne.w	r3, #4294967295
  401cb4:	9309      	str	r3, [sp, #36]	; 0x24
  401cb6:	9809      	ldr	r0, [sp, #36]	; 0x24
  401cb8:	b043      	add	sp, #268	; 0x10c
  401cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401cbe:	f01b 0f20 	tst.w	fp, #32
  401cc2:	9311      	str	r3, [sp, #68]	; 0x44
  401cc4:	f040 81dd 	bne.w	402082 <_svfprintf_r+0x582>
  401cc8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401cca:	f01b 0f10 	tst.w	fp, #16
  401cce:	4613      	mov	r3, r2
  401cd0:	f040 856e 	bne.w	4027b0 <_svfprintf_r+0xcb0>
  401cd4:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401cd8:	f000 856a 	beq.w	4027b0 <_svfprintf_r+0xcb0>
  401cdc:	8814      	ldrh	r4, [r2, #0]
  401cde:	3204      	adds	r2, #4
  401ce0:	2500      	movs	r5, #0
  401ce2:	2301      	movs	r3, #1
  401ce4:	920f      	str	r2, [sp, #60]	; 0x3c
  401ce6:	2700      	movs	r7, #0
  401ce8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401cec:	990a      	ldr	r1, [sp, #40]	; 0x28
  401cee:	1c4a      	adds	r2, r1, #1
  401cf0:	f000 8265 	beq.w	4021be <_svfprintf_r+0x6be>
  401cf4:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  401cf8:	9207      	str	r2, [sp, #28]
  401cfa:	ea54 0205 	orrs.w	r2, r4, r5
  401cfe:	f040 8264 	bne.w	4021ca <_svfprintf_r+0x6ca>
  401d02:	2900      	cmp	r1, #0
  401d04:	f040 843c 	bne.w	402580 <_svfprintf_r+0xa80>
  401d08:	2b00      	cmp	r3, #0
  401d0a:	f040 84d7 	bne.w	4026bc <_svfprintf_r+0xbbc>
  401d0e:	f01b 0301 	ands.w	r3, fp, #1
  401d12:	930e      	str	r3, [sp, #56]	; 0x38
  401d14:	f000 8604 	beq.w	402920 <_svfprintf_r+0xe20>
  401d18:	ae42      	add	r6, sp, #264	; 0x108
  401d1a:	2330      	movs	r3, #48	; 0x30
  401d1c:	f806 3d41 	strb.w	r3, [r6, #-65]!
  401d20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401d22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401d24:	4293      	cmp	r3, r2
  401d26:	bfb8      	it	lt
  401d28:	4613      	movlt	r3, r2
  401d2a:	9308      	str	r3, [sp, #32]
  401d2c:	2300      	movs	r3, #0
  401d2e:	9312      	str	r3, [sp, #72]	; 0x48
  401d30:	b117      	cbz	r7, 401d38 <_svfprintf_r+0x238>
  401d32:	9b08      	ldr	r3, [sp, #32]
  401d34:	3301      	adds	r3, #1
  401d36:	9308      	str	r3, [sp, #32]
  401d38:	9b07      	ldr	r3, [sp, #28]
  401d3a:	f013 0302 	ands.w	r3, r3, #2
  401d3e:	9310      	str	r3, [sp, #64]	; 0x40
  401d40:	d002      	beq.n	401d48 <_svfprintf_r+0x248>
  401d42:	9b08      	ldr	r3, [sp, #32]
  401d44:	3302      	adds	r3, #2
  401d46:	9308      	str	r3, [sp, #32]
  401d48:	9b07      	ldr	r3, [sp, #28]
  401d4a:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  401d4e:	f040 830e 	bne.w	40236e <_svfprintf_r+0x86e>
  401d52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401d54:	9a08      	ldr	r2, [sp, #32]
  401d56:	eba3 0b02 	sub.w	fp, r3, r2
  401d5a:	f1bb 0f00 	cmp.w	fp, #0
  401d5e:	f340 8306 	ble.w	40236e <_svfprintf_r+0x86e>
  401d62:	f1bb 0f10 	cmp.w	fp, #16
  401d66:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401d68:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401d6a:	dd29      	ble.n	401dc0 <_svfprintf_r+0x2c0>
  401d6c:	4643      	mov	r3, r8
  401d6e:	4621      	mov	r1, r4
  401d70:	46a8      	mov	r8, r5
  401d72:	2710      	movs	r7, #16
  401d74:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401d76:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401d78:	e006      	b.n	401d88 <_svfprintf_r+0x288>
  401d7a:	f1ab 0b10 	sub.w	fp, fp, #16
  401d7e:	f1bb 0f10 	cmp.w	fp, #16
  401d82:	f103 0308 	add.w	r3, r3, #8
  401d86:	dd18      	ble.n	401dba <_svfprintf_r+0x2ba>
  401d88:	3201      	adds	r2, #1
  401d8a:	48b7      	ldr	r0, [pc, #732]	; (402068 <_svfprintf_r+0x568>)
  401d8c:	9226      	str	r2, [sp, #152]	; 0x98
  401d8e:	3110      	adds	r1, #16
  401d90:	2a07      	cmp	r2, #7
  401d92:	9127      	str	r1, [sp, #156]	; 0x9c
  401d94:	e883 0081 	stmia.w	r3, {r0, r7}
  401d98:	ddef      	ble.n	401d7a <_svfprintf_r+0x27a>
  401d9a:	aa25      	add	r2, sp, #148	; 0x94
  401d9c:	4629      	mov	r1, r5
  401d9e:	4620      	mov	r0, r4
  401da0:	f004 fda4 	bl	4068ec <__ssprint_r>
  401da4:	2800      	cmp	r0, #0
  401da6:	f47f af7d 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  401daa:	f1ab 0b10 	sub.w	fp, fp, #16
  401dae:	f1bb 0f10 	cmp.w	fp, #16
  401db2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401db4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401db6:	464b      	mov	r3, r9
  401db8:	dce6      	bgt.n	401d88 <_svfprintf_r+0x288>
  401dba:	4645      	mov	r5, r8
  401dbc:	460c      	mov	r4, r1
  401dbe:	4698      	mov	r8, r3
  401dc0:	3201      	adds	r2, #1
  401dc2:	4ba9      	ldr	r3, [pc, #676]	; (402068 <_svfprintf_r+0x568>)
  401dc4:	9226      	str	r2, [sp, #152]	; 0x98
  401dc6:	445c      	add	r4, fp
  401dc8:	2a07      	cmp	r2, #7
  401dca:	9427      	str	r4, [sp, #156]	; 0x9c
  401dcc:	e888 0808 	stmia.w	r8, {r3, fp}
  401dd0:	f300 8498 	bgt.w	402704 <_svfprintf_r+0xc04>
  401dd4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401dd8:	f108 0808 	add.w	r8, r8, #8
  401ddc:	b177      	cbz	r7, 401dfc <_svfprintf_r+0x2fc>
  401dde:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401de0:	3301      	adds	r3, #1
  401de2:	3401      	adds	r4, #1
  401de4:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  401de8:	2201      	movs	r2, #1
  401dea:	2b07      	cmp	r3, #7
  401dec:	9427      	str	r4, [sp, #156]	; 0x9c
  401dee:	9326      	str	r3, [sp, #152]	; 0x98
  401df0:	e888 0006 	stmia.w	r8, {r1, r2}
  401df4:	f300 83db 	bgt.w	4025ae <_svfprintf_r+0xaae>
  401df8:	f108 0808 	add.w	r8, r8, #8
  401dfc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401dfe:	b16b      	cbz	r3, 401e1c <_svfprintf_r+0x31c>
  401e00:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e02:	3301      	adds	r3, #1
  401e04:	3402      	adds	r4, #2
  401e06:	a91e      	add	r1, sp, #120	; 0x78
  401e08:	2202      	movs	r2, #2
  401e0a:	2b07      	cmp	r3, #7
  401e0c:	9427      	str	r4, [sp, #156]	; 0x9c
  401e0e:	9326      	str	r3, [sp, #152]	; 0x98
  401e10:	e888 0006 	stmia.w	r8, {r1, r2}
  401e14:	f300 83d6 	bgt.w	4025c4 <_svfprintf_r+0xac4>
  401e18:	f108 0808 	add.w	r8, r8, #8
  401e1c:	2d80      	cmp	r5, #128	; 0x80
  401e1e:	f000 8315 	beq.w	40244c <_svfprintf_r+0x94c>
  401e22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401e24:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401e26:	1a9f      	subs	r7, r3, r2
  401e28:	2f00      	cmp	r7, #0
  401e2a:	dd36      	ble.n	401e9a <_svfprintf_r+0x39a>
  401e2c:	2f10      	cmp	r7, #16
  401e2e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e30:	4d8e      	ldr	r5, [pc, #568]	; (40206c <_svfprintf_r+0x56c>)
  401e32:	dd27      	ble.n	401e84 <_svfprintf_r+0x384>
  401e34:	4642      	mov	r2, r8
  401e36:	4621      	mov	r1, r4
  401e38:	46b0      	mov	r8, r6
  401e3a:	f04f 0b10 	mov.w	fp, #16
  401e3e:	462e      	mov	r6, r5
  401e40:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401e42:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401e44:	e004      	b.n	401e50 <_svfprintf_r+0x350>
  401e46:	3f10      	subs	r7, #16
  401e48:	2f10      	cmp	r7, #16
  401e4a:	f102 0208 	add.w	r2, r2, #8
  401e4e:	dd15      	ble.n	401e7c <_svfprintf_r+0x37c>
  401e50:	3301      	adds	r3, #1
  401e52:	3110      	adds	r1, #16
  401e54:	2b07      	cmp	r3, #7
  401e56:	9127      	str	r1, [sp, #156]	; 0x9c
  401e58:	9326      	str	r3, [sp, #152]	; 0x98
  401e5a:	e882 0840 	stmia.w	r2, {r6, fp}
  401e5e:	ddf2      	ble.n	401e46 <_svfprintf_r+0x346>
  401e60:	aa25      	add	r2, sp, #148	; 0x94
  401e62:	4629      	mov	r1, r5
  401e64:	4620      	mov	r0, r4
  401e66:	f004 fd41 	bl	4068ec <__ssprint_r>
  401e6a:	2800      	cmp	r0, #0
  401e6c:	f47f af1a 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  401e70:	3f10      	subs	r7, #16
  401e72:	2f10      	cmp	r7, #16
  401e74:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401e76:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e78:	464a      	mov	r2, r9
  401e7a:	dce9      	bgt.n	401e50 <_svfprintf_r+0x350>
  401e7c:	4635      	mov	r5, r6
  401e7e:	460c      	mov	r4, r1
  401e80:	4646      	mov	r6, r8
  401e82:	4690      	mov	r8, r2
  401e84:	3301      	adds	r3, #1
  401e86:	443c      	add	r4, r7
  401e88:	2b07      	cmp	r3, #7
  401e8a:	9427      	str	r4, [sp, #156]	; 0x9c
  401e8c:	9326      	str	r3, [sp, #152]	; 0x98
  401e8e:	e888 00a0 	stmia.w	r8, {r5, r7}
  401e92:	f300 8381 	bgt.w	402598 <_svfprintf_r+0xa98>
  401e96:	f108 0808 	add.w	r8, r8, #8
  401e9a:	9b07      	ldr	r3, [sp, #28]
  401e9c:	05df      	lsls	r7, r3, #23
  401e9e:	f100 8268 	bmi.w	402372 <_svfprintf_r+0x872>
  401ea2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401ea4:	990e      	ldr	r1, [sp, #56]	; 0x38
  401ea6:	f8c8 6000 	str.w	r6, [r8]
  401eaa:	3301      	adds	r3, #1
  401eac:	440c      	add	r4, r1
  401eae:	2b07      	cmp	r3, #7
  401eb0:	9427      	str	r4, [sp, #156]	; 0x9c
  401eb2:	f8c8 1004 	str.w	r1, [r8, #4]
  401eb6:	9326      	str	r3, [sp, #152]	; 0x98
  401eb8:	f300 834d 	bgt.w	402556 <_svfprintf_r+0xa56>
  401ebc:	f108 0808 	add.w	r8, r8, #8
  401ec0:	9b07      	ldr	r3, [sp, #28]
  401ec2:	075b      	lsls	r3, r3, #29
  401ec4:	d53a      	bpl.n	401f3c <_svfprintf_r+0x43c>
  401ec6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401ec8:	9a08      	ldr	r2, [sp, #32]
  401eca:	1a9d      	subs	r5, r3, r2
  401ecc:	2d00      	cmp	r5, #0
  401ece:	dd35      	ble.n	401f3c <_svfprintf_r+0x43c>
  401ed0:	2d10      	cmp	r5, #16
  401ed2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401ed4:	dd20      	ble.n	401f18 <_svfprintf_r+0x418>
  401ed6:	2610      	movs	r6, #16
  401ed8:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  401eda:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  401ede:	e004      	b.n	401eea <_svfprintf_r+0x3ea>
  401ee0:	3d10      	subs	r5, #16
  401ee2:	2d10      	cmp	r5, #16
  401ee4:	f108 0808 	add.w	r8, r8, #8
  401ee8:	dd16      	ble.n	401f18 <_svfprintf_r+0x418>
  401eea:	3301      	adds	r3, #1
  401eec:	4a5e      	ldr	r2, [pc, #376]	; (402068 <_svfprintf_r+0x568>)
  401eee:	9326      	str	r3, [sp, #152]	; 0x98
  401ef0:	3410      	adds	r4, #16
  401ef2:	2b07      	cmp	r3, #7
  401ef4:	9427      	str	r4, [sp, #156]	; 0x9c
  401ef6:	e888 0044 	stmia.w	r8, {r2, r6}
  401efa:	ddf1      	ble.n	401ee0 <_svfprintf_r+0x3e0>
  401efc:	aa25      	add	r2, sp, #148	; 0x94
  401efe:	4659      	mov	r1, fp
  401f00:	4638      	mov	r0, r7
  401f02:	f004 fcf3 	bl	4068ec <__ssprint_r>
  401f06:	2800      	cmp	r0, #0
  401f08:	f47f aecc 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  401f0c:	3d10      	subs	r5, #16
  401f0e:	2d10      	cmp	r5, #16
  401f10:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401f12:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401f14:	46c8      	mov	r8, r9
  401f16:	dce8      	bgt.n	401eea <_svfprintf_r+0x3ea>
  401f18:	3301      	adds	r3, #1
  401f1a:	4a53      	ldr	r2, [pc, #332]	; (402068 <_svfprintf_r+0x568>)
  401f1c:	9326      	str	r3, [sp, #152]	; 0x98
  401f1e:	442c      	add	r4, r5
  401f20:	2b07      	cmp	r3, #7
  401f22:	9427      	str	r4, [sp, #156]	; 0x9c
  401f24:	e888 0024 	stmia.w	r8, {r2, r5}
  401f28:	dd08      	ble.n	401f3c <_svfprintf_r+0x43c>
  401f2a:	aa25      	add	r2, sp, #148	; 0x94
  401f2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401f2e:	980c      	ldr	r0, [sp, #48]	; 0x30
  401f30:	f004 fcdc 	bl	4068ec <__ssprint_r>
  401f34:	2800      	cmp	r0, #0
  401f36:	f47f aeb5 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  401f3a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401f3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401f3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  401f40:	9908      	ldr	r1, [sp, #32]
  401f42:	428a      	cmp	r2, r1
  401f44:	bfac      	ite	ge
  401f46:	189b      	addge	r3, r3, r2
  401f48:	185b      	addlt	r3, r3, r1
  401f4a:	9309      	str	r3, [sp, #36]	; 0x24
  401f4c:	2c00      	cmp	r4, #0
  401f4e:	f040 830d 	bne.w	40256c <_svfprintf_r+0xa6c>
  401f52:	2300      	movs	r3, #0
  401f54:	9326      	str	r3, [sp, #152]	; 0x98
  401f56:	46c8      	mov	r8, r9
  401f58:	e5f9      	b.n	401b4e <_svfprintf_r+0x4e>
  401f5a:	9311      	str	r3, [sp, #68]	; 0x44
  401f5c:	f01b 0320 	ands.w	r3, fp, #32
  401f60:	f040 81e3 	bne.w	40232a <_svfprintf_r+0x82a>
  401f64:	f01b 0210 	ands.w	r2, fp, #16
  401f68:	f040 842e 	bne.w	4027c8 <_svfprintf_r+0xcc8>
  401f6c:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  401f70:	f000 842a 	beq.w	4027c8 <_svfprintf_r+0xcc8>
  401f74:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401f76:	4613      	mov	r3, r2
  401f78:	460a      	mov	r2, r1
  401f7a:	3204      	adds	r2, #4
  401f7c:	880c      	ldrh	r4, [r1, #0]
  401f7e:	920f      	str	r2, [sp, #60]	; 0x3c
  401f80:	2500      	movs	r5, #0
  401f82:	e6b0      	b.n	401ce6 <_svfprintf_r+0x1e6>
  401f84:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401f86:	9311      	str	r3, [sp, #68]	; 0x44
  401f88:	6816      	ldr	r6, [r2, #0]
  401f8a:	2400      	movs	r4, #0
  401f8c:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  401f90:	1d15      	adds	r5, r2, #4
  401f92:	2e00      	cmp	r6, #0
  401f94:	f000 86a7 	beq.w	402ce6 <_svfprintf_r+0x11e6>
  401f98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401f9a:	1c53      	adds	r3, r2, #1
  401f9c:	f000 8609 	beq.w	402bb2 <_svfprintf_r+0x10b2>
  401fa0:	4621      	mov	r1, r4
  401fa2:	4630      	mov	r0, r6
  401fa4:	f003 feec 	bl	405d80 <memchr>
  401fa8:	2800      	cmp	r0, #0
  401faa:	f000 86e1 	beq.w	402d70 <_svfprintf_r+0x1270>
  401fae:	1b83      	subs	r3, r0, r6
  401fb0:	930e      	str	r3, [sp, #56]	; 0x38
  401fb2:	940a      	str	r4, [sp, #40]	; 0x28
  401fb4:	950f      	str	r5, [sp, #60]	; 0x3c
  401fb6:	f8cd b01c 	str.w	fp, [sp, #28]
  401fba:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  401fbe:	9308      	str	r3, [sp, #32]
  401fc0:	9412      	str	r4, [sp, #72]	; 0x48
  401fc2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401fc6:	e6b3      	b.n	401d30 <_svfprintf_r+0x230>
  401fc8:	f89a 3000 	ldrb.w	r3, [sl]
  401fcc:	2201      	movs	r2, #1
  401fce:	212b      	movs	r1, #43	; 0x2b
  401fd0:	e5ee      	b.n	401bb0 <_svfprintf_r+0xb0>
  401fd2:	f04b 0b20 	orr.w	fp, fp, #32
  401fd6:	f89a 3000 	ldrb.w	r3, [sl]
  401fda:	e5e9      	b.n	401bb0 <_svfprintf_r+0xb0>
  401fdc:	9311      	str	r3, [sp, #68]	; 0x44
  401fde:	2a00      	cmp	r2, #0
  401fe0:	f040 8795 	bne.w	402f0e <_svfprintf_r+0x140e>
  401fe4:	4b22      	ldr	r3, [pc, #136]	; (402070 <_svfprintf_r+0x570>)
  401fe6:	9318      	str	r3, [sp, #96]	; 0x60
  401fe8:	f01b 0f20 	tst.w	fp, #32
  401fec:	f040 8111 	bne.w	402212 <_svfprintf_r+0x712>
  401ff0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401ff2:	f01b 0f10 	tst.w	fp, #16
  401ff6:	4613      	mov	r3, r2
  401ff8:	f040 83e1 	bne.w	4027be <_svfprintf_r+0xcbe>
  401ffc:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402000:	f000 83dd 	beq.w	4027be <_svfprintf_r+0xcbe>
  402004:	3304      	adds	r3, #4
  402006:	8814      	ldrh	r4, [r2, #0]
  402008:	930f      	str	r3, [sp, #60]	; 0x3c
  40200a:	2500      	movs	r5, #0
  40200c:	f01b 0f01 	tst.w	fp, #1
  402010:	f000 810c 	beq.w	40222c <_svfprintf_r+0x72c>
  402014:	ea54 0305 	orrs.w	r3, r4, r5
  402018:	f000 8108 	beq.w	40222c <_svfprintf_r+0x72c>
  40201c:	2330      	movs	r3, #48	; 0x30
  40201e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402022:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402026:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40202a:	f04b 0b02 	orr.w	fp, fp, #2
  40202e:	2302      	movs	r3, #2
  402030:	e659      	b.n	401ce6 <_svfprintf_r+0x1e6>
  402032:	f89a 3000 	ldrb.w	r3, [sl]
  402036:	2900      	cmp	r1, #0
  402038:	f47f adba 	bne.w	401bb0 <_svfprintf_r+0xb0>
  40203c:	2201      	movs	r2, #1
  40203e:	2120      	movs	r1, #32
  402040:	e5b6      	b.n	401bb0 <_svfprintf_r+0xb0>
  402042:	f04b 0b01 	orr.w	fp, fp, #1
  402046:	f89a 3000 	ldrb.w	r3, [sl]
  40204a:	e5b1      	b.n	401bb0 <_svfprintf_r+0xb0>
  40204c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40204e:	6823      	ldr	r3, [r4, #0]
  402050:	930d      	str	r3, [sp, #52]	; 0x34
  402052:	4618      	mov	r0, r3
  402054:	2800      	cmp	r0, #0
  402056:	4623      	mov	r3, r4
  402058:	f103 0304 	add.w	r3, r3, #4
  40205c:	f6ff ae0a 	blt.w	401c74 <_svfprintf_r+0x174>
  402060:	930f      	str	r3, [sp, #60]	; 0x3c
  402062:	f89a 3000 	ldrb.w	r3, [sl]
  402066:	e5a3      	b.n	401bb0 <_svfprintf_r+0xb0>
  402068:	00407b14 	.word	0x00407b14
  40206c:	00407b24 	.word	0x00407b24
  402070:	00407af4 	.word	0x00407af4
  402074:	f04b 0b10 	orr.w	fp, fp, #16
  402078:	f01b 0f20 	tst.w	fp, #32
  40207c:	9311      	str	r3, [sp, #68]	; 0x44
  40207e:	f43f ae23 	beq.w	401cc8 <_svfprintf_r+0x1c8>
  402082:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402084:	3507      	adds	r5, #7
  402086:	f025 0307 	bic.w	r3, r5, #7
  40208a:	f103 0208 	add.w	r2, r3, #8
  40208e:	e9d3 4500 	ldrd	r4, r5, [r3]
  402092:	920f      	str	r2, [sp, #60]	; 0x3c
  402094:	2301      	movs	r3, #1
  402096:	e626      	b.n	401ce6 <_svfprintf_r+0x1e6>
  402098:	f89a 3000 	ldrb.w	r3, [sl]
  40209c:	2b2a      	cmp	r3, #42	; 0x2a
  40209e:	f10a 0401 	add.w	r4, sl, #1
  4020a2:	f000 8727 	beq.w	402ef4 <_svfprintf_r+0x13f4>
  4020a6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4020aa:	2809      	cmp	r0, #9
  4020ac:	46a2      	mov	sl, r4
  4020ae:	f200 86ad 	bhi.w	402e0c <_svfprintf_r+0x130c>
  4020b2:	2300      	movs	r3, #0
  4020b4:	461c      	mov	r4, r3
  4020b6:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4020ba:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4020be:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4020c2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4020c6:	2809      	cmp	r0, #9
  4020c8:	d9f5      	bls.n	4020b6 <_svfprintf_r+0x5b6>
  4020ca:	940a      	str	r4, [sp, #40]	; 0x28
  4020cc:	e572      	b.n	401bb4 <_svfprintf_r+0xb4>
  4020ce:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4020d2:	f89a 3000 	ldrb.w	r3, [sl]
  4020d6:	e56b      	b.n	401bb0 <_svfprintf_r+0xb0>
  4020d8:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4020dc:	f89a 3000 	ldrb.w	r3, [sl]
  4020e0:	e566      	b.n	401bb0 <_svfprintf_r+0xb0>
  4020e2:	f89a 3000 	ldrb.w	r3, [sl]
  4020e6:	2b6c      	cmp	r3, #108	; 0x6c
  4020e8:	bf03      	ittte	eq
  4020ea:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  4020ee:	f04b 0b20 	orreq.w	fp, fp, #32
  4020f2:	f10a 0a01 	addeq.w	sl, sl, #1
  4020f6:	f04b 0b10 	orrne.w	fp, fp, #16
  4020fa:	e559      	b.n	401bb0 <_svfprintf_r+0xb0>
  4020fc:	2a00      	cmp	r2, #0
  4020fe:	f040 8711 	bne.w	402f24 <_svfprintf_r+0x1424>
  402102:	f01b 0f20 	tst.w	fp, #32
  402106:	f040 84f9 	bne.w	402afc <_svfprintf_r+0xffc>
  40210a:	f01b 0f10 	tst.w	fp, #16
  40210e:	f040 84ac 	bne.w	402a6a <_svfprintf_r+0xf6a>
  402112:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402116:	f000 84a8 	beq.w	402a6a <_svfprintf_r+0xf6a>
  40211a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40211c:	6813      	ldr	r3, [r2, #0]
  40211e:	3204      	adds	r2, #4
  402120:	920f      	str	r2, [sp, #60]	; 0x3c
  402122:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402126:	801a      	strh	r2, [r3, #0]
  402128:	e511      	b.n	401b4e <_svfprintf_r+0x4e>
  40212a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40212c:	4bb3      	ldr	r3, [pc, #716]	; (4023fc <_svfprintf_r+0x8fc>)
  40212e:	680c      	ldr	r4, [r1, #0]
  402130:	9318      	str	r3, [sp, #96]	; 0x60
  402132:	2230      	movs	r2, #48	; 0x30
  402134:	2378      	movs	r3, #120	; 0x78
  402136:	3104      	adds	r1, #4
  402138:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  40213c:	9311      	str	r3, [sp, #68]	; 0x44
  40213e:	f04b 0b02 	orr.w	fp, fp, #2
  402142:	910f      	str	r1, [sp, #60]	; 0x3c
  402144:	2500      	movs	r5, #0
  402146:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  40214a:	2302      	movs	r3, #2
  40214c:	e5cb      	b.n	401ce6 <_svfprintf_r+0x1e6>
  40214e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402150:	9311      	str	r3, [sp, #68]	; 0x44
  402152:	680a      	ldr	r2, [r1, #0]
  402154:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402158:	2300      	movs	r3, #0
  40215a:	460a      	mov	r2, r1
  40215c:	461f      	mov	r7, r3
  40215e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402162:	3204      	adds	r2, #4
  402164:	2301      	movs	r3, #1
  402166:	9308      	str	r3, [sp, #32]
  402168:	f8cd b01c 	str.w	fp, [sp, #28]
  40216c:	970a      	str	r7, [sp, #40]	; 0x28
  40216e:	9712      	str	r7, [sp, #72]	; 0x48
  402170:	920f      	str	r2, [sp, #60]	; 0x3c
  402172:	930e      	str	r3, [sp, #56]	; 0x38
  402174:	ae28      	add	r6, sp, #160	; 0xa0
  402176:	e5df      	b.n	401d38 <_svfprintf_r+0x238>
  402178:	9311      	str	r3, [sp, #68]	; 0x44
  40217a:	2a00      	cmp	r2, #0
  40217c:	f040 86ea 	bne.w	402f54 <_svfprintf_r+0x1454>
  402180:	f01b 0f20 	tst.w	fp, #32
  402184:	d15d      	bne.n	402242 <_svfprintf_r+0x742>
  402186:	f01b 0f10 	tst.w	fp, #16
  40218a:	f040 8308 	bne.w	40279e <_svfprintf_r+0xc9e>
  40218e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402192:	f000 8304 	beq.w	40279e <_svfprintf_r+0xc9e>
  402196:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402198:	f9b1 4000 	ldrsh.w	r4, [r1]
  40219c:	3104      	adds	r1, #4
  40219e:	17e5      	asrs	r5, r4, #31
  4021a0:	4622      	mov	r2, r4
  4021a2:	462b      	mov	r3, r5
  4021a4:	910f      	str	r1, [sp, #60]	; 0x3c
  4021a6:	2a00      	cmp	r2, #0
  4021a8:	f173 0300 	sbcs.w	r3, r3, #0
  4021ac:	db58      	blt.n	402260 <_svfprintf_r+0x760>
  4021ae:	990a      	ldr	r1, [sp, #40]	; 0x28
  4021b0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4021b4:	1c4a      	adds	r2, r1, #1
  4021b6:	f04f 0301 	mov.w	r3, #1
  4021ba:	f47f ad9b 	bne.w	401cf4 <_svfprintf_r+0x1f4>
  4021be:	ea54 0205 	orrs.w	r2, r4, r5
  4021c2:	f000 81df 	beq.w	402584 <_svfprintf_r+0xa84>
  4021c6:	f8cd b01c 	str.w	fp, [sp, #28]
  4021ca:	2b01      	cmp	r3, #1
  4021cc:	f000 827b 	beq.w	4026c6 <_svfprintf_r+0xbc6>
  4021d0:	2b02      	cmp	r3, #2
  4021d2:	f040 8206 	bne.w	4025e2 <_svfprintf_r+0xae2>
  4021d6:	9818      	ldr	r0, [sp, #96]	; 0x60
  4021d8:	464e      	mov	r6, r9
  4021da:	0923      	lsrs	r3, r4, #4
  4021dc:	f004 010f 	and.w	r1, r4, #15
  4021e0:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  4021e4:	092a      	lsrs	r2, r5, #4
  4021e6:	461c      	mov	r4, r3
  4021e8:	4615      	mov	r5, r2
  4021ea:	5c43      	ldrb	r3, [r0, r1]
  4021ec:	f806 3d01 	strb.w	r3, [r6, #-1]!
  4021f0:	ea54 0305 	orrs.w	r3, r4, r5
  4021f4:	d1f1      	bne.n	4021da <_svfprintf_r+0x6da>
  4021f6:	eba9 0306 	sub.w	r3, r9, r6
  4021fa:	930e      	str	r3, [sp, #56]	; 0x38
  4021fc:	e590      	b.n	401d20 <_svfprintf_r+0x220>
  4021fe:	9311      	str	r3, [sp, #68]	; 0x44
  402200:	2a00      	cmp	r2, #0
  402202:	f040 86a3 	bne.w	402f4c <_svfprintf_r+0x144c>
  402206:	4b7e      	ldr	r3, [pc, #504]	; (402400 <_svfprintf_r+0x900>)
  402208:	9318      	str	r3, [sp, #96]	; 0x60
  40220a:	f01b 0f20 	tst.w	fp, #32
  40220e:	f43f aeef 	beq.w	401ff0 <_svfprintf_r+0x4f0>
  402212:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402214:	3507      	adds	r5, #7
  402216:	f025 0307 	bic.w	r3, r5, #7
  40221a:	f103 0208 	add.w	r2, r3, #8
  40221e:	f01b 0f01 	tst.w	fp, #1
  402222:	920f      	str	r2, [sp, #60]	; 0x3c
  402224:	e9d3 4500 	ldrd	r4, r5, [r3]
  402228:	f47f aef4 	bne.w	402014 <_svfprintf_r+0x514>
  40222c:	2302      	movs	r3, #2
  40222e:	e55a      	b.n	401ce6 <_svfprintf_r+0x1e6>
  402230:	9311      	str	r3, [sp, #68]	; 0x44
  402232:	2a00      	cmp	r2, #0
  402234:	f040 8686 	bne.w	402f44 <_svfprintf_r+0x1444>
  402238:	f04b 0b10 	orr.w	fp, fp, #16
  40223c:	f01b 0f20 	tst.w	fp, #32
  402240:	d0a1      	beq.n	402186 <_svfprintf_r+0x686>
  402242:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402244:	3507      	adds	r5, #7
  402246:	f025 0507 	bic.w	r5, r5, #7
  40224a:	e9d5 2300 	ldrd	r2, r3, [r5]
  40224e:	2a00      	cmp	r2, #0
  402250:	f105 0108 	add.w	r1, r5, #8
  402254:	461d      	mov	r5, r3
  402256:	f173 0300 	sbcs.w	r3, r3, #0
  40225a:	910f      	str	r1, [sp, #60]	; 0x3c
  40225c:	4614      	mov	r4, r2
  40225e:	daa6      	bge.n	4021ae <_svfprintf_r+0x6ae>
  402260:	272d      	movs	r7, #45	; 0x2d
  402262:	4264      	negs	r4, r4
  402264:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  402268:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40226c:	2301      	movs	r3, #1
  40226e:	e53d      	b.n	401cec <_svfprintf_r+0x1ec>
  402270:	9311      	str	r3, [sp, #68]	; 0x44
  402272:	2a00      	cmp	r2, #0
  402274:	f040 8662 	bne.w	402f3c <_svfprintf_r+0x143c>
  402278:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40227a:	3507      	adds	r5, #7
  40227c:	f025 0307 	bic.w	r3, r5, #7
  402280:	f103 0208 	add.w	r2, r3, #8
  402284:	920f      	str	r2, [sp, #60]	; 0x3c
  402286:	681a      	ldr	r2, [r3, #0]
  402288:	9215      	str	r2, [sp, #84]	; 0x54
  40228a:	685b      	ldr	r3, [r3, #4]
  40228c:	9314      	str	r3, [sp, #80]	; 0x50
  40228e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402290:	9d15      	ldr	r5, [sp, #84]	; 0x54
  402292:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  402296:	4628      	mov	r0, r5
  402298:	4621      	mov	r1, r4
  40229a:	f04f 32ff 	mov.w	r2, #4294967295
  40229e:	4b59      	ldr	r3, [pc, #356]	; (402404 <_svfprintf_r+0x904>)
  4022a0:	f005 f9f2 	bl	407688 <__aeabi_dcmpun>
  4022a4:	2800      	cmp	r0, #0
  4022a6:	f040 834a 	bne.w	40293e <_svfprintf_r+0xe3e>
  4022aa:	4628      	mov	r0, r5
  4022ac:	4621      	mov	r1, r4
  4022ae:	f04f 32ff 	mov.w	r2, #4294967295
  4022b2:	4b54      	ldr	r3, [pc, #336]	; (402404 <_svfprintf_r+0x904>)
  4022b4:	f005 f9ca 	bl	40764c <__aeabi_dcmple>
  4022b8:	2800      	cmp	r0, #0
  4022ba:	f040 8340 	bne.w	40293e <_svfprintf_r+0xe3e>
  4022be:	a815      	add	r0, sp, #84	; 0x54
  4022c0:	c80d      	ldmia	r0, {r0, r2, r3}
  4022c2:	9914      	ldr	r1, [sp, #80]	; 0x50
  4022c4:	f005 f9b8 	bl	407638 <__aeabi_dcmplt>
  4022c8:	2800      	cmp	r0, #0
  4022ca:	f040 8530 	bne.w	402d2e <_svfprintf_r+0x122e>
  4022ce:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4022d2:	4e4d      	ldr	r6, [pc, #308]	; (402408 <_svfprintf_r+0x908>)
  4022d4:	4b4d      	ldr	r3, [pc, #308]	; (40240c <_svfprintf_r+0x90c>)
  4022d6:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4022da:	9007      	str	r0, [sp, #28]
  4022dc:	9811      	ldr	r0, [sp, #68]	; 0x44
  4022de:	2203      	movs	r2, #3
  4022e0:	2100      	movs	r1, #0
  4022e2:	9208      	str	r2, [sp, #32]
  4022e4:	910a      	str	r1, [sp, #40]	; 0x28
  4022e6:	2847      	cmp	r0, #71	; 0x47
  4022e8:	bfd8      	it	le
  4022ea:	461e      	movle	r6, r3
  4022ec:	920e      	str	r2, [sp, #56]	; 0x38
  4022ee:	9112      	str	r1, [sp, #72]	; 0x48
  4022f0:	e51e      	b.n	401d30 <_svfprintf_r+0x230>
  4022f2:	f04b 0b08 	orr.w	fp, fp, #8
  4022f6:	f89a 3000 	ldrb.w	r3, [sl]
  4022fa:	e459      	b.n	401bb0 <_svfprintf_r+0xb0>
  4022fc:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402300:	2300      	movs	r3, #0
  402302:	461c      	mov	r4, r3
  402304:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402308:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40230c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402310:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402314:	2809      	cmp	r0, #9
  402316:	d9f5      	bls.n	402304 <_svfprintf_r+0x804>
  402318:	940d      	str	r4, [sp, #52]	; 0x34
  40231a:	e44b      	b.n	401bb4 <_svfprintf_r+0xb4>
  40231c:	f04b 0b10 	orr.w	fp, fp, #16
  402320:	9311      	str	r3, [sp, #68]	; 0x44
  402322:	f01b 0320 	ands.w	r3, fp, #32
  402326:	f43f ae1d 	beq.w	401f64 <_svfprintf_r+0x464>
  40232a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40232c:	3507      	adds	r5, #7
  40232e:	f025 0307 	bic.w	r3, r5, #7
  402332:	f103 0208 	add.w	r2, r3, #8
  402336:	e9d3 4500 	ldrd	r4, r5, [r3]
  40233a:	920f      	str	r2, [sp, #60]	; 0x3c
  40233c:	2300      	movs	r3, #0
  40233e:	e4d2      	b.n	401ce6 <_svfprintf_r+0x1e6>
  402340:	9311      	str	r3, [sp, #68]	; 0x44
  402342:	2a00      	cmp	r2, #0
  402344:	f040 85e7 	bne.w	402f16 <_svfprintf_r+0x1416>
  402348:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40234a:	2a00      	cmp	r2, #0
  40234c:	f43f aca3 	beq.w	401c96 <_svfprintf_r+0x196>
  402350:	2300      	movs	r3, #0
  402352:	2101      	movs	r1, #1
  402354:	461f      	mov	r7, r3
  402356:	9108      	str	r1, [sp, #32]
  402358:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  40235c:	f8cd b01c 	str.w	fp, [sp, #28]
  402360:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402364:	930a      	str	r3, [sp, #40]	; 0x28
  402366:	9312      	str	r3, [sp, #72]	; 0x48
  402368:	910e      	str	r1, [sp, #56]	; 0x38
  40236a:	ae28      	add	r6, sp, #160	; 0xa0
  40236c:	e4e4      	b.n	401d38 <_svfprintf_r+0x238>
  40236e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402370:	e534      	b.n	401ddc <_svfprintf_r+0x2dc>
  402372:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402374:	2b65      	cmp	r3, #101	; 0x65
  402376:	f340 80a7 	ble.w	4024c8 <_svfprintf_r+0x9c8>
  40237a:	a815      	add	r0, sp, #84	; 0x54
  40237c:	c80d      	ldmia	r0, {r0, r2, r3}
  40237e:	9914      	ldr	r1, [sp, #80]	; 0x50
  402380:	f005 f950 	bl	407624 <__aeabi_dcmpeq>
  402384:	2800      	cmp	r0, #0
  402386:	f000 8150 	beq.w	40262a <_svfprintf_r+0xb2a>
  40238a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40238c:	4a20      	ldr	r2, [pc, #128]	; (402410 <_svfprintf_r+0x910>)
  40238e:	f8c8 2000 	str.w	r2, [r8]
  402392:	3301      	adds	r3, #1
  402394:	3401      	adds	r4, #1
  402396:	2201      	movs	r2, #1
  402398:	2b07      	cmp	r3, #7
  40239a:	9427      	str	r4, [sp, #156]	; 0x9c
  40239c:	9326      	str	r3, [sp, #152]	; 0x98
  40239e:	f8c8 2004 	str.w	r2, [r8, #4]
  4023a2:	f300 836a 	bgt.w	402a7a <_svfprintf_r+0xf7a>
  4023a6:	f108 0808 	add.w	r8, r8, #8
  4023aa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4023ac:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4023ae:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4023b0:	4293      	cmp	r3, r2
  4023b2:	db03      	blt.n	4023bc <_svfprintf_r+0x8bc>
  4023b4:	9b07      	ldr	r3, [sp, #28]
  4023b6:	07dd      	lsls	r5, r3, #31
  4023b8:	f57f ad82 	bpl.w	401ec0 <_svfprintf_r+0x3c0>
  4023bc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023be:	9919      	ldr	r1, [sp, #100]	; 0x64
  4023c0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4023c2:	f8c8 2000 	str.w	r2, [r8]
  4023c6:	3301      	adds	r3, #1
  4023c8:	440c      	add	r4, r1
  4023ca:	2b07      	cmp	r3, #7
  4023cc:	f8c8 1004 	str.w	r1, [r8, #4]
  4023d0:	9427      	str	r4, [sp, #156]	; 0x9c
  4023d2:	9326      	str	r3, [sp, #152]	; 0x98
  4023d4:	f300 839e 	bgt.w	402b14 <_svfprintf_r+0x1014>
  4023d8:	f108 0808 	add.w	r8, r8, #8
  4023dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4023de:	1e5e      	subs	r6, r3, #1
  4023e0:	2e00      	cmp	r6, #0
  4023e2:	f77f ad6d 	ble.w	401ec0 <_svfprintf_r+0x3c0>
  4023e6:	2e10      	cmp	r6, #16
  4023e8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023ea:	4d0a      	ldr	r5, [pc, #40]	; (402414 <_svfprintf_r+0x914>)
  4023ec:	f340 81f5 	ble.w	4027da <_svfprintf_r+0xcda>
  4023f0:	4622      	mov	r2, r4
  4023f2:	2710      	movs	r7, #16
  4023f4:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4023f8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4023fa:	e013      	b.n	402424 <_svfprintf_r+0x924>
  4023fc:	00407af4 	.word	0x00407af4
  402400:	00407ae0 	.word	0x00407ae0
  402404:	7fefffff 	.word	0x7fefffff
  402408:	00407ad4 	.word	0x00407ad4
  40240c:	00407ad0 	.word	0x00407ad0
  402410:	00407b10 	.word	0x00407b10
  402414:	00407b24 	.word	0x00407b24
  402418:	f108 0808 	add.w	r8, r8, #8
  40241c:	3e10      	subs	r6, #16
  40241e:	2e10      	cmp	r6, #16
  402420:	f340 81da 	ble.w	4027d8 <_svfprintf_r+0xcd8>
  402424:	3301      	adds	r3, #1
  402426:	3210      	adds	r2, #16
  402428:	2b07      	cmp	r3, #7
  40242a:	9227      	str	r2, [sp, #156]	; 0x9c
  40242c:	9326      	str	r3, [sp, #152]	; 0x98
  40242e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402432:	ddf1      	ble.n	402418 <_svfprintf_r+0x918>
  402434:	aa25      	add	r2, sp, #148	; 0x94
  402436:	4621      	mov	r1, r4
  402438:	4658      	mov	r0, fp
  40243a:	f004 fa57 	bl	4068ec <__ssprint_r>
  40243e:	2800      	cmp	r0, #0
  402440:	f47f ac30 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  402444:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402446:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402448:	46c8      	mov	r8, r9
  40244a:	e7e7      	b.n	40241c <_svfprintf_r+0x91c>
  40244c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40244e:	9a08      	ldr	r2, [sp, #32]
  402450:	1a9f      	subs	r7, r3, r2
  402452:	2f00      	cmp	r7, #0
  402454:	f77f ace5 	ble.w	401e22 <_svfprintf_r+0x322>
  402458:	2f10      	cmp	r7, #16
  40245a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40245c:	4db6      	ldr	r5, [pc, #728]	; (402738 <_svfprintf_r+0xc38>)
  40245e:	dd27      	ble.n	4024b0 <_svfprintf_r+0x9b0>
  402460:	4642      	mov	r2, r8
  402462:	4621      	mov	r1, r4
  402464:	46b0      	mov	r8, r6
  402466:	f04f 0b10 	mov.w	fp, #16
  40246a:	462e      	mov	r6, r5
  40246c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40246e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402470:	e004      	b.n	40247c <_svfprintf_r+0x97c>
  402472:	3f10      	subs	r7, #16
  402474:	2f10      	cmp	r7, #16
  402476:	f102 0208 	add.w	r2, r2, #8
  40247a:	dd15      	ble.n	4024a8 <_svfprintf_r+0x9a8>
  40247c:	3301      	adds	r3, #1
  40247e:	3110      	adds	r1, #16
  402480:	2b07      	cmp	r3, #7
  402482:	9127      	str	r1, [sp, #156]	; 0x9c
  402484:	9326      	str	r3, [sp, #152]	; 0x98
  402486:	e882 0840 	stmia.w	r2, {r6, fp}
  40248a:	ddf2      	ble.n	402472 <_svfprintf_r+0x972>
  40248c:	aa25      	add	r2, sp, #148	; 0x94
  40248e:	4629      	mov	r1, r5
  402490:	4620      	mov	r0, r4
  402492:	f004 fa2b 	bl	4068ec <__ssprint_r>
  402496:	2800      	cmp	r0, #0
  402498:	f47f ac04 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  40249c:	3f10      	subs	r7, #16
  40249e:	2f10      	cmp	r7, #16
  4024a0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4024a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4024a4:	464a      	mov	r2, r9
  4024a6:	dce9      	bgt.n	40247c <_svfprintf_r+0x97c>
  4024a8:	4635      	mov	r5, r6
  4024aa:	460c      	mov	r4, r1
  4024ac:	4646      	mov	r6, r8
  4024ae:	4690      	mov	r8, r2
  4024b0:	3301      	adds	r3, #1
  4024b2:	443c      	add	r4, r7
  4024b4:	2b07      	cmp	r3, #7
  4024b6:	9427      	str	r4, [sp, #156]	; 0x9c
  4024b8:	9326      	str	r3, [sp, #152]	; 0x98
  4024ba:	e888 00a0 	stmia.w	r8, {r5, r7}
  4024be:	f300 8232 	bgt.w	402926 <_svfprintf_r+0xe26>
  4024c2:	f108 0808 	add.w	r8, r8, #8
  4024c6:	e4ac      	b.n	401e22 <_svfprintf_r+0x322>
  4024c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4024ca:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4024cc:	2b01      	cmp	r3, #1
  4024ce:	f340 81fe 	ble.w	4028ce <_svfprintf_r+0xdce>
  4024d2:	3701      	adds	r7, #1
  4024d4:	3401      	adds	r4, #1
  4024d6:	2301      	movs	r3, #1
  4024d8:	2f07      	cmp	r7, #7
  4024da:	9427      	str	r4, [sp, #156]	; 0x9c
  4024dc:	9726      	str	r7, [sp, #152]	; 0x98
  4024de:	f8c8 6000 	str.w	r6, [r8]
  4024e2:	f8c8 3004 	str.w	r3, [r8, #4]
  4024e6:	f300 8203 	bgt.w	4028f0 <_svfprintf_r+0xdf0>
  4024ea:	f108 0808 	add.w	r8, r8, #8
  4024ee:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4024f0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  4024f2:	f8c8 3000 	str.w	r3, [r8]
  4024f6:	3701      	adds	r7, #1
  4024f8:	4414      	add	r4, r2
  4024fa:	2f07      	cmp	r7, #7
  4024fc:	9427      	str	r4, [sp, #156]	; 0x9c
  4024fe:	9726      	str	r7, [sp, #152]	; 0x98
  402500:	f8c8 2004 	str.w	r2, [r8, #4]
  402504:	f300 8200 	bgt.w	402908 <_svfprintf_r+0xe08>
  402508:	f108 0808 	add.w	r8, r8, #8
  40250c:	a815      	add	r0, sp, #84	; 0x54
  40250e:	c80d      	ldmia	r0, {r0, r2, r3}
  402510:	9914      	ldr	r1, [sp, #80]	; 0x50
  402512:	f005 f887 	bl	407624 <__aeabi_dcmpeq>
  402516:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402518:	2800      	cmp	r0, #0
  40251a:	f040 8101 	bne.w	402720 <_svfprintf_r+0xc20>
  40251e:	3b01      	subs	r3, #1
  402520:	3701      	adds	r7, #1
  402522:	3601      	adds	r6, #1
  402524:	441c      	add	r4, r3
  402526:	2f07      	cmp	r7, #7
  402528:	9726      	str	r7, [sp, #152]	; 0x98
  40252a:	9427      	str	r4, [sp, #156]	; 0x9c
  40252c:	f8c8 6000 	str.w	r6, [r8]
  402530:	f8c8 3004 	str.w	r3, [r8, #4]
  402534:	f300 8127 	bgt.w	402786 <_svfprintf_r+0xc86>
  402538:	f108 0808 	add.w	r8, r8, #8
  40253c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40253e:	f8c8 2004 	str.w	r2, [r8, #4]
  402542:	3701      	adds	r7, #1
  402544:	4414      	add	r4, r2
  402546:	ab21      	add	r3, sp, #132	; 0x84
  402548:	2f07      	cmp	r7, #7
  40254a:	9427      	str	r4, [sp, #156]	; 0x9c
  40254c:	9726      	str	r7, [sp, #152]	; 0x98
  40254e:	f8c8 3000 	str.w	r3, [r8]
  402552:	f77f acb3 	ble.w	401ebc <_svfprintf_r+0x3bc>
  402556:	aa25      	add	r2, sp, #148	; 0x94
  402558:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40255a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40255c:	f004 f9c6 	bl	4068ec <__ssprint_r>
  402560:	2800      	cmp	r0, #0
  402562:	f47f ab9f 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  402566:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402568:	46c8      	mov	r8, r9
  40256a:	e4a9      	b.n	401ec0 <_svfprintf_r+0x3c0>
  40256c:	aa25      	add	r2, sp, #148	; 0x94
  40256e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402570:	980c      	ldr	r0, [sp, #48]	; 0x30
  402572:	f004 f9bb 	bl	4068ec <__ssprint_r>
  402576:	2800      	cmp	r0, #0
  402578:	f43f aceb 	beq.w	401f52 <_svfprintf_r+0x452>
  40257c:	f7ff bb92 	b.w	401ca4 <_svfprintf_r+0x1a4>
  402580:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402584:	2b01      	cmp	r3, #1
  402586:	f000 8134 	beq.w	4027f2 <_svfprintf_r+0xcf2>
  40258a:	2b02      	cmp	r3, #2
  40258c:	d125      	bne.n	4025da <_svfprintf_r+0xada>
  40258e:	f8cd b01c 	str.w	fp, [sp, #28]
  402592:	2400      	movs	r4, #0
  402594:	2500      	movs	r5, #0
  402596:	e61e      	b.n	4021d6 <_svfprintf_r+0x6d6>
  402598:	aa25      	add	r2, sp, #148	; 0x94
  40259a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40259c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40259e:	f004 f9a5 	bl	4068ec <__ssprint_r>
  4025a2:	2800      	cmp	r0, #0
  4025a4:	f47f ab7e 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  4025a8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4025aa:	46c8      	mov	r8, r9
  4025ac:	e475      	b.n	401e9a <_svfprintf_r+0x39a>
  4025ae:	aa25      	add	r2, sp, #148	; 0x94
  4025b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4025b2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4025b4:	f004 f99a 	bl	4068ec <__ssprint_r>
  4025b8:	2800      	cmp	r0, #0
  4025ba:	f47f ab73 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  4025be:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4025c0:	46c8      	mov	r8, r9
  4025c2:	e41b      	b.n	401dfc <_svfprintf_r+0x2fc>
  4025c4:	aa25      	add	r2, sp, #148	; 0x94
  4025c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4025c8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4025ca:	f004 f98f 	bl	4068ec <__ssprint_r>
  4025ce:	2800      	cmp	r0, #0
  4025d0:	f47f ab68 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  4025d4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4025d6:	46c8      	mov	r8, r9
  4025d8:	e420      	b.n	401e1c <_svfprintf_r+0x31c>
  4025da:	f8cd b01c 	str.w	fp, [sp, #28]
  4025de:	2400      	movs	r4, #0
  4025e0:	2500      	movs	r5, #0
  4025e2:	4649      	mov	r1, r9
  4025e4:	e000      	b.n	4025e8 <_svfprintf_r+0xae8>
  4025e6:	4631      	mov	r1, r6
  4025e8:	08e2      	lsrs	r2, r4, #3
  4025ea:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4025ee:	08e8      	lsrs	r0, r5, #3
  4025f0:	f004 0307 	and.w	r3, r4, #7
  4025f4:	4605      	mov	r5, r0
  4025f6:	4614      	mov	r4, r2
  4025f8:	3330      	adds	r3, #48	; 0x30
  4025fa:	ea54 0205 	orrs.w	r2, r4, r5
  4025fe:	f801 3c01 	strb.w	r3, [r1, #-1]
  402602:	f101 36ff 	add.w	r6, r1, #4294967295
  402606:	d1ee      	bne.n	4025e6 <_svfprintf_r+0xae6>
  402608:	9a07      	ldr	r2, [sp, #28]
  40260a:	07d2      	lsls	r2, r2, #31
  40260c:	f57f adf3 	bpl.w	4021f6 <_svfprintf_r+0x6f6>
  402610:	2b30      	cmp	r3, #48	; 0x30
  402612:	f43f adf0 	beq.w	4021f6 <_svfprintf_r+0x6f6>
  402616:	3902      	subs	r1, #2
  402618:	2330      	movs	r3, #48	; 0x30
  40261a:	f806 3c01 	strb.w	r3, [r6, #-1]
  40261e:	eba9 0301 	sub.w	r3, r9, r1
  402622:	930e      	str	r3, [sp, #56]	; 0x38
  402624:	460e      	mov	r6, r1
  402626:	f7ff bb7b 	b.w	401d20 <_svfprintf_r+0x220>
  40262a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40262c:	2900      	cmp	r1, #0
  40262e:	f340 822e 	ble.w	402a8e <_svfprintf_r+0xf8e>
  402632:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402634:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402636:	4293      	cmp	r3, r2
  402638:	bfa8      	it	ge
  40263a:	4613      	movge	r3, r2
  40263c:	2b00      	cmp	r3, #0
  40263e:	461f      	mov	r7, r3
  402640:	dd0d      	ble.n	40265e <_svfprintf_r+0xb5e>
  402642:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402644:	f8c8 6000 	str.w	r6, [r8]
  402648:	3301      	adds	r3, #1
  40264a:	443c      	add	r4, r7
  40264c:	2b07      	cmp	r3, #7
  40264e:	9427      	str	r4, [sp, #156]	; 0x9c
  402650:	f8c8 7004 	str.w	r7, [r8, #4]
  402654:	9326      	str	r3, [sp, #152]	; 0x98
  402656:	f300 831f 	bgt.w	402c98 <_svfprintf_r+0x1198>
  40265a:	f108 0808 	add.w	r8, r8, #8
  40265e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402660:	2f00      	cmp	r7, #0
  402662:	bfa8      	it	ge
  402664:	1bdb      	subge	r3, r3, r7
  402666:	2b00      	cmp	r3, #0
  402668:	461f      	mov	r7, r3
  40266a:	f340 80d6 	ble.w	40281a <_svfprintf_r+0xd1a>
  40266e:	2f10      	cmp	r7, #16
  402670:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402672:	4d31      	ldr	r5, [pc, #196]	; (402738 <_svfprintf_r+0xc38>)
  402674:	f340 81ed 	ble.w	402a52 <_svfprintf_r+0xf52>
  402678:	4642      	mov	r2, r8
  40267a:	4621      	mov	r1, r4
  40267c:	46b0      	mov	r8, r6
  40267e:	f04f 0b10 	mov.w	fp, #16
  402682:	462e      	mov	r6, r5
  402684:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402686:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402688:	e004      	b.n	402694 <_svfprintf_r+0xb94>
  40268a:	3208      	adds	r2, #8
  40268c:	3f10      	subs	r7, #16
  40268e:	2f10      	cmp	r7, #16
  402690:	f340 81db 	ble.w	402a4a <_svfprintf_r+0xf4a>
  402694:	3301      	adds	r3, #1
  402696:	3110      	adds	r1, #16
  402698:	2b07      	cmp	r3, #7
  40269a:	9127      	str	r1, [sp, #156]	; 0x9c
  40269c:	9326      	str	r3, [sp, #152]	; 0x98
  40269e:	e882 0840 	stmia.w	r2, {r6, fp}
  4026a2:	ddf2      	ble.n	40268a <_svfprintf_r+0xb8a>
  4026a4:	aa25      	add	r2, sp, #148	; 0x94
  4026a6:	4629      	mov	r1, r5
  4026a8:	4620      	mov	r0, r4
  4026aa:	f004 f91f 	bl	4068ec <__ssprint_r>
  4026ae:	2800      	cmp	r0, #0
  4026b0:	f47f aaf8 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  4026b4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4026b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4026b8:	464a      	mov	r2, r9
  4026ba:	e7e7      	b.n	40268c <_svfprintf_r+0xb8c>
  4026bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4026be:	930e      	str	r3, [sp, #56]	; 0x38
  4026c0:	464e      	mov	r6, r9
  4026c2:	f7ff bb2d 	b.w	401d20 <_svfprintf_r+0x220>
  4026c6:	2d00      	cmp	r5, #0
  4026c8:	bf08      	it	eq
  4026ca:	2c0a      	cmpeq	r4, #10
  4026cc:	f0c0 808f 	bcc.w	4027ee <_svfprintf_r+0xcee>
  4026d0:	464e      	mov	r6, r9
  4026d2:	4620      	mov	r0, r4
  4026d4:	4629      	mov	r1, r5
  4026d6:	220a      	movs	r2, #10
  4026d8:	2300      	movs	r3, #0
  4026da:	f005 f813 	bl	407704 <__aeabi_uldivmod>
  4026de:	3230      	adds	r2, #48	; 0x30
  4026e0:	f806 2d01 	strb.w	r2, [r6, #-1]!
  4026e4:	4620      	mov	r0, r4
  4026e6:	4629      	mov	r1, r5
  4026e8:	2300      	movs	r3, #0
  4026ea:	220a      	movs	r2, #10
  4026ec:	f005 f80a 	bl	407704 <__aeabi_uldivmod>
  4026f0:	4604      	mov	r4, r0
  4026f2:	460d      	mov	r5, r1
  4026f4:	ea54 0305 	orrs.w	r3, r4, r5
  4026f8:	d1eb      	bne.n	4026d2 <_svfprintf_r+0xbd2>
  4026fa:	eba9 0306 	sub.w	r3, r9, r6
  4026fe:	930e      	str	r3, [sp, #56]	; 0x38
  402700:	f7ff bb0e 	b.w	401d20 <_svfprintf_r+0x220>
  402704:	aa25      	add	r2, sp, #148	; 0x94
  402706:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402708:	980c      	ldr	r0, [sp, #48]	; 0x30
  40270a:	f004 f8ef 	bl	4068ec <__ssprint_r>
  40270e:	2800      	cmp	r0, #0
  402710:	f47f aac8 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  402714:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402718:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40271a:	46c8      	mov	r8, r9
  40271c:	f7ff bb5e 	b.w	401ddc <_svfprintf_r+0x2dc>
  402720:	1e5e      	subs	r6, r3, #1
  402722:	2e00      	cmp	r6, #0
  402724:	f77f af0a 	ble.w	40253c <_svfprintf_r+0xa3c>
  402728:	2e10      	cmp	r6, #16
  40272a:	4d03      	ldr	r5, [pc, #12]	; (402738 <_svfprintf_r+0xc38>)
  40272c:	dd22      	ble.n	402774 <_svfprintf_r+0xc74>
  40272e:	4622      	mov	r2, r4
  402730:	f04f 0b10 	mov.w	fp, #16
  402734:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402736:	e006      	b.n	402746 <_svfprintf_r+0xc46>
  402738:	00407b24 	.word	0x00407b24
  40273c:	3e10      	subs	r6, #16
  40273e:	2e10      	cmp	r6, #16
  402740:	f108 0808 	add.w	r8, r8, #8
  402744:	dd15      	ble.n	402772 <_svfprintf_r+0xc72>
  402746:	3701      	adds	r7, #1
  402748:	3210      	adds	r2, #16
  40274a:	2f07      	cmp	r7, #7
  40274c:	9227      	str	r2, [sp, #156]	; 0x9c
  40274e:	9726      	str	r7, [sp, #152]	; 0x98
  402750:	e888 0820 	stmia.w	r8, {r5, fp}
  402754:	ddf2      	ble.n	40273c <_svfprintf_r+0xc3c>
  402756:	aa25      	add	r2, sp, #148	; 0x94
  402758:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40275a:	4620      	mov	r0, r4
  40275c:	f004 f8c6 	bl	4068ec <__ssprint_r>
  402760:	2800      	cmp	r0, #0
  402762:	f47f aa9f 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  402766:	3e10      	subs	r6, #16
  402768:	2e10      	cmp	r6, #16
  40276a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40276c:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40276e:	46c8      	mov	r8, r9
  402770:	dce9      	bgt.n	402746 <_svfprintf_r+0xc46>
  402772:	4614      	mov	r4, r2
  402774:	3701      	adds	r7, #1
  402776:	4434      	add	r4, r6
  402778:	2f07      	cmp	r7, #7
  40277a:	9427      	str	r4, [sp, #156]	; 0x9c
  40277c:	9726      	str	r7, [sp, #152]	; 0x98
  40277e:	e888 0060 	stmia.w	r8, {r5, r6}
  402782:	f77f aed9 	ble.w	402538 <_svfprintf_r+0xa38>
  402786:	aa25      	add	r2, sp, #148	; 0x94
  402788:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40278a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40278c:	f004 f8ae 	bl	4068ec <__ssprint_r>
  402790:	2800      	cmp	r0, #0
  402792:	f47f aa87 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  402796:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402798:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40279a:	46c8      	mov	r8, r9
  40279c:	e6ce      	b.n	40253c <_svfprintf_r+0xa3c>
  40279e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4027a0:	6814      	ldr	r4, [r2, #0]
  4027a2:	4613      	mov	r3, r2
  4027a4:	3304      	adds	r3, #4
  4027a6:	17e5      	asrs	r5, r4, #31
  4027a8:	930f      	str	r3, [sp, #60]	; 0x3c
  4027aa:	4622      	mov	r2, r4
  4027ac:	462b      	mov	r3, r5
  4027ae:	e4fa      	b.n	4021a6 <_svfprintf_r+0x6a6>
  4027b0:	3204      	adds	r2, #4
  4027b2:	681c      	ldr	r4, [r3, #0]
  4027b4:	920f      	str	r2, [sp, #60]	; 0x3c
  4027b6:	2301      	movs	r3, #1
  4027b8:	2500      	movs	r5, #0
  4027ba:	f7ff ba94 	b.w	401ce6 <_svfprintf_r+0x1e6>
  4027be:	681c      	ldr	r4, [r3, #0]
  4027c0:	3304      	adds	r3, #4
  4027c2:	930f      	str	r3, [sp, #60]	; 0x3c
  4027c4:	2500      	movs	r5, #0
  4027c6:	e421      	b.n	40200c <_svfprintf_r+0x50c>
  4027c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4027ca:	460a      	mov	r2, r1
  4027cc:	3204      	adds	r2, #4
  4027ce:	680c      	ldr	r4, [r1, #0]
  4027d0:	920f      	str	r2, [sp, #60]	; 0x3c
  4027d2:	2500      	movs	r5, #0
  4027d4:	f7ff ba87 	b.w	401ce6 <_svfprintf_r+0x1e6>
  4027d8:	4614      	mov	r4, r2
  4027da:	3301      	adds	r3, #1
  4027dc:	4434      	add	r4, r6
  4027de:	2b07      	cmp	r3, #7
  4027e0:	9427      	str	r4, [sp, #156]	; 0x9c
  4027e2:	9326      	str	r3, [sp, #152]	; 0x98
  4027e4:	e888 0060 	stmia.w	r8, {r5, r6}
  4027e8:	f77f ab68 	ble.w	401ebc <_svfprintf_r+0x3bc>
  4027ec:	e6b3      	b.n	402556 <_svfprintf_r+0xa56>
  4027ee:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4027f2:	f8cd b01c 	str.w	fp, [sp, #28]
  4027f6:	ae42      	add	r6, sp, #264	; 0x108
  4027f8:	3430      	adds	r4, #48	; 0x30
  4027fa:	2301      	movs	r3, #1
  4027fc:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402800:	930e      	str	r3, [sp, #56]	; 0x38
  402802:	f7ff ba8d 	b.w	401d20 <_svfprintf_r+0x220>
  402806:	aa25      	add	r2, sp, #148	; 0x94
  402808:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40280a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40280c:	f004 f86e 	bl	4068ec <__ssprint_r>
  402810:	2800      	cmp	r0, #0
  402812:	f47f aa47 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  402816:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402818:	46c8      	mov	r8, r9
  40281a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40281c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40281e:	429a      	cmp	r2, r3
  402820:	db44      	blt.n	4028ac <_svfprintf_r+0xdac>
  402822:	9b07      	ldr	r3, [sp, #28]
  402824:	07d9      	lsls	r1, r3, #31
  402826:	d441      	bmi.n	4028ac <_svfprintf_r+0xdac>
  402828:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40282a:	9812      	ldr	r0, [sp, #72]	; 0x48
  40282c:	1a9a      	subs	r2, r3, r2
  40282e:	1a1d      	subs	r5, r3, r0
  402830:	4295      	cmp	r5, r2
  402832:	bfa8      	it	ge
  402834:	4615      	movge	r5, r2
  402836:	2d00      	cmp	r5, #0
  402838:	dd0e      	ble.n	402858 <_svfprintf_r+0xd58>
  40283a:	9926      	ldr	r1, [sp, #152]	; 0x98
  40283c:	f8c8 5004 	str.w	r5, [r8, #4]
  402840:	3101      	adds	r1, #1
  402842:	4406      	add	r6, r0
  402844:	442c      	add	r4, r5
  402846:	2907      	cmp	r1, #7
  402848:	f8c8 6000 	str.w	r6, [r8]
  40284c:	9427      	str	r4, [sp, #156]	; 0x9c
  40284e:	9126      	str	r1, [sp, #152]	; 0x98
  402850:	f300 823b 	bgt.w	402cca <_svfprintf_r+0x11ca>
  402854:	f108 0808 	add.w	r8, r8, #8
  402858:	2d00      	cmp	r5, #0
  40285a:	bfac      	ite	ge
  40285c:	1b56      	subge	r6, r2, r5
  40285e:	4616      	movlt	r6, r2
  402860:	2e00      	cmp	r6, #0
  402862:	f77f ab2d 	ble.w	401ec0 <_svfprintf_r+0x3c0>
  402866:	2e10      	cmp	r6, #16
  402868:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40286a:	4db0      	ldr	r5, [pc, #704]	; (402b2c <_svfprintf_r+0x102c>)
  40286c:	ddb5      	ble.n	4027da <_svfprintf_r+0xcda>
  40286e:	4622      	mov	r2, r4
  402870:	2710      	movs	r7, #16
  402872:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402876:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402878:	e004      	b.n	402884 <_svfprintf_r+0xd84>
  40287a:	f108 0808 	add.w	r8, r8, #8
  40287e:	3e10      	subs	r6, #16
  402880:	2e10      	cmp	r6, #16
  402882:	dda9      	ble.n	4027d8 <_svfprintf_r+0xcd8>
  402884:	3301      	adds	r3, #1
  402886:	3210      	adds	r2, #16
  402888:	2b07      	cmp	r3, #7
  40288a:	9227      	str	r2, [sp, #156]	; 0x9c
  40288c:	9326      	str	r3, [sp, #152]	; 0x98
  40288e:	e888 00a0 	stmia.w	r8, {r5, r7}
  402892:	ddf2      	ble.n	40287a <_svfprintf_r+0xd7a>
  402894:	aa25      	add	r2, sp, #148	; 0x94
  402896:	4621      	mov	r1, r4
  402898:	4658      	mov	r0, fp
  40289a:	f004 f827 	bl	4068ec <__ssprint_r>
  40289e:	2800      	cmp	r0, #0
  4028a0:	f47f aa00 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  4028a4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4028a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028a8:	46c8      	mov	r8, r9
  4028aa:	e7e8      	b.n	40287e <_svfprintf_r+0xd7e>
  4028ac:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028ae:	9819      	ldr	r0, [sp, #100]	; 0x64
  4028b0:	991a      	ldr	r1, [sp, #104]	; 0x68
  4028b2:	f8c8 1000 	str.w	r1, [r8]
  4028b6:	3301      	adds	r3, #1
  4028b8:	4404      	add	r4, r0
  4028ba:	2b07      	cmp	r3, #7
  4028bc:	9427      	str	r4, [sp, #156]	; 0x9c
  4028be:	f8c8 0004 	str.w	r0, [r8, #4]
  4028c2:	9326      	str	r3, [sp, #152]	; 0x98
  4028c4:	f300 81f5 	bgt.w	402cb2 <_svfprintf_r+0x11b2>
  4028c8:	f108 0808 	add.w	r8, r8, #8
  4028cc:	e7ac      	b.n	402828 <_svfprintf_r+0xd28>
  4028ce:	9b07      	ldr	r3, [sp, #28]
  4028d0:	07da      	lsls	r2, r3, #31
  4028d2:	f53f adfe 	bmi.w	4024d2 <_svfprintf_r+0x9d2>
  4028d6:	3701      	adds	r7, #1
  4028d8:	3401      	adds	r4, #1
  4028da:	2301      	movs	r3, #1
  4028dc:	2f07      	cmp	r7, #7
  4028de:	9427      	str	r4, [sp, #156]	; 0x9c
  4028e0:	9726      	str	r7, [sp, #152]	; 0x98
  4028e2:	f8c8 6000 	str.w	r6, [r8]
  4028e6:	f8c8 3004 	str.w	r3, [r8, #4]
  4028ea:	f77f ae25 	ble.w	402538 <_svfprintf_r+0xa38>
  4028ee:	e74a      	b.n	402786 <_svfprintf_r+0xc86>
  4028f0:	aa25      	add	r2, sp, #148	; 0x94
  4028f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028f4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028f6:	f003 fff9 	bl	4068ec <__ssprint_r>
  4028fa:	2800      	cmp	r0, #0
  4028fc:	f47f a9d2 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  402900:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402902:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402904:	46c8      	mov	r8, r9
  402906:	e5f2      	b.n	4024ee <_svfprintf_r+0x9ee>
  402908:	aa25      	add	r2, sp, #148	; 0x94
  40290a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40290c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40290e:	f003 ffed 	bl	4068ec <__ssprint_r>
  402912:	2800      	cmp	r0, #0
  402914:	f47f a9c6 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  402918:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40291a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40291c:	46c8      	mov	r8, r9
  40291e:	e5f5      	b.n	40250c <_svfprintf_r+0xa0c>
  402920:	464e      	mov	r6, r9
  402922:	f7ff b9fd 	b.w	401d20 <_svfprintf_r+0x220>
  402926:	aa25      	add	r2, sp, #148	; 0x94
  402928:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40292a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40292c:	f003 ffde 	bl	4068ec <__ssprint_r>
  402930:	2800      	cmp	r0, #0
  402932:	f47f a9b7 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  402936:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402938:	46c8      	mov	r8, r9
  40293a:	f7ff ba72 	b.w	401e22 <_svfprintf_r+0x322>
  40293e:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402940:	4622      	mov	r2, r4
  402942:	4620      	mov	r0, r4
  402944:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402946:	4623      	mov	r3, r4
  402948:	4621      	mov	r1, r4
  40294a:	f004 fe9d 	bl	407688 <__aeabi_dcmpun>
  40294e:	2800      	cmp	r0, #0
  402950:	f040 8286 	bne.w	402e60 <_svfprintf_r+0x1360>
  402954:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402956:	3301      	adds	r3, #1
  402958:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40295a:	f023 0320 	bic.w	r3, r3, #32
  40295e:	930e      	str	r3, [sp, #56]	; 0x38
  402960:	f000 81e2 	beq.w	402d28 <_svfprintf_r+0x1228>
  402964:	2b47      	cmp	r3, #71	; 0x47
  402966:	f000 811e 	beq.w	402ba6 <_svfprintf_r+0x10a6>
  40296a:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40296e:	9307      	str	r3, [sp, #28]
  402970:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402972:	1e1f      	subs	r7, r3, #0
  402974:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402976:	9308      	str	r3, [sp, #32]
  402978:	bfbb      	ittet	lt
  40297a:	463b      	movlt	r3, r7
  40297c:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402980:	2300      	movge	r3, #0
  402982:	232d      	movlt	r3, #45	; 0x2d
  402984:	9310      	str	r3, [sp, #64]	; 0x40
  402986:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402988:	2b66      	cmp	r3, #102	; 0x66
  40298a:	f000 81bb 	beq.w	402d04 <_svfprintf_r+0x1204>
  40298e:	2b46      	cmp	r3, #70	; 0x46
  402990:	f000 80df 	beq.w	402b52 <_svfprintf_r+0x1052>
  402994:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402996:	9a08      	ldr	r2, [sp, #32]
  402998:	2b45      	cmp	r3, #69	; 0x45
  40299a:	bf0c      	ite	eq
  40299c:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40299e:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4029a0:	a823      	add	r0, sp, #140	; 0x8c
  4029a2:	a920      	add	r1, sp, #128	; 0x80
  4029a4:	bf08      	it	eq
  4029a6:	1c5d      	addeq	r5, r3, #1
  4029a8:	9004      	str	r0, [sp, #16]
  4029aa:	9103      	str	r1, [sp, #12]
  4029ac:	a81f      	add	r0, sp, #124	; 0x7c
  4029ae:	2102      	movs	r1, #2
  4029b0:	463b      	mov	r3, r7
  4029b2:	9002      	str	r0, [sp, #8]
  4029b4:	9501      	str	r5, [sp, #4]
  4029b6:	9100      	str	r1, [sp, #0]
  4029b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4029ba:	f001 faa1 	bl	403f00 <_dtoa_r>
  4029be:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4029c0:	2b67      	cmp	r3, #103	; 0x67
  4029c2:	4606      	mov	r6, r0
  4029c4:	f040 81e0 	bne.w	402d88 <_svfprintf_r+0x1288>
  4029c8:	f01b 0f01 	tst.w	fp, #1
  4029cc:	f000 8246 	beq.w	402e5c <_svfprintf_r+0x135c>
  4029d0:	1974      	adds	r4, r6, r5
  4029d2:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4029d4:	9808      	ldr	r0, [sp, #32]
  4029d6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4029d8:	4639      	mov	r1, r7
  4029da:	f004 fe23 	bl	407624 <__aeabi_dcmpeq>
  4029de:	2800      	cmp	r0, #0
  4029e0:	f040 8165 	bne.w	402cae <_svfprintf_r+0x11ae>
  4029e4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4029e6:	42a3      	cmp	r3, r4
  4029e8:	d206      	bcs.n	4029f8 <_svfprintf_r+0xef8>
  4029ea:	2130      	movs	r1, #48	; 0x30
  4029ec:	1c5a      	adds	r2, r3, #1
  4029ee:	9223      	str	r2, [sp, #140]	; 0x8c
  4029f0:	7019      	strb	r1, [r3, #0]
  4029f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4029f4:	429c      	cmp	r4, r3
  4029f6:	d8f9      	bhi.n	4029ec <_svfprintf_r+0xeec>
  4029f8:	1b9b      	subs	r3, r3, r6
  4029fa:	9313      	str	r3, [sp, #76]	; 0x4c
  4029fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4029fe:	2b47      	cmp	r3, #71	; 0x47
  402a00:	f000 80e9 	beq.w	402bd6 <_svfprintf_r+0x10d6>
  402a04:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402a06:	2b65      	cmp	r3, #101	; 0x65
  402a08:	f340 81cd 	ble.w	402da6 <_svfprintf_r+0x12a6>
  402a0c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402a0e:	2b66      	cmp	r3, #102	; 0x66
  402a10:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402a12:	9312      	str	r3, [sp, #72]	; 0x48
  402a14:	f000 819e 	beq.w	402d54 <_svfprintf_r+0x1254>
  402a18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402a1a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402a1c:	4619      	mov	r1, r3
  402a1e:	4291      	cmp	r1, r2
  402a20:	f300 818a 	bgt.w	402d38 <_svfprintf_r+0x1238>
  402a24:	f01b 0f01 	tst.w	fp, #1
  402a28:	f040 8213 	bne.w	402e52 <_svfprintf_r+0x1352>
  402a2c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402a30:	9308      	str	r3, [sp, #32]
  402a32:	2367      	movs	r3, #103	; 0x67
  402a34:	920e      	str	r2, [sp, #56]	; 0x38
  402a36:	9311      	str	r3, [sp, #68]	; 0x44
  402a38:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402a3a:	2b00      	cmp	r3, #0
  402a3c:	f040 80c4 	bne.w	402bc8 <_svfprintf_r+0x10c8>
  402a40:	930a      	str	r3, [sp, #40]	; 0x28
  402a42:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402a46:	f7ff b973 	b.w	401d30 <_svfprintf_r+0x230>
  402a4a:	4635      	mov	r5, r6
  402a4c:	460c      	mov	r4, r1
  402a4e:	4646      	mov	r6, r8
  402a50:	4690      	mov	r8, r2
  402a52:	3301      	adds	r3, #1
  402a54:	443c      	add	r4, r7
  402a56:	2b07      	cmp	r3, #7
  402a58:	9427      	str	r4, [sp, #156]	; 0x9c
  402a5a:	9326      	str	r3, [sp, #152]	; 0x98
  402a5c:	e888 00a0 	stmia.w	r8, {r5, r7}
  402a60:	f73f aed1 	bgt.w	402806 <_svfprintf_r+0xd06>
  402a64:	f108 0808 	add.w	r8, r8, #8
  402a68:	e6d7      	b.n	40281a <_svfprintf_r+0xd1a>
  402a6a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402a6c:	6813      	ldr	r3, [r2, #0]
  402a6e:	3204      	adds	r2, #4
  402a70:	920f      	str	r2, [sp, #60]	; 0x3c
  402a72:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402a74:	601a      	str	r2, [r3, #0]
  402a76:	f7ff b86a 	b.w	401b4e <_svfprintf_r+0x4e>
  402a7a:	aa25      	add	r2, sp, #148	; 0x94
  402a7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a7e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a80:	f003 ff34 	bl	4068ec <__ssprint_r>
  402a84:	2800      	cmp	r0, #0
  402a86:	f47f a90d 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  402a8a:	46c8      	mov	r8, r9
  402a8c:	e48d      	b.n	4023aa <_svfprintf_r+0x8aa>
  402a8e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a90:	4a27      	ldr	r2, [pc, #156]	; (402b30 <_svfprintf_r+0x1030>)
  402a92:	f8c8 2000 	str.w	r2, [r8]
  402a96:	3301      	adds	r3, #1
  402a98:	3401      	adds	r4, #1
  402a9a:	2201      	movs	r2, #1
  402a9c:	2b07      	cmp	r3, #7
  402a9e:	9427      	str	r4, [sp, #156]	; 0x9c
  402aa0:	9326      	str	r3, [sp, #152]	; 0x98
  402aa2:	f8c8 2004 	str.w	r2, [r8, #4]
  402aa6:	dc72      	bgt.n	402b8e <_svfprintf_r+0x108e>
  402aa8:	f108 0808 	add.w	r8, r8, #8
  402aac:	b929      	cbnz	r1, 402aba <_svfprintf_r+0xfba>
  402aae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402ab0:	b91b      	cbnz	r3, 402aba <_svfprintf_r+0xfba>
  402ab2:	9b07      	ldr	r3, [sp, #28]
  402ab4:	07d8      	lsls	r0, r3, #31
  402ab6:	f57f aa03 	bpl.w	401ec0 <_svfprintf_r+0x3c0>
  402aba:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402abc:	9819      	ldr	r0, [sp, #100]	; 0x64
  402abe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  402ac0:	f8c8 2000 	str.w	r2, [r8]
  402ac4:	3301      	adds	r3, #1
  402ac6:	4602      	mov	r2, r0
  402ac8:	4422      	add	r2, r4
  402aca:	2b07      	cmp	r3, #7
  402acc:	9227      	str	r2, [sp, #156]	; 0x9c
  402ace:	f8c8 0004 	str.w	r0, [r8, #4]
  402ad2:	9326      	str	r3, [sp, #152]	; 0x98
  402ad4:	f300 818d 	bgt.w	402df2 <_svfprintf_r+0x12f2>
  402ad8:	f108 0808 	add.w	r8, r8, #8
  402adc:	2900      	cmp	r1, #0
  402ade:	f2c0 8165 	blt.w	402dac <_svfprintf_r+0x12ac>
  402ae2:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402ae4:	f8c8 6000 	str.w	r6, [r8]
  402ae8:	3301      	adds	r3, #1
  402aea:	188c      	adds	r4, r1, r2
  402aec:	2b07      	cmp	r3, #7
  402aee:	9427      	str	r4, [sp, #156]	; 0x9c
  402af0:	9326      	str	r3, [sp, #152]	; 0x98
  402af2:	f8c8 1004 	str.w	r1, [r8, #4]
  402af6:	f77f a9e1 	ble.w	401ebc <_svfprintf_r+0x3bc>
  402afa:	e52c      	b.n	402556 <_svfprintf_r+0xa56>
  402afc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402afe:	9909      	ldr	r1, [sp, #36]	; 0x24
  402b00:	6813      	ldr	r3, [r2, #0]
  402b02:	17cd      	asrs	r5, r1, #31
  402b04:	4608      	mov	r0, r1
  402b06:	3204      	adds	r2, #4
  402b08:	4629      	mov	r1, r5
  402b0a:	920f      	str	r2, [sp, #60]	; 0x3c
  402b0c:	e9c3 0100 	strd	r0, r1, [r3]
  402b10:	f7ff b81d 	b.w	401b4e <_svfprintf_r+0x4e>
  402b14:	aa25      	add	r2, sp, #148	; 0x94
  402b16:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b18:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b1a:	f003 fee7 	bl	4068ec <__ssprint_r>
  402b1e:	2800      	cmp	r0, #0
  402b20:	f47f a8c0 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  402b24:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b26:	46c8      	mov	r8, r9
  402b28:	e458      	b.n	4023dc <_svfprintf_r+0x8dc>
  402b2a:	bf00      	nop
  402b2c:	00407b24 	.word	0x00407b24
  402b30:	00407b10 	.word	0x00407b10
  402b34:	2140      	movs	r1, #64	; 0x40
  402b36:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b38:	f002 fe56 	bl	4057e8 <_malloc_r>
  402b3c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402b3e:	6010      	str	r0, [r2, #0]
  402b40:	6110      	str	r0, [r2, #16]
  402b42:	2800      	cmp	r0, #0
  402b44:	f000 81f2 	beq.w	402f2c <_svfprintf_r+0x142c>
  402b48:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402b4a:	2340      	movs	r3, #64	; 0x40
  402b4c:	6153      	str	r3, [r2, #20]
  402b4e:	f7fe bfee 	b.w	401b2e <_svfprintf_r+0x2e>
  402b52:	a823      	add	r0, sp, #140	; 0x8c
  402b54:	a920      	add	r1, sp, #128	; 0x80
  402b56:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  402b58:	9004      	str	r0, [sp, #16]
  402b5a:	9103      	str	r1, [sp, #12]
  402b5c:	a81f      	add	r0, sp, #124	; 0x7c
  402b5e:	2103      	movs	r1, #3
  402b60:	9002      	str	r0, [sp, #8]
  402b62:	9a08      	ldr	r2, [sp, #32]
  402b64:	9401      	str	r4, [sp, #4]
  402b66:	463b      	mov	r3, r7
  402b68:	9100      	str	r1, [sp, #0]
  402b6a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b6c:	f001 f9c8 	bl	403f00 <_dtoa_r>
  402b70:	4625      	mov	r5, r4
  402b72:	4606      	mov	r6, r0
  402b74:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402b76:	2b46      	cmp	r3, #70	; 0x46
  402b78:	eb06 0405 	add.w	r4, r6, r5
  402b7c:	f47f af29 	bne.w	4029d2 <_svfprintf_r+0xed2>
  402b80:	7833      	ldrb	r3, [r6, #0]
  402b82:	2b30      	cmp	r3, #48	; 0x30
  402b84:	f000 8178 	beq.w	402e78 <_svfprintf_r+0x1378>
  402b88:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402b8a:	442c      	add	r4, r5
  402b8c:	e721      	b.n	4029d2 <_svfprintf_r+0xed2>
  402b8e:	aa25      	add	r2, sp, #148	; 0x94
  402b90:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b92:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b94:	f003 feaa 	bl	4068ec <__ssprint_r>
  402b98:	2800      	cmp	r0, #0
  402b9a:	f47f a883 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  402b9e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402ba0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ba2:	46c8      	mov	r8, r9
  402ba4:	e782      	b.n	402aac <_svfprintf_r+0xfac>
  402ba6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402ba8:	2b00      	cmp	r3, #0
  402baa:	bf08      	it	eq
  402bac:	2301      	moveq	r3, #1
  402bae:	930a      	str	r3, [sp, #40]	; 0x28
  402bb0:	e6db      	b.n	40296a <_svfprintf_r+0xe6a>
  402bb2:	4630      	mov	r0, r6
  402bb4:	940a      	str	r4, [sp, #40]	; 0x28
  402bb6:	f7fe ff03 	bl	4019c0 <strlen>
  402bba:	950f      	str	r5, [sp, #60]	; 0x3c
  402bbc:	900e      	str	r0, [sp, #56]	; 0x38
  402bbe:	f8cd b01c 	str.w	fp, [sp, #28]
  402bc2:	4603      	mov	r3, r0
  402bc4:	f7ff b9f9 	b.w	401fba <_svfprintf_r+0x4ba>
  402bc8:	272d      	movs	r7, #45	; 0x2d
  402bca:	2300      	movs	r3, #0
  402bcc:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402bd0:	930a      	str	r3, [sp, #40]	; 0x28
  402bd2:	f7ff b8ae 	b.w	401d32 <_svfprintf_r+0x232>
  402bd6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402bd8:	9312      	str	r3, [sp, #72]	; 0x48
  402bda:	461a      	mov	r2, r3
  402bdc:	3303      	adds	r3, #3
  402bde:	db04      	blt.n	402bea <_svfprintf_r+0x10ea>
  402be0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402be2:	4619      	mov	r1, r3
  402be4:	4291      	cmp	r1, r2
  402be6:	f6bf af17 	bge.w	402a18 <_svfprintf_r+0xf18>
  402bea:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402bec:	3b02      	subs	r3, #2
  402bee:	9311      	str	r3, [sp, #68]	; 0x44
  402bf0:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402bf4:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402bf8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402bfa:	3b01      	subs	r3, #1
  402bfc:	2b00      	cmp	r3, #0
  402bfe:	931f      	str	r3, [sp, #124]	; 0x7c
  402c00:	bfbd      	ittte	lt
  402c02:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  402c04:	f1c3 0301 	rsblt	r3, r3, #1
  402c08:	222d      	movlt	r2, #45	; 0x2d
  402c0a:	222b      	movge	r2, #43	; 0x2b
  402c0c:	2b09      	cmp	r3, #9
  402c0e:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  402c12:	f340 8116 	ble.w	402e42 <_svfprintf_r+0x1342>
  402c16:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  402c1a:	4620      	mov	r0, r4
  402c1c:	4dab      	ldr	r5, [pc, #684]	; (402ecc <_svfprintf_r+0x13cc>)
  402c1e:	e000      	b.n	402c22 <_svfprintf_r+0x1122>
  402c20:	4610      	mov	r0, r2
  402c22:	fb85 1203 	smull	r1, r2, r5, r3
  402c26:	17d9      	asrs	r1, r3, #31
  402c28:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  402c2c:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402c30:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  402c34:	3230      	adds	r2, #48	; 0x30
  402c36:	2909      	cmp	r1, #9
  402c38:	f800 2c01 	strb.w	r2, [r0, #-1]
  402c3c:	460b      	mov	r3, r1
  402c3e:	f100 32ff 	add.w	r2, r0, #4294967295
  402c42:	dced      	bgt.n	402c20 <_svfprintf_r+0x1120>
  402c44:	3330      	adds	r3, #48	; 0x30
  402c46:	3802      	subs	r0, #2
  402c48:	b2d9      	uxtb	r1, r3
  402c4a:	4284      	cmp	r4, r0
  402c4c:	f802 1c01 	strb.w	r1, [r2, #-1]
  402c50:	f240 8165 	bls.w	402f1e <_svfprintf_r+0x141e>
  402c54:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  402c58:	4613      	mov	r3, r2
  402c5a:	e001      	b.n	402c60 <_svfprintf_r+0x1160>
  402c5c:	f813 1b01 	ldrb.w	r1, [r3], #1
  402c60:	f800 1b01 	strb.w	r1, [r0], #1
  402c64:	42a3      	cmp	r3, r4
  402c66:	d1f9      	bne.n	402c5c <_svfprintf_r+0x115c>
  402c68:	3301      	adds	r3, #1
  402c6a:	1a9b      	subs	r3, r3, r2
  402c6c:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  402c70:	4413      	add	r3, r2
  402c72:	aa21      	add	r2, sp, #132	; 0x84
  402c74:	1a9b      	subs	r3, r3, r2
  402c76:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402c78:	931b      	str	r3, [sp, #108]	; 0x6c
  402c7a:	2a01      	cmp	r2, #1
  402c7c:	4413      	add	r3, r2
  402c7e:	930e      	str	r3, [sp, #56]	; 0x38
  402c80:	f340 8119 	ble.w	402eb6 <_svfprintf_r+0x13b6>
  402c84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402c86:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402c88:	4413      	add	r3, r2
  402c8a:	930e      	str	r3, [sp, #56]	; 0x38
  402c8c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402c90:	9308      	str	r3, [sp, #32]
  402c92:	2300      	movs	r3, #0
  402c94:	9312      	str	r3, [sp, #72]	; 0x48
  402c96:	e6cf      	b.n	402a38 <_svfprintf_r+0xf38>
  402c98:	aa25      	add	r2, sp, #148	; 0x94
  402c9a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c9c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c9e:	f003 fe25 	bl	4068ec <__ssprint_r>
  402ca2:	2800      	cmp	r0, #0
  402ca4:	f47e affe 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  402ca8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402caa:	46c8      	mov	r8, r9
  402cac:	e4d7      	b.n	40265e <_svfprintf_r+0xb5e>
  402cae:	4623      	mov	r3, r4
  402cb0:	e6a2      	b.n	4029f8 <_svfprintf_r+0xef8>
  402cb2:	aa25      	add	r2, sp, #148	; 0x94
  402cb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402cb6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402cb8:	f003 fe18 	bl	4068ec <__ssprint_r>
  402cbc:	2800      	cmp	r0, #0
  402cbe:	f47e aff1 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  402cc2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402cc4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402cc6:	46c8      	mov	r8, r9
  402cc8:	e5ae      	b.n	402828 <_svfprintf_r+0xd28>
  402cca:	aa25      	add	r2, sp, #148	; 0x94
  402ccc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402cce:	980c      	ldr	r0, [sp, #48]	; 0x30
  402cd0:	f003 fe0c 	bl	4068ec <__ssprint_r>
  402cd4:	2800      	cmp	r0, #0
  402cd6:	f47e afe5 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  402cda:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402cdc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402cde:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ce0:	1a9a      	subs	r2, r3, r2
  402ce2:	46c8      	mov	r8, r9
  402ce4:	e5b8      	b.n	402858 <_svfprintf_r+0xd58>
  402ce6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402ce8:	9612      	str	r6, [sp, #72]	; 0x48
  402cea:	2b06      	cmp	r3, #6
  402cec:	bf28      	it	cs
  402cee:	2306      	movcs	r3, #6
  402cf0:	960a      	str	r6, [sp, #40]	; 0x28
  402cf2:	4637      	mov	r7, r6
  402cf4:	9308      	str	r3, [sp, #32]
  402cf6:	950f      	str	r5, [sp, #60]	; 0x3c
  402cf8:	f8cd b01c 	str.w	fp, [sp, #28]
  402cfc:	930e      	str	r3, [sp, #56]	; 0x38
  402cfe:	4e74      	ldr	r6, [pc, #464]	; (402ed0 <_svfprintf_r+0x13d0>)
  402d00:	f7ff b816 	b.w	401d30 <_svfprintf_r+0x230>
  402d04:	a823      	add	r0, sp, #140	; 0x8c
  402d06:	a920      	add	r1, sp, #128	; 0x80
  402d08:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402d0a:	9004      	str	r0, [sp, #16]
  402d0c:	9103      	str	r1, [sp, #12]
  402d0e:	a81f      	add	r0, sp, #124	; 0x7c
  402d10:	2103      	movs	r1, #3
  402d12:	9002      	str	r0, [sp, #8]
  402d14:	9a08      	ldr	r2, [sp, #32]
  402d16:	9501      	str	r5, [sp, #4]
  402d18:	463b      	mov	r3, r7
  402d1a:	9100      	str	r1, [sp, #0]
  402d1c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d1e:	f001 f8ef 	bl	403f00 <_dtoa_r>
  402d22:	4606      	mov	r6, r0
  402d24:	1944      	adds	r4, r0, r5
  402d26:	e72b      	b.n	402b80 <_svfprintf_r+0x1080>
  402d28:	2306      	movs	r3, #6
  402d2a:	930a      	str	r3, [sp, #40]	; 0x28
  402d2c:	e61d      	b.n	40296a <_svfprintf_r+0xe6a>
  402d2e:	272d      	movs	r7, #45	; 0x2d
  402d30:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402d34:	f7ff bacd 	b.w	4022d2 <_svfprintf_r+0x7d2>
  402d38:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402d3a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d3c:	4413      	add	r3, r2
  402d3e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402d40:	930e      	str	r3, [sp, #56]	; 0x38
  402d42:	2a00      	cmp	r2, #0
  402d44:	f340 80b0 	ble.w	402ea8 <_svfprintf_r+0x13a8>
  402d48:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402d4c:	9308      	str	r3, [sp, #32]
  402d4e:	2367      	movs	r3, #103	; 0x67
  402d50:	9311      	str	r3, [sp, #68]	; 0x44
  402d52:	e671      	b.n	402a38 <_svfprintf_r+0xf38>
  402d54:	2b00      	cmp	r3, #0
  402d56:	f340 80c3 	ble.w	402ee0 <_svfprintf_r+0x13e0>
  402d5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402d5c:	2a00      	cmp	r2, #0
  402d5e:	f040 8099 	bne.w	402e94 <_svfprintf_r+0x1394>
  402d62:	f01b 0f01 	tst.w	fp, #1
  402d66:	f040 8095 	bne.w	402e94 <_svfprintf_r+0x1394>
  402d6a:	9308      	str	r3, [sp, #32]
  402d6c:	930e      	str	r3, [sp, #56]	; 0x38
  402d6e:	e663      	b.n	402a38 <_svfprintf_r+0xf38>
  402d70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402d72:	9308      	str	r3, [sp, #32]
  402d74:	930e      	str	r3, [sp, #56]	; 0x38
  402d76:	900a      	str	r0, [sp, #40]	; 0x28
  402d78:	950f      	str	r5, [sp, #60]	; 0x3c
  402d7a:	f8cd b01c 	str.w	fp, [sp, #28]
  402d7e:	9012      	str	r0, [sp, #72]	; 0x48
  402d80:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402d84:	f7fe bfd4 	b.w	401d30 <_svfprintf_r+0x230>
  402d88:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402d8a:	2b47      	cmp	r3, #71	; 0x47
  402d8c:	f47f ae20 	bne.w	4029d0 <_svfprintf_r+0xed0>
  402d90:	f01b 0f01 	tst.w	fp, #1
  402d94:	f47f aeee 	bne.w	402b74 <_svfprintf_r+0x1074>
  402d98:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402d9a:	1b9b      	subs	r3, r3, r6
  402d9c:	9313      	str	r3, [sp, #76]	; 0x4c
  402d9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402da0:	2b47      	cmp	r3, #71	; 0x47
  402da2:	f43f af18 	beq.w	402bd6 <_svfprintf_r+0x10d6>
  402da6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402da8:	9312      	str	r3, [sp, #72]	; 0x48
  402daa:	e721      	b.n	402bf0 <_svfprintf_r+0x10f0>
  402dac:	424f      	negs	r7, r1
  402dae:	3110      	adds	r1, #16
  402db0:	4d48      	ldr	r5, [pc, #288]	; (402ed4 <_svfprintf_r+0x13d4>)
  402db2:	da2f      	bge.n	402e14 <_svfprintf_r+0x1314>
  402db4:	2410      	movs	r4, #16
  402db6:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402dba:	e004      	b.n	402dc6 <_svfprintf_r+0x12c6>
  402dbc:	f108 0808 	add.w	r8, r8, #8
  402dc0:	3f10      	subs	r7, #16
  402dc2:	2f10      	cmp	r7, #16
  402dc4:	dd26      	ble.n	402e14 <_svfprintf_r+0x1314>
  402dc6:	3301      	adds	r3, #1
  402dc8:	3210      	adds	r2, #16
  402dca:	2b07      	cmp	r3, #7
  402dcc:	9227      	str	r2, [sp, #156]	; 0x9c
  402dce:	9326      	str	r3, [sp, #152]	; 0x98
  402dd0:	f8c8 5000 	str.w	r5, [r8]
  402dd4:	f8c8 4004 	str.w	r4, [r8, #4]
  402dd8:	ddf0      	ble.n	402dbc <_svfprintf_r+0x12bc>
  402dda:	aa25      	add	r2, sp, #148	; 0x94
  402ddc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402dde:	4658      	mov	r0, fp
  402de0:	f003 fd84 	bl	4068ec <__ssprint_r>
  402de4:	2800      	cmp	r0, #0
  402de6:	f47e af5d 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  402dea:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402dec:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402dee:	46c8      	mov	r8, r9
  402df0:	e7e6      	b.n	402dc0 <_svfprintf_r+0x12c0>
  402df2:	aa25      	add	r2, sp, #148	; 0x94
  402df4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402df6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402df8:	f003 fd78 	bl	4068ec <__ssprint_r>
  402dfc:	2800      	cmp	r0, #0
  402dfe:	f47e af51 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  402e02:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402e04:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402e06:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e08:	46c8      	mov	r8, r9
  402e0a:	e667      	b.n	402adc <_svfprintf_r+0xfdc>
  402e0c:	2000      	movs	r0, #0
  402e0e:	900a      	str	r0, [sp, #40]	; 0x28
  402e10:	f7fe bed0 	b.w	401bb4 <_svfprintf_r+0xb4>
  402e14:	3301      	adds	r3, #1
  402e16:	443a      	add	r2, r7
  402e18:	2b07      	cmp	r3, #7
  402e1a:	e888 00a0 	stmia.w	r8, {r5, r7}
  402e1e:	9227      	str	r2, [sp, #156]	; 0x9c
  402e20:	9326      	str	r3, [sp, #152]	; 0x98
  402e22:	f108 0808 	add.w	r8, r8, #8
  402e26:	f77f ae5c 	ble.w	402ae2 <_svfprintf_r+0xfe2>
  402e2a:	aa25      	add	r2, sp, #148	; 0x94
  402e2c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e2e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e30:	f003 fd5c 	bl	4068ec <__ssprint_r>
  402e34:	2800      	cmp	r0, #0
  402e36:	f47e af35 	bne.w	401ca4 <_svfprintf_r+0x1a4>
  402e3a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402e3c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e3e:	46c8      	mov	r8, r9
  402e40:	e64f      	b.n	402ae2 <_svfprintf_r+0xfe2>
  402e42:	3330      	adds	r3, #48	; 0x30
  402e44:	2230      	movs	r2, #48	; 0x30
  402e46:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  402e4a:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  402e4e:	ab22      	add	r3, sp, #136	; 0x88
  402e50:	e70f      	b.n	402c72 <_svfprintf_r+0x1172>
  402e52:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402e54:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402e56:	4413      	add	r3, r2
  402e58:	930e      	str	r3, [sp, #56]	; 0x38
  402e5a:	e775      	b.n	402d48 <_svfprintf_r+0x1248>
  402e5c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402e5e:	e5cb      	b.n	4029f8 <_svfprintf_r+0xef8>
  402e60:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402e62:	4e1d      	ldr	r6, [pc, #116]	; (402ed8 <_svfprintf_r+0x13d8>)
  402e64:	2b00      	cmp	r3, #0
  402e66:	bfb6      	itet	lt
  402e68:	272d      	movlt	r7, #45	; 0x2d
  402e6a:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  402e6e:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  402e72:	4b1a      	ldr	r3, [pc, #104]	; (402edc <_svfprintf_r+0x13dc>)
  402e74:	f7ff ba2f 	b.w	4022d6 <_svfprintf_r+0x7d6>
  402e78:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402e7a:	9808      	ldr	r0, [sp, #32]
  402e7c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402e7e:	4639      	mov	r1, r7
  402e80:	f004 fbd0 	bl	407624 <__aeabi_dcmpeq>
  402e84:	2800      	cmp	r0, #0
  402e86:	f47f ae7f 	bne.w	402b88 <_svfprintf_r+0x1088>
  402e8a:	f1c5 0501 	rsb	r5, r5, #1
  402e8e:	951f      	str	r5, [sp, #124]	; 0x7c
  402e90:	442c      	add	r4, r5
  402e92:	e59e      	b.n	4029d2 <_svfprintf_r+0xed2>
  402e94:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402e96:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402e98:	4413      	add	r3, r2
  402e9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402e9c:	441a      	add	r2, r3
  402e9e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402ea2:	920e      	str	r2, [sp, #56]	; 0x38
  402ea4:	9308      	str	r3, [sp, #32]
  402ea6:	e5c7      	b.n	402a38 <_svfprintf_r+0xf38>
  402ea8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402eaa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402eac:	f1c3 0301 	rsb	r3, r3, #1
  402eb0:	441a      	add	r2, r3
  402eb2:	4613      	mov	r3, r2
  402eb4:	e7d0      	b.n	402e58 <_svfprintf_r+0x1358>
  402eb6:	f01b 0301 	ands.w	r3, fp, #1
  402eba:	9312      	str	r3, [sp, #72]	; 0x48
  402ebc:	f47f aee2 	bne.w	402c84 <_svfprintf_r+0x1184>
  402ec0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402ec2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402ec6:	9308      	str	r3, [sp, #32]
  402ec8:	e5b6      	b.n	402a38 <_svfprintf_r+0xf38>
  402eca:	bf00      	nop
  402ecc:	66666667 	.word	0x66666667
  402ed0:	00407b08 	.word	0x00407b08
  402ed4:	00407b24 	.word	0x00407b24
  402ed8:	00407adc 	.word	0x00407adc
  402edc:	00407ad8 	.word	0x00407ad8
  402ee0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402ee2:	b913      	cbnz	r3, 402eea <_svfprintf_r+0x13ea>
  402ee4:	f01b 0f01 	tst.w	fp, #1
  402ee8:	d002      	beq.n	402ef0 <_svfprintf_r+0x13f0>
  402eea:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402eec:	3301      	adds	r3, #1
  402eee:	e7d4      	b.n	402e9a <_svfprintf_r+0x139a>
  402ef0:	2301      	movs	r3, #1
  402ef2:	e73a      	b.n	402d6a <_svfprintf_r+0x126a>
  402ef4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402ef6:	f89a 3001 	ldrb.w	r3, [sl, #1]
  402efa:	6828      	ldr	r0, [r5, #0]
  402efc:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  402f00:	900a      	str	r0, [sp, #40]	; 0x28
  402f02:	4628      	mov	r0, r5
  402f04:	3004      	adds	r0, #4
  402f06:	46a2      	mov	sl, r4
  402f08:	900f      	str	r0, [sp, #60]	; 0x3c
  402f0a:	f7fe be51 	b.w	401bb0 <_svfprintf_r+0xb0>
  402f0e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402f12:	f7ff b867 	b.w	401fe4 <_svfprintf_r+0x4e4>
  402f16:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402f1a:	f7ff ba15 	b.w	402348 <_svfprintf_r+0x848>
  402f1e:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  402f22:	e6a6      	b.n	402c72 <_svfprintf_r+0x1172>
  402f24:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402f28:	f7ff b8eb 	b.w	402102 <_svfprintf_r+0x602>
  402f2c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402f2e:	230c      	movs	r3, #12
  402f30:	6013      	str	r3, [r2, #0]
  402f32:	f04f 33ff 	mov.w	r3, #4294967295
  402f36:	9309      	str	r3, [sp, #36]	; 0x24
  402f38:	f7fe bebd 	b.w	401cb6 <_svfprintf_r+0x1b6>
  402f3c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402f40:	f7ff b99a 	b.w	402278 <_svfprintf_r+0x778>
  402f44:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402f48:	f7ff b976 	b.w	402238 <_svfprintf_r+0x738>
  402f4c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402f50:	f7ff b959 	b.w	402206 <_svfprintf_r+0x706>
  402f54:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  402f58:	f7ff b912 	b.w	402180 <_svfprintf_r+0x680>

00402f5c <__sprint_r.part.0>:
  402f5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402f60:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  402f62:	049c      	lsls	r4, r3, #18
  402f64:	4693      	mov	fp, r2
  402f66:	d52f      	bpl.n	402fc8 <__sprint_r.part.0+0x6c>
  402f68:	6893      	ldr	r3, [r2, #8]
  402f6a:	6812      	ldr	r2, [r2, #0]
  402f6c:	b353      	cbz	r3, 402fc4 <__sprint_r.part.0+0x68>
  402f6e:	460e      	mov	r6, r1
  402f70:	4607      	mov	r7, r0
  402f72:	f102 0908 	add.w	r9, r2, #8
  402f76:	e919 0420 	ldmdb	r9, {r5, sl}
  402f7a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  402f7e:	d017      	beq.n	402fb0 <__sprint_r.part.0+0x54>
  402f80:	3d04      	subs	r5, #4
  402f82:	2400      	movs	r4, #0
  402f84:	e001      	b.n	402f8a <__sprint_r.part.0+0x2e>
  402f86:	45a0      	cmp	r8, r4
  402f88:	d010      	beq.n	402fac <__sprint_r.part.0+0x50>
  402f8a:	4632      	mov	r2, r6
  402f8c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  402f90:	4638      	mov	r0, r7
  402f92:	f002 f879 	bl	405088 <_fputwc_r>
  402f96:	1c43      	adds	r3, r0, #1
  402f98:	f104 0401 	add.w	r4, r4, #1
  402f9c:	d1f3      	bne.n	402f86 <__sprint_r.part.0+0x2a>
  402f9e:	2300      	movs	r3, #0
  402fa0:	f8cb 3008 	str.w	r3, [fp, #8]
  402fa4:	f8cb 3004 	str.w	r3, [fp, #4]
  402fa8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fac:	f8db 3008 	ldr.w	r3, [fp, #8]
  402fb0:	f02a 0a03 	bic.w	sl, sl, #3
  402fb4:	eba3 030a 	sub.w	r3, r3, sl
  402fb8:	f8cb 3008 	str.w	r3, [fp, #8]
  402fbc:	f109 0908 	add.w	r9, r9, #8
  402fc0:	2b00      	cmp	r3, #0
  402fc2:	d1d8      	bne.n	402f76 <__sprint_r.part.0+0x1a>
  402fc4:	2000      	movs	r0, #0
  402fc6:	e7ea      	b.n	402f9e <__sprint_r.part.0+0x42>
  402fc8:	f002 f9c8 	bl	40535c <__sfvwrite_r>
  402fcc:	2300      	movs	r3, #0
  402fce:	f8cb 3008 	str.w	r3, [fp, #8]
  402fd2:	f8cb 3004 	str.w	r3, [fp, #4]
  402fd6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fda:	bf00      	nop

00402fdc <_vfiprintf_r>:
  402fdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402fe0:	b0ad      	sub	sp, #180	; 0xb4
  402fe2:	461d      	mov	r5, r3
  402fe4:	468b      	mov	fp, r1
  402fe6:	4690      	mov	r8, r2
  402fe8:	9307      	str	r3, [sp, #28]
  402fea:	9006      	str	r0, [sp, #24]
  402fec:	b118      	cbz	r0, 402ff6 <_vfiprintf_r+0x1a>
  402fee:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402ff0:	2b00      	cmp	r3, #0
  402ff2:	f000 80f3 	beq.w	4031dc <_vfiprintf_r+0x200>
  402ff6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  402ffa:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  402ffe:	07df      	lsls	r7, r3, #31
  403000:	b281      	uxth	r1, r0
  403002:	d402      	bmi.n	40300a <_vfiprintf_r+0x2e>
  403004:	058e      	lsls	r6, r1, #22
  403006:	f140 80fc 	bpl.w	403202 <_vfiprintf_r+0x226>
  40300a:	048c      	lsls	r4, r1, #18
  40300c:	d40a      	bmi.n	403024 <_vfiprintf_r+0x48>
  40300e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403012:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  403016:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40301a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40301e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  403022:	b289      	uxth	r1, r1
  403024:	0708      	lsls	r0, r1, #28
  403026:	f140 80b3 	bpl.w	403190 <_vfiprintf_r+0x1b4>
  40302a:	f8db 3010 	ldr.w	r3, [fp, #16]
  40302e:	2b00      	cmp	r3, #0
  403030:	f000 80ae 	beq.w	403190 <_vfiprintf_r+0x1b4>
  403034:	f001 031a 	and.w	r3, r1, #26
  403038:	2b0a      	cmp	r3, #10
  40303a:	f000 80b5 	beq.w	4031a8 <_vfiprintf_r+0x1cc>
  40303e:	2300      	movs	r3, #0
  403040:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  403044:	930b      	str	r3, [sp, #44]	; 0x2c
  403046:	9311      	str	r3, [sp, #68]	; 0x44
  403048:	9310      	str	r3, [sp, #64]	; 0x40
  40304a:	9303      	str	r3, [sp, #12]
  40304c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  403050:	46ca      	mov	sl, r9
  403052:	f8cd b010 	str.w	fp, [sp, #16]
  403056:	f898 3000 	ldrb.w	r3, [r8]
  40305a:	4644      	mov	r4, r8
  40305c:	b1fb      	cbz	r3, 40309e <_vfiprintf_r+0xc2>
  40305e:	2b25      	cmp	r3, #37	; 0x25
  403060:	d102      	bne.n	403068 <_vfiprintf_r+0x8c>
  403062:	e01c      	b.n	40309e <_vfiprintf_r+0xc2>
  403064:	2b25      	cmp	r3, #37	; 0x25
  403066:	d003      	beq.n	403070 <_vfiprintf_r+0x94>
  403068:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40306c:	2b00      	cmp	r3, #0
  40306e:	d1f9      	bne.n	403064 <_vfiprintf_r+0x88>
  403070:	eba4 0508 	sub.w	r5, r4, r8
  403074:	b19d      	cbz	r5, 40309e <_vfiprintf_r+0xc2>
  403076:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403078:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40307a:	f8ca 8000 	str.w	r8, [sl]
  40307e:	3301      	adds	r3, #1
  403080:	442a      	add	r2, r5
  403082:	2b07      	cmp	r3, #7
  403084:	f8ca 5004 	str.w	r5, [sl, #4]
  403088:	9211      	str	r2, [sp, #68]	; 0x44
  40308a:	9310      	str	r3, [sp, #64]	; 0x40
  40308c:	dd7a      	ble.n	403184 <_vfiprintf_r+0x1a8>
  40308e:	2a00      	cmp	r2, #0
  403090:	f040 84b0 	bne.w	4039f4 <_vfiprintf_r+0xa18>
  403094:	9b03      	ldr	r3, [sp, #12]
  403096:	9210      	str	r2, [sp, #64]	; 0x40
  403098:	442b      	add	r3, r5
  40309a:	46ca      	mov	sl, r9
  40309c:	9303      	str	r3, [sp, #12]
  40309e:	7823      	ldrb	r3, [r4, #0]
  4030a0:	2b00      	cmp	r3, #0
  4030a2:	f000 83e0 	beq.w	403866 <_vfiprintf_r+0x88a>
  4030a6:	2000      	movs	r0, #0
  4030a8:	f04f 0300 	mov.w	r3, #0
  4030ac:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4030b0:	f104 0801 	add.w	r8, r4, #1
  4030b4:	7862      	ldrb	r2, [r4, #1]
  4030b6:	4605      	mov	r5, r0
  4030b8:	4606      	mov	r6, r0
  4030ba:	4603      	mov	r3, r0
  4030bc:	f04f 34ff 	mov.w	r4, #4294967295
  4030c0:	f108 0801 	add.w	r8, r8, #1
  4030c4:	f1a2 0120 	sub.w	r1, r2, #32
  4030c8:	2958      	cmp	r1, #88	; 0x58
  4030ca:	f200 82de 	bhi.w	40368a <_vfiprintf_r+0x6ae>
  4030ce:	e8df f011 	tbh	[pc, r1, lsl #1]
  4030d2:	0221      	.short	0x0221
  4030d4:	02dc02dc 	.word	0x02dc02dc
  4030d8:	02dc0229 	.word	0x02dc0229
  4030dc:	02dc02dc 	.word	0x02dc02dc
  4030e0:	02dc02dc 	.word	0x02dc02dc
  4030e4:	028902dc 	.word	0x028902dc
  4030e8:	02dc0295 	.word	0x02dc0295
  4030ec:	02bd00a2 	.word	0x02bd00a2
  4030f0:	019f02dc 	.word	0x019f02dc
  4030f4:	01a401a4 	.word	0x01a401a4
  4030f8:	01a401a4 	.word	0x01a401a4
  4030fc:	01a401a4 	.word	0x01a401a4
  403100:	01a401a4 	.word	0x01a401a4
  403104:	02dc01a4 	.word	0x02dc01a4
  403108:	02dc02dc 	.word	0x02dc02dc
  40310c:	02dc02dc 	.word	0x02dc02dc
  403110:	02dc02dc 	.word	0x02dc02dc
  403114:	02dc02dc 	.word	0x02dc02dc
  403118:	01b202dc 	.word	0x01b202dc
  40311c:	02dc02dc 	.word	0x02dc02dc
  403120:	02dc02dc 	.word	0x02dc02dc
  403124:	02dc02dc 	.word	0x02dc02dc
  403128:	02dc02dc 	.word	0x02dc02dc
  40312c:	02dc02dc 	.word	0x02dc02dc
  403130:	02dc0197 	.word	0x02dc0197
  403134:	02dc02dc 	.word	0x02dc02dc
  403138:	02dc02dc 	.word	0x02dc02dc
  40313c:	02dc019b 	.word	0x02dc019b
  403140:	025302dc 	.word	0x025302dc
  403144:	02dc02dc 	.word	0x02dc02dc
  403148:	02dc02dc 	.word	0x02dc02dc
  40314c:	02dc02dc 	.word	0x02dc02dc
  403150:	02dc02dc 	.word	0x02dc02dc
  403154:	02dc02dc 	.word	0x02dc02dc
  403158:	021b025a 	.word	0x021b025a
  40315c:	02dc02dc 	.word	0x02dc02dc
  403160:	026e02dc 	.word	0x026e02dc
  403164:	02dc021b 	.word	0x02dc021b
  403168:	027302dc 	.word	0x027302dc
  40316c:	01f502dc 	.word	0x01f502dc
  403170:	02090182 	.word	0x02090182
  403174:	02dc02d7 	.word	0x02dc02d7
  403178:	02dc029a 	.word	0x02dc029a
  40317c:	02dc00a7 	.word	0x02dc00a7
  403180:	022e02dc 	.word	0x022e02dc
  403184:	f10a 0a08 	add.w	sl, sl, #8
  403188:	9b03      	ldr	r3, [sp, #12]
  40318a:	442b      	add	r3, r5
  40318c:	9303      	str	r3, [sp, #12]
  40318e:	e786      	b.n	40309e <_vfiprintf_r+0xc2>
  403190:	4659      	mov	r1, fp
  403192:	9806      	ldr	r0, [sp, #24]
  403194:	f000 fdac 	bl	403cf0 <__swsetup_r>
  403198:	bb18      	cbnz	r0, 4031e2 <_vfiprintf_r+0x206>
  40319a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40319e:	f001 031a 	and.w	r3, r1, #26
  4031a2:	2b0a      	cmp	r3, #10
  4031a4:	f47f af4b 	bne.w	40303e <_vfiprintf_r+0x62>
  4031a8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4031ac:	2b00      	cmp	r3, #0
  4031ae:	f6ff af46 	blt.w	40303e <_vfiprintf_r+0x62>
  4031b2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4031b6:	07db      	lsls	r3, r3, #31
  4031b8:	d405      	bmi.n	4031c6 <_vfiprintf_r+0x1ea>
  4031ba:	058f      	lsls	r7, r1, #22
  4031bc:	d403      	bmi.n	4031c6 <_vfiprintf_r+0x1ea>
  4031be:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4031c2:	f002 fa8f 	bl	4056e4 <__retarget_lock_release_recursive>
  4031c6:	462b      	mov	r3, r5
  4031c8:	4642      	mov	r2, r8
  4031ca:	4659      	mov	r1, fp
  4031cc:	9806      	ldr	r0, [sp, #24]
  4031ce:	f000 fd4d 	bl	403c6c <__sbprintf>
  4031d2:	9003      	str	r0, [sp, #12]
  4031d4:	9803      	ldr	r0, [sp, #12]
  4031d6:	b02d      	add	sp, #180	; 0xb4
  4031d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4031dc:	f001 feb2 	bl	404f44 <__sinit>
  4031e0:	e709      	b.n	402ff6 <_vfiprintf_r+0x1a>
  4031e2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4031e6:	07d9      	lsls	r1, r3, #31
  4031e8:	d404      	bmi.n	4031f4 <_vfiprintf_r+0x218>
  4031ea:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4031ee:	059a      	lsls	r2, r3, #22
  4031f0:	f140 84aa 	bpl.w	403b48 <_vfiprintf_r+0xb6c>
  4031f4:	f04f 33ff 	mov.w	r3, #4294967295
  4031f8:	9303      	str	r3, [sp, #12]
  4031fa:	9803      	ldr	r0, [sp, #12]
  4031fc:	b02d      	add	sp, #180	; 0xb4
  4031fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403202:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403206:	f002 fa6b 	bl	4056e0 <__retarget_lock_acquire_recursive>
  40320a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40320e:	b281      	uxth	r1, r0
  403210:	e6fb      	b.n	40300a <_vfiprintf_r+0x2e>
  403212:	4276      	negs	r6, r6
  403214:	9207      	str	r2, [sp, #28]
  403216:	f043 0304 	orr.w	r3, r3, #4
  40321a:	f898 2000 	ldrb.w	r2, [r8]
  40321e:	e74f      	b.n	4030c0 <_vfiprintf_r+0xe4>
  403220:	9608      	str	r6, [sp, #32]
  403222:	069e      	lsls	r6, r3, #26
  403224:	f100 8450 	bmi.w	403ac8 <_vfiprintf_r+0xaec>
  403228:	9907      	ldr	r1, [sp, #28]
  40322a:	06dd      	lsls	r5, r3, #27
  40322c:	460a      	mov	r2, r1
  40322e:	f100 83ef 	bmi.w	403a10 <_vfiprintf_r+0xa34>
  403232:	0658      	lsls	r0, r3, #25
  403234:	f140 83ec 	bpl.w	403a10 <_vfiprintf_r+0xa34>
  403238:	880e      	ldrh	r6, [r1, #0]
  40323a:	3104      	adds	r1, #4
  40323c:	2700      	movs	r7, #0
  40323e:	2201      	movs	r2, #1
  403240:	9107      	str	r1, [sp, #28]
  403242:	f04f 0100 	mov.w	r1, #0
  403246:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40324a:	2500      	movs	r5, #0
  40324c:	1c61      	adds	r1, r4, #1
  40324e:	f000 8116 	beq.w	40347e <_vfiprintf_r+0x4a2>
  403252:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  403256:	9102      	str	r1, [sp, #8]
  403258:	ea56 0107 	orrs.w	r1, r6, r7
  40325c:	f040 8114 	bne.w	403488 <_vfiprintf_r+0x4ac>
  403260:	2c00      	cmp	r4, #0
  403262:	f040 835c 	bne.w	40391e <_vfiprintf_r+0x942>
  403266:	2a00      	cmp	r2, #0
  403268:	f040 83b7 	bne.w	4039da <_vfiprintf_r+0x9fe>
  40326c:	f013 0301 	ands.w	r3, r3, #1
  403270:	9305      	str	r3, [sp, #20]
  403272:	f000 8457 	beq.w	403b24 <_vfiprintf_r+0xb48>
  403276:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40327a:	2330      	movs	r3, #48	; 0x30
  40327c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  403280:	9b05      	ldr	r3, [sp, #20]
  403282:	42a3      	cmp	r3, r4
  403284:	bfb8      	it	lt
  403286:	4623      	movlt	r3, r4
  403288:	9301      	str	r3, [sp, #4]
  40328a:	b10d      	cbz	r5, 403290 <_vfiprintf_r+0x2b4>
  40328c:	3301      	adds	r3, #1
  40328e:	9301      	str	r3, [sp, #4]
  403290:	9b02      	ldr	r3, [sp, #8]
  403292:	f013 0302 	ands.w	r3, r3, #2
  403296:	9309      	str	r3, [sp, #36]	; 0x24
  403298:	d002      	beq.n	4032a0 <_vfiprintf_r+0x2c4>
  40329a:	9b01      	ldr	r3, [sp, #4]
  40329c:	3302      	adds	r3, #2
  40329e:	9301      	str	r3, [sp, #4]
  4032a0:	9b02      	ldr	r3, [sp, #8]
  4032a2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4032a6:	930a      	str	r3, [sp, #40]	; 0x28
  4032a8:	f040 8217 	bne.w	4036da <_vfiprintf_r+0x6fe>
  4032ac:	9b08      	ldr	r3, [sp, #32]
  4032ae:	9a01      	ldr	r2, [sp, #4]
  4032b0:	1a9d      	subs	r5, r3, r2
  4032b2:	2d00      	cmp	r5, #0
  4032b4:	f340 8211 	ble.w	4036da <_vfiprintf_r+0x6fe>
  4032b8:	2d10      	cmp	r5, #16
  4032ba:	f340 8490 	ble.w	403bde <_vfiprintf_r+0xc02>
  4032be:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4032c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4032c2:	4ec4      	ldr	r6, [pc, #784]	; (4035d4 <_vfiprintf_r+0x5f8>)
  4032c4:	46d6      	mov	lr, sl
  4032c6:	2710      	movs	r7, #16
  4032c8:	46a2      	mov	sl, r4
  4032ca:	4619      	mov	r1, r3
  4032cc:	9c06      	ldr	r4, [sp, #24]
  4032ce:	e007      	b.n	4032e0 <_vfiprintf_r+0x304>
  4032d0:	f101 0c02 	add.w	ip, r1, #2
  4032d4:	f10e 0e08 	add.w	lr, lr, #8
  4032d8:	4601      	mov	r1, r0
  4032da:	3d10      	subs	r5, #16
  4032dc:	2d10      	cmp	r5, #16
  4032de:	dd11      	ble.n	403304 <_vfiprintf_r+0x328>
  4032e0:	1c48      	adds	r0, r1, #1
  4032e2:	3210      	adds	r2, #16
  4032e4:	2807      	cmp	r0, #7
  4032e6:	9211      	str	r2, [sp, #68]	; 0x44
  4032e8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  4032ec:	9010      	str	r0, [sp, #64]	; 0x40
  4032ee:	ddef      	ble.n	4032d0 <_vfiprintf_r+0x2f4>
  4032f0:	2a00      	cmp	r2, #0
  4032f2:	f040 81e4 	bne.w	4036be <_vfiprintf_r+0x6e2>
  4032f6:	3d10      	subs	r5, #16
  4032f8:	2d10      	cmp	r5, #16
  4032fa:	4611      	mov	r1, r2
  4032fc:	f04f 0c01 	mov.w	ip, #1
  403300:	46ce      	mov	lr, r9
  403302:	dced      	bgt.n	4032e0 <_vfiprintf_r+0x304>
  403304:	4654      	mov	r4, sl
  403306:	4661      	mov	r1, ip
  403308:	46f2      	mov	sl, lr
  40330a:	442a      	add	r2, r5
  40330c:	2907      	cmp	r1, #7
  40330e:	9211      	str	r2, [sp, #68]	; 0x44
  403310:	f8ca 6000 	str.w	r6, [sl]
  403314:	f8ca 5004 	str.w	r5, [sl, #4]
  403318:	9110      	str	r1, [sp, #64]	; 0x40
  40331a:	f300 82ec 	bgt.w	4038f6 <_vfiprintf_r+0x91a>
  40331e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403322:	f10a 0a08 	add.w	sl, sl, #8
  403326:	1c48      	adds	r0, r1, #1
  403328:	2d00      	cmp	r5, #0
  40332a:	f040 81de 	bne.w	4036ea <_vfiprintf_r+0x70e>
  40332e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403330:	2b00      	cmp	r3, #0
  403332:	f000 81f8 	beq.w	403726 <_vfiprintf_r+0x74a>
  403336:	3202      	adds	r2, #2
  403338:	a90e      	add	r1, sp, #56	; 0x38
  40333a:	2302      	movs	r3, #2
  40333c:	2807      	cmp	r0, #7
  40333e:	9211      	str	r2, [sp, #68]	; 0x44
  403340:	9010      	str	r0, [sp, #64]	; 0x40
  403342:	e88a 000a 	stmia.w	sl, {r1, r3}
  403346:	f340 81ea 	ble.w	40371e <_vfiprintf_r+0x742>
  40334a:	2a00      	cmp	r2, #0
  40334c:	f040 838c 	bne.w	403a68 <_vfiprintf_r+0xa8c>
  403350:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403352:	2b80      	cmp	r3, #128	; 0x80
  403354:	f04f 0001 	mov.w	r0, #1
  403358:	4611      	mov	r1, r2
  40335a:	46ca      	mov	sl, r9
  40335c:	f040 81e7 	bne.w	40372e <_vfiprintf_r+0x752>
  403360:	9b08      	ldr	r3, [sp, #32]
  403362:	9d01      	ldr	r5, [sp, #4]
  403364:	1b5e      	subs	r6, r3, r5
  403366:	2e00      	cmp	r6, #0
  403368:	f340 81e1 	ble.w	40372e <_vfiprintf_r+0x752>
  40336c:	2e10      	cmp	r6, #16
  40336e:	4d9a      	ldr	r5, [pc, #616]	; (4035d8 <_vfiprintf_r+0x5fc>)
  403370:	f340 8450 	ble.w	403c14 <_vfiprintf_r+0xc38>
  403374:	46d4      	mov	ip, sl
  403376:	2710      	movs	r7, #16
  403378:	46a2      	mov	sl, r4
  40337a:	9c06      	ldr	r4, [sp, #24]
  40337c:	e007      	b.n	40338e <_vfiprintf_r+0x3b2>
  40337e:	f101 0e02 	add.w	lr, r1, #2
  403382:	f10c 0c08 	add.w	ip, ip, #8
  403386:	4601      	mov	r1, r0
  403388:	3e10      	subs	r6, #16
  40338a:	2e10      	cmp	r6, #16
  40338c:	dd11      	ble.n	4033b2 <_vfiprintf_r+0x3d6>
  40338e:	1c48      	adds	r0, r1, #1
  403390:	3210      	adds	r2, #16
  403392:	2807      	cmp	r0, #7
  403394:	9211      	str	r2, [sp, #68]	; 0x44
  403396:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40339a:	9010      	str	r0, [sp, #64]	; 0x40
  40339c:	ddef      	ble.n	40337e <_vfiprintf_r+0x3a2>
  40339e:	2a00      	cmp	r2, #0
  4033a0:	f040 829d 	bne.w	4038de <_vfiprintf_r+0x902>
  4033a4:	3e10      	subs	r6, #16
  4033a6:	2e10      	cmp	r6, #16
  4033a8:	f04f 0e01 	mov.w	lr, #1
  4033ac:	4611      	mov	r1, r2
  4033ae:	46cc      	mov	ip, r9
  4033b0:	dced      	bgt.n	40338e <_vfiprintf_r+0x3b2>
  4033b2:	4654      	mov	r4, sl
  4033b4:	46e2      	mov	sl, ip
  4033b6:	4432      	add	r2, r6
  4033b8:	f1be 0f07 	cmp.w	lr, #7
  4033bc:	9211      	str	r2, [sp, #68]	; 0x44
  4033be:	e88a 0060 	stmia.w	sl, {r5, r6}
  4033c2:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  4033c6:	f300 8369 	bgt.w	403a9c <_vfiprintf_r+0xac0>
  4033ca:	f10a 0a08 	add.w	sl, sl, #8
  4033ce:	f10e 0001 	add.w	r0, lr, #1
  4033d2:	4671      	mov	r1, lr
  4033d4:	e1ab      	b.n	40372e <_vfiprintf_r+0x752>
  4033d6:	9608      	str	r6, [sp, #32]
  4033d8:	f013 0220 	ands.w	r2, r3, #32
  4033dc:	f040 838c 	bne.w	403af8 <_vfiprintf_r+0xb1c>
  4033e0:	f013 0110 	ands.w	r1, r3, #16
  4033e4:	f040 831a 	bne.w	403a1c <_vfiprintf_r+0xa40>
  4033e8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  4033ec:	f000 8316 	beq.w	403a1c <_vfiprintf_r+0xa40>
  4033f0:	9807      	ldr	r0, [sp, #28]
  4033f2:	460a      	mov	r2, r1
  4033f4:	4601      	mov	r1, r0
  4033f6:	3104      	adds	r1, #4
  4033f8:	8806      	ldrh	r6, [r0, #0]
  4033fa:	9107      	str	r1, [sp, #28]
  4033fc:	2700      	movs	r7, #0
  4033fe:	e720      	b.n	403242 <_vfiprintf_r+0x266>
  403400:	9608      	str	r6, [sp, #32]
  403402:	f043 0310 	orr.w	r3, r3, #16
  403406:	e7e7      	b.n	4033d8 <_vfiprintf_r+0x3fc>
  403408:	9608      	str	r6, [sp, #32]
  40340a:	f043 0310 	orr.w	r3, r3, #16
  40340e:	e708      	b.n	403222 <_vfiprintf_r+0x246>
  403410:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403414:	f898 2000 	ldrb.w	r2, [r8]
  403418:	e652      	b.n	4030c0 <_vfiprintf_r+0xe4>
  40341a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40341e:	2600      	movs	r6, #0
  403420:	f818 2b01 	ldrb.w	r2, [r8], #1
  403424:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  403428:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  40342c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  403430:	2909      	cmp	r1, #9
  403432:	d9f5      	bls.n	403420 <_vfiprintf_r+0x444>
  403434:	e646      	b.n	4030c4 <_vfiprintf_r+0xe8>
  403436:	9608      	str	r6, [sp, #32]
  403438:	2800      	cmp	r0, #0
  40343a:	f040 8408 	bne.w	403c4e <_vfiprintf_r+0xc72>
  40343e:	f043 0310 	orr.w	r3, r3, #16
  403442:	069e      	lsls	r6, r3, #26
  403444:	f100 834c 	bmi.w	403ae0 <_vfiprintf_r+0xb04>
  403448:	06dd      	lsls	r5, r3, #27
  40344a:	f100 82f3 	bmi.w	403a34 <_vfiprintf_r+0xa58>
  40344e:	0658      	lsls	r0, r3, #25
  403450:	f140 82f0 	bpl.w	403a34 <_vfiprintf_r+0xa58>
  403454:	9d07      	ldr	r5, [sp, #28]
  403456:	f9b5 6000 	ldrsh.w	r6, [r5]
  40345a:	462a      	mov	r2, r5
  40345c:	17f7      	asrs	r7, r6, #31
  40345e:	3204      	adds	r2, #4
  403460:	4630      	mov	r0, r6
  403462:	4639      	mov	r1, r7
  403464:	9207      	str	r2, [sp, #28]
  403466:	2800      	cmp	r0, #0
  403468:	f171 0200 	sbcs.w	r2, r1, #0
  40346c:	f2c0 835d 	blt.w	403b2a <_vfiprintf_r+0xb4e>
  403470:	1c61      	adds	r1, r4, #1
  403472:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403476:	f04f 0201 	mov.w	r2, #1
  40347a:	f47f aeea 	bne.w	403252 <_vfiprintf_r+0x276>
  40347e:	ea56 0107 	orrs.w	r1, r6, r7
  403482:	f000 824d 	beq.w	403920 <_vfiprintf_r+0x944>
  403486:	9302      	str	r3, [sp, #8]
  403488:	2a01      	cmp	r2, #1
  40348a:	f000 828c 	beq.w	4039a6 <_vfiprintf_r+0x9ca>
  40348e:	2a02      	cmp	r2, #2
  403490:	f040 825c 	bne.w	40394c <_vfiprintf_r+0x970>
  403494:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403496:	46cb      	mov	fp, r9
  403498:	0933      	lsrs	r3, r6, #4
  40349a:	f006 010f 	and.w	r1, r6, #15
  40349e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  4034a2:	093a      	lsrs	r2, r7, #4
  4034a4:	461e      	mov	r6, r3
  4034a6:	4617      	mov	r7, r2
  4034a8:	5c43      	ldrb	r3, [r0, r1]
  4034aa:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  4034ae:	ea56 0307 	orrs.w	r3, r6, r7
  4034b2:	d1f1      	bne.n	403498 <_vfiprintf_r+0x4bc>
  4034b4:	eba9 030b 	sub.w	r3, r9, fp
  4034b8:	9305      	str	r3, [sp, #20]
  4034ba:	e6e1      	b.n	403280 <_vfiprintf_r+0x2a4>
  4034bc:	2800      	cmp	r0, #0
  4034be:	f040 83c0 	bne.w	403c42 <_vfiprintf_r+0xc66>
  4034c2:	0699      	lsls	r1, r3, #26
  4034c4:	f100 8367 	bmi.w	403b96 <_vfiprintf_r+0xbba>
  4034c8:	06da      	lsls	r2, r3, #27
  4034ca:	f100 80f1 	bmi.w	4036b0 <_vfiprintf_r+0x6d4>
  4034ce:	065b      	lsls	r3, r3, #25
  4034d0:	f140 80ee 	bpl.w	4036b0 <_vfiprintf_r+0x6d4>
  4034d4:	9a07      	ldr	r2, [sp, #28]
  4034d6:	6813      	ldr	r3, [r2, #0]
  4034d8:	3204      	adds	r2, #4
  4034da:	9207      	str	r2, [sp, #28]
  4034dc:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  4034e0:	801a      	strh	r2, [r3, #0]
  4034e2:	e5b8      	b.n	403056 <_vfiprintf_r+0x7a>
  4034e4:	9807      	ldr	r0, [sp, #28]
  4034e6:	4a3d      	ldr	r2, [pc, #244]	; (4035dc <_vfiprintf_r+0x600>)
  4034e8:	9608      	str	r6, [sp, #32]
  4034ea:	920b      	str	r2, [sp, #44]	; 0x2c
  4034ec:	6806      	ldr	r6, [r0, #0]
  4034ee:	2278      	movs	r2, #120	; 0x78
  4034f0:	2130      	movs	r1, #48	; 0x30
  4034f2:	3004      	adds	r0, #4
  4034f4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4034f8:	f043 0302 	orr.w	r3, r3, #2
  4034fc:	9007      	str	r0, [sp, #28]
  4034fe:	2700      	movs	r7, #0
  403500:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403504:	2202      	movs	r2, #2
  403506:	e69c      	b.n	403242 <_vfiprintf_r+0x266>
  403508:	9608      	str	r6, [sp, #32]
  40350a:	2800      	cmp	r0, #0
  40350c:	d099      	beq.n	403442 <_vfiprintf_r+0x466>
  40350e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403512:	e796      	b.n	403442 <_vfiprintf_r+0x466>
  403514:	f898 2000 	ldrb.w	r2, [r8]
  403518:	2d00      	cmp	r5, #0
  40351a:	f47f add1 	bne.w	4030c0 <_vfiprintf_r+0xe4>
  40351e:	2001      	movs	r0, #1
  403520:	2520      	movs	r5, #32
  403522:	e5cd      	b.n	4030c0 <_vfiprintf_r+0xe4>
  403524:	f043 0301 	orr.w	r3, r3, #1
  403528:	f898 2000 	ldrb.w	r2, [r8]
  40352c:	e5c8      	b.n	4030c0 <_vfiprintf_r+0xe4>
  40352e:	9608      	str	r6, [sp, #32]
  403530:	2800      	cmp	r0, #0
  403532:	f040 8393 	bne.w	403c5c <_vfiprintf_r+0xc80>
  403536:	4929      	ldr	r1, [pc, #164]	; (4035dc <_vfiprintf_r+0x600>)
  403538:	910b      	str	r1, [sp, #44]	; 0x2c
  40353a:	069f      	lsls	r7, r3, #26
  40353c:	f100 82e8 	bmi.w	403b10 <_vfiprintf_r+0xb34>
  403540:	9807      	ldr	r0, [sp, #28]
  403542:	06de      	lsls	r6, r3, #27
  403544:	4601      	mov	r1, r0
  403546:	f100 8270 	bmi.w	403a2a <_vfiprintf_r+0xa4e>
  40354a:	065d      	lsls	r5, r3, #25
  40354c:	f140 826d 	bpl.w	403a2a <_vfiprintf_r+0xa4e>
  403550:	3104      	adds	r1, #4
  403552:	8806      	ldrh	r6, [r0, #0]
  403554:	9107      	str	r1, [sp, #28]
  403556:	2700      	movs	r7, #0
  403558:	07d8      	lsls	r0, r3, #31
  40355a:	f140 8222 	bpl.w	4039a2 <_vfiprintf_r+0x9c6>
  40355e:	ea56 0107 	orrs.w	r1, r6, r7
  403562:	f000 821e 	beq.w	4039a2 <_vfiprintf_r+0x9c6>
  403566:	2130      	movs	r1, #48	; 0x30
  403568:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40356c:	f043 0302 	orr.w	r3, r3, #2
  403570:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  403574:	2202      	movs	r2, #2
  403576:	e664      	b.n	403242 <_vfiprintf_r+0x266>
  403578:	9608      	str	r6, [sp, #32]
  40357a:	2800      	cmp	r0, #0
  40357c:	f040 836b 	bne.w	403c56 <_vfiprintf_r+0xc7a>
  403580:	4917      	ldr	r1, [pc, #92]	; (4035e0 <_vfiprintf_r+0x604>)
  403582:	910b      	str	r1, [sp, #44]	; 0x2c
  403584:	e7d9      	b.n	40353a <_vfiprintf_r+0x55e>
  403586:	9907      	ldr	r1, [sp, #28]
  403588:	9608      	str	r6, [sp, #32]
  40358a:	680a      	ldr	r2, [r1, #0]
  40358c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  403590:	f04f 0000 	mov.w	r0, #0
  403594:	460a      	mov	r2, r1
  403596:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40359a:	3204      	adds	r2, #4
  40359c:	2001      	movs	r0, #1
  40359e:	9001      	str	r0, [sp, #4]
  4035a0:	9207      	str	r2, [sp, #28]
  4035a2:	9005      	str	r0, [sp, #20]
  4035a4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4035a8:	9302      	str	r3, [sp, #8]
  4035aa:	2400      	movs	r4, #0
  4035ac:	e670      	b.n	403290 <_vfiprintf_r+0x2b4>
  4035ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4035b2:	f898 2000 	ldrb.w	r2, [r8]
  4035b6:	e583      	b.n	4030c0 <_vfiprintf_r+0xe4>
  4035b8:	f898 2000 	ldrb.w	r2, [r8]
  4035bc:	2a6c      	cmp	r2, #108	; 0x6c
  4035be:	bf03      	ittte	eq
  4035c0:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  4035c4:	f043 0320 	orreq.w	r3, r3, #32
  4035c8:	f108 0801 	addeq.w	r8, r8, #1
  4035cc:	f043 0310 	orrne.w	r3, r3, #16
  4035d0:	e576      	b.n	4030c0 <_vfiprintf_r+0xe4>
  4035d2:	bf00      	nop
  4035d4:	00407b34 	.word	0x00407b34
  4035d8:	00407b44 	.word	0x00407b44
  4035dc:	00407af4 	.word	0x00407af4
  4035e0:	00407ae0 	.word	0x00407ae0
  4035e4:	9907      	ldr	r1, [sp, #28]
  4035e6:	680e      	ldr	r6, [r1, #0]
  4035e8:	460a      	mov	r2, r1
  4035ea:	2e00      	cmp	r6, #0
  4035ec:	f102 0204 	add.w	r2, r2, #4
  4035f0:	f6ff ae0f 	blt.w	403212 <_vfiprintf_r+0x236>
  4035f4:	9207      	str	r2, [sp, #28]
  4035f6:	f898 2000 	ldrb.w	r2, [r8]
  4035fa:	e561      	b.n	4030c0 <_vfiprintf_r+0xe4>
  4035fc:	f898 2000 	ldrb.w	r2, [r8]
  403600:	2001      	movs	r0, #1
  403602:	252b      	movs	r5, #43	; 0x2b
  403604:	e55c      	b.n	4030c0 <_vfiprintf_r+0xe4>
  403606:	9907      	ldr	r1, [sp, #28]
  403608:	9608      	str	r6, [sp, #32]
  40360a:	f8d1 b000 	ldr.w	fp, [r1]
  40360e:	f04f 0200 	mov.w	r2, #0
  403612:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  403616:	1d0e      	adds	r6, r1, #4
  403618:	f1bb 0f00 	cmp.w	fp, #0
  40361c:	f000 82e5 	beq.w	403bea <_vfiprintf_r+0xc0e>
  403620:	1c67      	adds	r7, r4, #1
  403622:	f000 82c4 	beq.w	403bae <_vfiprintf_r+0xbd2>
  403626:	4622      	mov	r2, r4
  403628:	2100      	movs	r1, #0
  40362a:	4658      	mov	r0, fp
  40362c:	9301      	str	r3, [sp, #4]
  40362e:	f002 fba7 	bl	405d80 <memchr>
  403632:	9b01      	ldr	r3, [sp, #4]
  403634:	2800      	cmp	r0, #0
  403636:	f000 82e5 	beq.w	403c04 <_vfiprintf_r+0xc28>
  40363a:	eba0 020b 	sub.w	r2, r0, fp
  40363e:	9205      	str	r2, [sp, #20]
  403640:	9607      	str	r6, [sp, #28]
  403642:	9302      	str	r3, [sp, #8]
  403644:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403648:	2400      	movs	r4, #0
  40364a:	e619      	b.n	403280 <_vfiprintf_r+0x2a4>
  40364c:	f898 2000 	ldrb.w	r2, [r8]
  403650:	2a2a      	cmp	r2, #42	; 0x2a
  403652:	f108 0701 	add.w	r7, r8, #1
  403656:	f000 82e9 	beq.w	403c2c <_vfiprintf_r+0xc50>
  40365a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40365e:	2909      	cmp	r1, #9
  403660:	46b8      	mov	r8, r7
  403662:	f04f 0400 	mov.w	r4, #0
  403666:	f63f ad2d 	bhi.w	4030c4 <_vfiprintf_r+0xe8>
  40366a:	f818 2b01 	ldrb.w	r2, [r8], #1
  40366e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403672:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  403676:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40367a:	2909      	cmp	r1, #9
  40367c:	d9f5      	bls.n	40366a <_vfiprintf_r+0x68e>
  40367e:	e521      	b.n	4030c4 <_vfiprintf_r+0xe8>
  403680:	f043 0320 	orr.w	r3, r3, #32
  403684:	f898 2000 	ldrb.w	r2, [r8]
  403688:	e51a      	b.n	4030c0 <_vfiprintf_r+0xe4>
  40368a:	9608      	str	r6, [sp, #32]
  40368c:	2800      	cmp	r0, #0
  40368e:	f040 82db 	bne.w	403c48 <_vfiprintf_r+0xc6c>
  403692:	2a00      	cmp	r2, #0
  403694:	f000 80e7 	beq.w	403866 <_vfiprintf_r+0x88a>
  403698:	2101      	movs	r1, #1
  40369a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40369e:	f04f 0200 	mov.w	r2, #0
  4036a2:	9101      	str	r1, [sp, #4]
  4036a4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4036a8:	9105      	str	r1, [sp, #20]
  4036aa:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4036ae:	e77b      	b.n	4035a8 <_vfiprintf_r+0x5cc>
  4036b0:	9a07      	ldr	r2, [sp, #28]
  4036b2:	6813      	ldr	r3, [r2, #0]
  4036b4:	3204      	adds	r2, #4
  4036b6:	9207      	str	r2, [sp, #28]
  4036b8:	9a03      	ldr	r2, [sp, #12]
  4036ba:	601a      	str	r2, [r3, #0]
  4036bc:	e4cb      	b.n	403056 <_vfiprintf_r+0x7a>
  4036be:	aa0f      	add	r2, sp, #60	; 0x3c
  4036c0:	9904      	ldr	r1, [sp, #16]
  4036c2:	4620      	mov	r0, r4
  4036c4:	f7ff fc4a 	bl	402f5c <__sprint_r.part.0>
  4036c8:	2800      	cmp	r0, #0
  4036ca:	f040 8139 	bne.w	403940 <_vfiprintf_r+0x964>
  4036ce:	9910      	ldr	r1, [sp, #64]	; 0x40
  4036d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4036d2:	f101 0c01 	add.w	ip, r1, #1
  4036d6:	46ce      	mov	lr, r9
  4036d8:	e5ff      	b.n	4032da <_vfiprintf_r+0x2fe>
  4036da:	9910      	ldr	r1, [sp, #64]	; 0x40
  4036dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4036de:	1c48      	adds	r0, r1, #1
  4036e0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4036e4:	2d00      	cmp	r5, #0
  4036e6:	f43f ae22 	beq.w	40332e <_vfiprintf_r+0x352>
  4036ea:	3201      	adds	r2, #1
  4036ec:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  4036f0:	2101      	movs	r1, #1
  4036f2:	2807      	cmp	r0, #7
  4036f4:	9211      	str	r2, [sp, #68]	; 0x44
  4036f6:	9010      	str	r0, [sp, #64]	; 0x40
  4036f8:	f8ca 5000 	str.w	r5, [sl]
  4036fc:	f8ca 1004 	str.w	r1, [sl, #4]
  403700:	f340 8108 	ble.w	403914 <_vfiprintf_r+0x938>
  403704:	2a00      	cmp	r2, #0
  403706:	f040 81bc 	bne.w	403a82 <_vfiprintf_r+0xaa6>
  40370a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40370c:	2b00      	cmp	r3, #0
  40370e:	f43f ae1f 	beq.w	403350 <_vfiprintf_r+0x374>
  403712:	ab0e      	add	r3, sp, #56	; 0x38
  403714:	2202      	movs	r2, #2
  403716:	4608      	mov	r0, r1
  403718:	931c      	str	r3, [sp, #112]	; 0x70
  40371a:	921d      	str	r2, [sp, #116]	; 0x74
  40371c:	46ca      	mov	sl, r9
  40371e:	4601      	mov	r1, r0
  403720:	f10a 0a08 	add.w	sl, sl, #8
  403724:	3001      	adds	r0, #1
  403726:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403728:	2b80      	cmp	r3, #128	; 0x80
  40372a:	f43f ae19 	beq.w	403360 <_vfiprintf_r+0x384>
  40372e:	9b05      	ldr	r3, [sp, #20]
  403730:	1ae4      	subs	r4, r4, r3
  403732:	2c00      	cmp	r4, #0
  403734:	dd2e      	ble.n	403794 <_vfiprintf_r+0x7b8>
  403736:	2c10      	cmp	r4, #16
  403738:	4db3      	ldr	r5, [pc, #716]	; (403a08 <_vfiprintf_r+0xa2c>)
  40373a:	dd1e      	ble.n	40377a <_vfiprintf_r+0x79e>
  40373c:	46d6      	mov	lr, sl
  40373e:	2610      	movs	r6, #16
  403740:	9f06      	ldr	r7, [sp, #24]
  403742:	f8dd a010 	ldr.w	sl, [sp, #16]
  403746:	e006      	b.n	403756 <_vfiprintf_r+0x77a>
  403748:	1c88      	adds	r0, r1, #2
  40374a:	f10e 0e08 	add.w	lr, lr, #8
  40374e:	4619      	mov	r1, r3
  403750:	3c10      	subs	r4, #16
  403752:	2c10      	cmp	r4, #16
  403754:	dd10      	ble.n	403778 <_vfiprintf_r+0x79c>
  403756:	1c4b      	adds	r3, r1, #1
  403758:	3210      	adds	r2, #16
  40375a:	2b07      	cmp	r3, #7
  40375c:	9211      	str	r2, [sp, #68]	; 0x44
  40375e:	e88e 0060 	stmia.w	lr, {r5, r6}
  403762:	9310      	str	r3, [sp, #64]	; 0x40
  403764:	ddf0      	ble.n	403748 <_vfiprintf_r+0x76c>
  403766:	2a00      	cmp	r2, #0
  403768:	d165      	bne.n	403836 <_vfiprintf_r+0x85a>
  40376a:	3c10      	subs	r4, #16
  40376c:	2c10      	cmp	r4, #16
  40376e:	f04f 0001 	mov.w	r0, #1
  403772:	4611      	mov	r1, r2
  403774:	46ce      	mov	lr, r9
  403776:	dcee      	bgt.n	403756 <_vfiprintf_r+0x77a>
  403778:	46f2      	mov	sl, lr
  40377a:	4422      	add	r2, r4
  40377c:	2807      	cmp	r0, #7
  40377e:	9211      	str	r2, [sp, #68]	; 0x44
  403780:	f8ca 5000 	str.w	r5, [sl]
  403784:	f8ca 4004 	str.w	r4, [sl, #4]
  403788:	9010      	str	r0, [sp, #64]	; 0x40
  40378a:	f300 8085 	bgt.w	403898 <_vfiprintf_r+0x8bc>
  40378e:	f10a 0a08 	add.w	sl, sl, #8
  403792:	3001      	adds	r0, #1
  403794:	9905      	ldr	r1, [sp, #20]
  403796:	f8ca b000 	str.w	fp, [sl]
  40379a:	440a      	add	r2, r1
  40379c:	2807      	cmp	r0, #7
  40379e:	9211      	str	r2, [sp, #68]	; 0x44
  4037a0:	f8ca 1004 	str.w	r1, [sl, #4]
  4037a4:	9010      	str	r0, [sp, #64]	; 0x40
  4037a6:	f340 8082 	ble.w	4038ae <_vfiprintf_r+0x8d2>
  4037aa:	2a00      	cmp	r2, #0
  4037ac:	f040 8118 	bne.w	4039e0 <_vfiprintf_r+0xa04>
  4037b0:	9b02      	ldr	r3, [sp, #8]
  4037b2:	9210      	str	r2, [sp, #64]	; 0x40
  4037b4:	0758      	lsls	r0, r3, #29
  4037b6:	d535      	bpl.n	403824 <_vfiprintf_r+0x848>
  4037b8:	9b08      	ldr	r3, [sp, #32]
  4037ba:	9901      	ldr	r1, [sp, #4]
  4037bc:	1a5c      	subs	r4, r3, r1
  4037be:	2c00      	cmp	r4, #0
  4037c0:	f340 80e7 	ble.w	403992 <_vfiprintf_r+0x9b6>
  4037c4:	46ca      	mov	sl, r9
  4037c6:	2c10      	cmp	r4, #16
  4037c8:	f340 8218 	ble.w	403bfc <_vfiprintf_r+0xc20>
  4037cc:	9910      	ldr	r1, [sp, #64]	; 0x40
  4037ce:	4e8f      	ldr	r6, [pc, #572]	; (403a0c <_vfiprintf_r+0xa30>)
  4037d0:	9f06      	ldr	r7, [sp, #24]
  4037d2:	f8dd b010 	ldr.w	fp, [sp, #16]
  4037d6:	2510      	movs	r5, #16
  4037d8:	e006      	b.n	4037e8 <_vfiprintf_r+0x80c>
  4037da:	1c88      	adds	r0, r1, #2
  4037dc:	f10a 0a08 	add.w	sl, sl, #8
  4037e0:	4619      	mov	r1, r3
  4037e2:	3c10      	subs	r4, #16
  4037e4:	2c10      	cmp	r4, #16
  4037e6:	dd11      	ble.n	40380c <_vfiprintf_r+0x830>
  4037e8:	1c4b      	adds	r3, r1, #1
  4037ea:	3210      	adds	r2, #16
  4037ec:	2b07      	cmp	r3, #7
  4037ee:	9211      	str	r2, [sp, #68]	; 0x44
  4037f0:	f8ca 6000 	str.w	r6, [sl]
  4037f4:	f8ca 5004 	str.w	r5, [sl, #4]
  4037f8:	9310      	str	r3, [sp, #64]	; 0x40
  4037fa:	ddee      	ble.n	4037da <_vfiprintf_r+0x7fe>
  4037fc:	bb42      	cbnz	r2, 403850 <_vfiprintf_r+0x874>
  4037fe:	3c10      	subs	r4, #16
  403800:	2c10      	cmp	r4, #16
  403802:	f04f 0001 	mov.w	r0, #1
  403806:	4611      	mov	r1, r2
  403808:	46ca      	mov	sl, r9
  40380a:	dced      	bgt.n	4037e8 <_vfiprintf_r+0x80c>
  40380c:	4422      	add	r2, r4
  40380e:	2807      	cmp	r0, #7
  403810:	9211      	str	r2, [sp, #68]	; 0x44
  403812:	f8ca 6000 	str.w	r6, [sl]
  403816:	f8ca 4004 	str.w	r4, [sl, #4]
  40381a:	9010      	str	r0, [sp, #64]	; 0x40
  40381c:	dd51      	ble.n	4038c2 <_vfiprintf_r+0x8e6>
  40381e:	2a00      	cmp	r2, #0
  403820:	f040 819b 	bne.w	403b5a <_vfiprintf_r+0xb7e>
  403824:	9b03      	ldr	r3, [sp, #12]
  403826:	9a08      	ldr	r2, [sp, #32]
  403828:	9901      	ldr	r1, [sp, #4]
  40382a:	428a      	cmp	r2, r1
  40382c:	bfac      	ite	ge
  40382e:	189b      	addge	r3, r3, r2
  403830:	185b      	addlt	r3, r3, r1
  403832:	9303      	str	r3, [sp, #12]
  403834:	e04e      	b.n	4038d4 <_vfiprintf_r+0x8f8>
  403836:	aa0f      	add	r2, sp, #60	; 0x3c
  403838:	4651      	mov	r1, sl
  40383a:	4638      	mov	r0, r7
  40383c:	f7ff fb8e 	bl	402f5c <__sprint_r.part.0>
  403840:	2800      	cmp	r0, #0
  403842:	f040 813f 	bne.w	403ac4 <_vfiprintf_r+0xae8>
  403846:	9910      	ldr	r1, [sp, #64]	; 0x40
  403848:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40384a:	1c48      	adds	r0, r1, #1
  40384c:	46ce      	mov	lr, r9
  40384e:	e77f      	b.n	403750 <_vfiprintf_r+0x774>
  403850:	aa0f      	add	r2, sp, #60	; 0x3c
  403852:	4659      	mov	r1, fp
  403854:	4638      	mov	r0, r7
  403856:	f7ff fb81 	bl	402f5c <__sprint_r.part.0>
  40385a:	b960      	cbnz	r0, 403876 <_vfiprintf_r+0x89a>
  40385c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40385e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403860:	1c48      	adds	r0, r1, #1
  403862:	46ca      	mov	sl, r9
  403864:	e7bd      	b.n	4037e2 <_vfiprintf_r+0x806>
  403866:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403868:	f8dd b010 	ldr.w	fp, [sp, #16]
  40386c:	2b00      	cmp	r3, #0
  40386e:	f040 81d4 	bne.w	403c1a <_vfiprintf_r+0xc3e>
  403872:	2300      	movs	r3, #0
  403874:	9310      	str	r3, [sp, #64]	; 0x40
  403876:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40387a:	f013 0f01 	tst.w	r3, #1
  40387e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403882:	d102      	bne.n	40388a <_vfiprintf_r+0x8ae>
  403884:	059a      	lsls	r2, r3, #22
  403886:	f140 80de 	bpl.w	403a46 <_vfiprintf_r+0xa6a>
  40388a:	065b      	lsls	r3, r3, #25
  40388c:	f53f acb2 	bmi.w	4031f4 <_vfiprintf_r+0x218>
  403890:	9803      	ldr	r0, [sp, #12]
  403892:	b02d      	add	sp, #180	; 0xb4
  403894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403898:	2a00      	cmp	r2, #0
  40389a:	f040 8106 	bne.w	403aaa <_vfiprintf_r+0xace>
  40389e:	9a05      	ldr	r2, [sp, #20]
  4038a0:	921d      	str	r2, [sp, #116]	; 0x74
  4038a2:	2301      	movs	r3, #1
  4038a4:	9211      	str	r2, [sp, #68]	; 0x44
  4038a6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  4038aa:	9310      	str	r3, [sp, #64]	; 0x40
  4038ac:	46ca      	mov	sl, r9
  4038ae:	f10a 0a08 	add.w	sl, sl, #8
  4038b2:	9b02      	ldr	r3, [sp, #8]
  4038b4:	0759      	lsls	r1, r3, #29
  4038b6:	d504      	bpl.n	4038c2 <_vfiprintf_r+0x8e6>
  4038b8:	9b08      	ldr	r3, [sp, #32]
  4038ba:	9901      	ldr	r1, [sp, #4]
  4038bc:	1a5c      	subs	r4, r3, r1
  4038be:	2c00      	cmp	r4, #0
  4038c0:	dc81      	bgt.n	4037c6 <_vfiprintf_r+0x7ea>
  4038c2:	9b03      	ldr	r3, [sp, #12]
  4038c4:	9908      	ldr	r1, [sp, #32]
  4038c6:	9801      	ldr	r0, [sp, #4]
  4038c8:	4281      	cmp	r1, r0
  4038ca:	bfac      	ite	ge
  4038cc:	185b      	addge	r3, r3, r1
  4038ce:	181b      	addlt	r3, r3, r0
  4038d0:	9303      	str	r3, [sp, #12]
  4038d2:	bb72      	cbnz	r2, 403932 <_vfiprintf_r+0x956>
  4038d4:	2300      	movs	r3, #0
  4038d6:	9310      	str	r3, [sp, #64]	; 0x40
  4038d8:	46ca      	mov	sl, r9
  4038da:	f7ff bbbc 	b.w	403056 <_vfiprintf_r+0x7a>
  4038de:	aa0f      	add	r2, sp, #60	; 0x3c
  4038e0:	9904      	ldr	r1, [sp, #16]
  4038e2:	4620      	mov	r0, r4
  4038e4:	f7ff fb3a 	bl	402f5c <__sprint_r.part.0>
  4038e8:	bb50      	cbnz	r0, 403940 <_vfiprintf_r+0x964>
  4038ea:	9910      	ldr	r1, [sp, #64]	; 0x40
  4038ec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4038ee:	f101 0e01 	add.w	lr, r1, #1
  4038f2:	46cc      	mov	ip, r9
  4038f4:	e548      	b.n	403388 <_vfiprintf_r+0x3ac>
  4038f6:	2a00      	cmp	r2, #0
  4038f8:	f040 8140 	bne.w	403b7c <_vfiprintf_r+0xba0>
  4038fc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  403900:	2900      	cmp	r1, #0
  403902:	f000 811b 	beq.w	403b3c <_vfiprintf_r+0xb60>
  403906:	2201      	movs	r2, #1
  403908:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40390c:	4610      	mov	r0, r2
  40390e:	921d      	str	r2, [sp, #116]	; 0x74
  403910:	911c      	str	r1, [sp, #112]	; 0x70
  403912:	46ca      	mov	sl, r9
  403914:	4601      	mov	r1, r0
  403916:	f10a 0a08 	add.w	sl, sl, #8
  40391a:	3001      	adds	r0, #1
  40391c:	e507      	b.n	40332e <_vfiprintf_r+0x352>
  40391e:	9b02      	ldr	r3, [sp, #8]
  403920:	2a01      	cmp	r2, #1
  403922:	f000 8098 	beq.w	403a56 <_vfiprintf_r+0xa7a>
  403926:	2a02      	cmp	r2, #2
  403928:	d10d      	bne.n	403946 <_vfiprintf_r+0x96a>
  40392a:	9302      	str	r3, [sp, #8]
  40392c:	2600      	movs	r6, #0
  40392e:	2700      	movs	r7, #0
  403930:	e5b0      	b.n	403494 <_vfiprintf_r+0x4b8>
  403932:	aa0f      	add	r2, sp, #60	; 0x3c
  403934:	9904      	ldr	r1, [sp, #16]
  403936:	9806      	ldr	r0, [sp, #24]
  403938:	f7ff fb10 	bl	402f5c <__sprint_r.part.0>
  40393c:	2800      	cmp	r0, #0
  40393e:	d0c9      	beq.n	4038d4 <_vfiprintf_r+0x8f8>
  403940:	f8dd b010 	ldr.w	fp, [sp, #16]
  403944:	e797      	b.n	403876 <_vfiprintf_r+0x89a>
  403946:	9302      	str	r3, [sp, #8]
  403948:	2600      	movs	r6, #0
  40394a:	2700      	movs	r7, #0
  40394c:	4649      	mov	r1, r9
  40394e:	e000      	b.n	403952 <_vfiprintf_r+0x976>
  403950:	4659      	mov	r1, fp
  403952:	08f2      	lsrs	r2, r6, #3
  403954:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  403958:	08f8      	lsrs	r0, r7, #3
  40395a:	f006 0307 	and.w	r3, r6, #7
  40395e:	4607      	mov	r7, r0
  403960:	4616      	mov	r6, r2
  403962:	3330      	adds	r3, #48	; 0x30
  403964:	ea56 0207 	orrs.w	r2, r6, r7
  403968:	f801 3c01 	strb.w	r3, [r1, #-1]
  40396c:	f101 3bff 	add.w	fp, r1, #4294967295
  403970:	d1ee      	bne.n	403950 <_vfiprintf_r+0x974>
  403972:	9a02      	ldr	r2, [sp, #8]
  403974:	07d6      	lsls	r6, r2, #31
  403976:	f57f ad9d 	bpl.w	4034b4 <_vfiprintf_r+0x4d8>
  40397a:	2b30      	cmp	r3, #48	; 0x30
  40397c:	f43f ad9a 	beq.w	4034b4 <_vfiprintf_r+0x4d8>
  403980:	3902      	subs	r1, #2
  403982:	2330      	movs	r3, #48	; 0x30
  403984:	f80b 3c01 	strb.w	r3, [fp, #-1]
  403988:	eba9 0301 	sub.w	r3, r9, r1
  40398c:	9305      	str	r3, [sp, #20]
  40398e:	468b      	mov	fp, r1
  403990:	e476      	b.n	403280 <_vfiprintf_r+0x2a4>
  403992:	9b03      	ldr	r3, [sp, #12]
  403994:	9a08      	ldr	r2, [sp, #32]
  403996:	428a      	cmp	r2, r1
  403998:	bfac      	ite	ge
  40399a:	189b      	addge	r3, r3, r2
  40399c:	185b      	addlt	r3, r3, r1
  40399e:	9303      	str	r3, [sp, #12]
  4039a0:	e798      	b.n	4038d4 <_vfiprintf_r+0x8f8>
  4039a2:	2202      	movs	r2, #2
  4039a4:	e44d      	b.n	403242 <_vfiprintf_r+0x266>
  4039a6:	2f00      	cmp	r7, #0
  4039a8:	bf08      	it	eq
  4039aa:	2e0a      	cmpeq	r6, #10
  4039ac:	d352      	bcc.n	403a54 <_vfiprintf_r+0xa78>
  4039ae:	46cb      	mov	fp, r9
  4039b0:	4630      	mov	r0, r6
  4039b2:	4639      	mov	r1, r7
  4039b4:	220a      	movs	r2, #10
  4039b6:	2300      	movs	r3, #0
  4039b8:	f003 fea4 	bl	407704 <__aeabi_uldivmod>
  4039bc:	3230      	adds	r2, #48	; 0x30
  4039be:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4039c2:	4630      	mov	r0, r6
  4039c4:	4639      	mov	r1, r7
  4039c6:	2300      	movs	r3, #0
  4039c8:	220a      	movs	r2, #10
  4039ca:	f003 fe9b 	bl	407704 <__aeabi_uldivmod>
  4039ce:	4606      	mov	r6, r0
  4039d0:	460f      	mov	r7, r1
  4039d2:	ea56 0307 	orrs.w	r3, r6, r7
  4039d6:	d1eb      	bne.n	4039b0 <_vfiprintf_r+0x9d4>
  4039d8:	e56c      	b.n	4034b4 <_vfiprintf_r+0x4d8>
  4039da:	9405      	str	r4, [sp, #20]
  4039dc:	46cb      	mov	fp, r9
  4039de:	e44f      	b.n	403280 <_vfiprintf_r+0x2a4>
  4039e0:	aa0f      	add	r2, sp, #60	; 0x3c
  4039e2:	9904      	ldr	r1, [sp, #16]
  4039e4:	9806      	ldr	r0, [sp, #24]
  4039e6:	f7ff fab9 	bl	402f5c <__sprint_r.part.0>
  4039ea:	2800      	cmp	r0, #0
  4039ec:	d1a8      	bne.n	403940 <_vfiprintf_r+0x964>
  4039ee:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4039f0:	46ca      	mov	sl, r9
  4039f2:	e75e      	b.n	4038b2 <_vfiprintf_r+0x8d6>
  4039f4:	aa0f      	add	r2, sp, #60	; 0x3c
  4039f6:	9904      	ldr	r1, [sp, #16]
  4039f8:	9806      	ldr	r0, [sp, #24]
  4039fa:	f7ff faaf 	bl	402f5c <__sprint_r.part.0>
  4039fe:	2800      	cmp	r0, #0
  403a00:	d19e      	bne.n	403940 <_vfiprintf_r+0x964>
  403a02:	46ca      	mov	sl, r9
  403a04:	f7ff bbc0 	b.w	403188 <_vfiprintf_r+0x1ac>
  403a08:	00407b44 	.word	0x00407b44
  403a0c:	00407b34 	.word	0x00407b34
  403a10:	3104      	adds	r1, #4
  403a12:	6816      	ldr	r6, [r2, #0]
  403a14:	9107      	str	r1, [sp, #28]
  403a16:	2201      	movs	r2, #1
  403a18:	2700      	movs	r7, #0
  403a1a:	e412      	b.n	403242 <_vfiprintf_r+0x266>
  403a1c:	9807      	ldr	r0, [sp, #28]
  403a1e:	4601      	mov	r1, r0
  403a20:	3104      	adds	r1, #4
  403a22:	6806      	ldr	r6, [r0, #0]
  403a24:	9107      	str	r1, [sp, #28]
  403a26:	2700      	movs	r7, #0
  403a28:	e40b      	b.n	403242 <_vfiprintf_r+0x266>
  403a2a:	680e      	ldr	r6, [r1, #0]
  403a2c:	3104      	adds	r1, #4
  403a2e:	9107      	str	r1, [sp, #28]
  403a30:	2700      	movs	r7, #0
  403a32:	e591      	b.n	403558 <_vfiprintf_r+0x57c>
  403a34:	9907      	ldr	r1, [sp, #28]
  403a36:	680e      	ldr	r6, [r1, #0]
  403a38:	460a      	mov	r2, r1
  403a3a:	17f7      	asrs	r7, r6, #31
  403a3c:	3204      	adds	r2, #4
  403a3e:	9207      	str	r2, [sp, #28]
  403a40:	4630      	mov	r0, r6
  403a42:	4639      	mov	r1, r7
  403a44:	e50f      	b.n	403466 <_vfiprintf_r+0x48a>
  403a46:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403a4a:	f001 fe4b 	bl	4056e4 <__retarget_lock_release_recursive>
  403a4e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403a52:	e71a      	b.n	40388a <_vfiprintf_r+0x8ae>
  403a54:	9b02      	ldr	r3, [sp, #8]
  403a56:	9302      	str	r3, [sp, #8]
  403a58:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  403a5c:	3630      	adds	r6, #48	; 0x30
  403a5e:	2301      	movs	r3, #1
  403a60:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  403a64:	9305      	str	r3, [sp, #20]
  403a66:	e40b      	b.n	403280 <_vfiprintf_r+0x2a4>
  403a68:	aa0f      	add	r2, sp, #60	; 0x3c
  403a6a:	9904      	ldr	r1, [sp, #16]
  403a6c:	9806      	ldr	r0, [sp, #24]
  403a6e:	f7ff fa75 	bl	402f5c <__sprint_r.part.0>
  403a72:	2800      	cmp	r0, #0
  403a74:	f47f af64 	bne.w	403940 <_vfiprintf_r+0x964>
  403a78:	9910      	ldr	r1, [sp, #64]	; 0x40
  403a7a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a7c:	1c48      	adds	r0, r1, #1
  403a7e:	46ca      	mov	sl, r9
  403a80:	e651      	b.n	403726 <_vfiprintf_r+0x74a>
  403a82:	aa0f      	add	r2, sp, #60	; 0x3c
  403a84:	9904      	ldr	r1, [sp, #16]
  403a86:	9806      	ldr	r0, [sp, #24]
  403a88:	f7ff fa68 	bl	402f5c <__sprint_r.part.0>
  403a8c:	2800      	cmp	r0, #0
  403a8e:	f47f af57 	bne.w	403940 <_vfiprintf_r+0x964>
  403a92:	9910      	ldr	r1, [sp, #64]	; 0x40
  403a94:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a96:	1c48      	adds	r0, r1, #1
  403a98:	46ca      	mov	sl, r9
  403a9a:	e448      	b.n	40332e <_vfiprintf_r+0x352>
  403a9c:	2a00      	cmp	r2, #0
  403a9e:	f040 8091 	bne.w	403bc4 <_vfiprintf_r+0xbe8>
  403aa2:	2001      	movs	r0, #1
  403aa4:	4611      	mov	r1, r2
  403aa6:	46ca      	mov	sl, r9
  403aa8:	e641      	b.n	40372e <_vfiprintf_r+0x752>
  403aaa:	aa0f      	add	r2, sp, #60	; 0x3c
  403aac:	9904      	ldr	r1, [sp, #16]
  403aae:	9806      	ldr	r0, [sp, #24]
  403ab0:	f7ff fa54 	bl	402f5c <__sprint_r.part.0>
  403ab4:	2800      	cmp	r0, #0
  403ab6:	f47f af43 	bne.w	403940 <_vfiprintf_r+0x964>
  403aba:	9810      	ldr	r0, [sp, #64]	; 0x40
  403abc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403abe:	3001      	adds	r0, #1
  403ac0:	46ca      	mov	sl, r9
  403ac2:	e667      	b.n	403794 <_vfiprintf_r+0x7b8>
  403ac4:	46d3      	mov	fp, sl
  403ac6:	e6d6      	b.n	403876 <_vfiprintf_r+0x89a>
  403ac8:	9e07      	ldr	r6, [sp, #28]
  403aca:	3607      	adds	r6, #7
  403acc:	f026 0207 	bic.w	r2, r6, #7
  403ad0:	f102 0108 	add.w	r1, r2, #8
  403ad4:	e9d2 6700 	ldrd	r6, r7, [r2]
  403ad8:	9107      	str	r1, [sp, #28]
  403ada:	2201      	movs	r2, #1
  403adc:	f7ff bbb1 	b.w	403242 <_vfiprintf_r+0x266>
  403ae0:	9e07      	ldr	r6, [sp, #28]
  403ae2:	3607      	adds	r6, #7
  403ae4:	f026 0607 	bic.w	r6, r6, #7
  403ae8:	e9d6 0100 	ldrd	r0, r1, [r6]
  403aec:	f106 0208 	add.w	r2, r6, #8
  403af0:	9207      	str	r2, [sp, #28]
  403af2:	4606      	mov	r6, r0
  403af4:	460f      	mov	r7, r1
  403af6:	e4b6      	b.n	403466 <_vfiprintf_r+0x48a>
  403af8:	9e07      	ldr	r6, [sp, #28]
  403afa:	3607      	adds	r6, #7
  403afc:	f026 0207 	bic.w	r2, r6, #7
  403b00:	f102 0108 	add.w	r1, r2, #8
  403b04:	e9d2 6700 	ldrd	r6, r7, [r2]
  403b08:	9107      	str	r1, [sp, #28]
  403b0a:	2200      	movs	r2, #0
  403b0c:	f7ff bb99 	b.w	403242 <_vfiprintf_r+0x266>
  403b10:	9e07      	ldr	r6, [sp, #28]
  403b12:	3607      	adds	r6, #7
  403b14:	f026 0107 	bic.w	r1, r6, #7
  403b18:	f101 0008 	add.w	r0, r1, #8
  403b1c:	9007      	str	r0, [sp, #28]
  403b1e:	e9d1 6700 	ldrd	r6, r7, [r1]
  403b22:	e519      	b.n	403558 <_vfiprintf_r+0x57c>
  403b24:	46cb      	mov	fp, r9
  403b26:	f7ff bbab 	b.w	403280 <_vfiprintf_r+0x2a4>
  403b2a:	252d      	movs	r5, #45	; 0x2d
  403b2c:	4276      	negs	r6, r6
  403b2e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  403b32:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403b36:	2201      	movs	r2, #1
  403b38:	f7ff bb88 	b.w	40324c <_vfiprintf_r+0x270>
  403b3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403b3e:	b9b3      	cbnz	r3, 403b6e <_vfiprintf_r+0xb92>
  403b40:	4611      	mov	r1, r2
  403b42:	2001      	movs	r0, #1
  403b44:	46ca      	mov	sl, r9
  403b46:	e5f2      	b.n	40372e <_vfiprintf_r+0x752>
  403b48:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403b4c:	f001 fdca 	bl	4056e4 <__retarget_lock_release_recursive>
  403b50:	f04f 33ff 	mov.w	r3, #4294967295
  403b54:	9303      	str	r3, [sp, #12]
  403b56:	f7ff bb50 	b.w	4031fa <_vfiprintf_r+0x21e>
  403b5a:	aa0f      	add	r2, sp, #60	; 0x3c
  403b5c:	9904      	ldr	r1, [sp, #16]
  403b5e:	9806      	ldr	r0, [sp, #24]
  403b60:	f7ff f9fc 	bl	402f5c <__sprint_r.part.0>
  403b64:	2800      	cmp	r0, #0
  403b66:	f47f aeeb 	bne.w	403940 <_vfiprintf_r+0x964>
  403b6a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b6c:	e6a9      	b.n	4038c2 <_vfiprintf_r+0x8e6>
  403b6e:	ab0e      	add	r3, sp, #56	; 0x38
  403b70:	2202      	movs	r2, #2
  403b72:	931c      	str	r3, [sp, #112]	; 0x70
  403b74:	921d      	str	r2, [sp, #116]	; 0x74
  403b76:	2001      	movs	r0, #1
  403b78:	46ca      	mov	sl, r9
  403b7a:	e5d0      	b.n	40371e <_vfiprintf_r+0x742>
  403b7c:	aa0f      	add	r2, sp, #60	; 0x3c
  403b7e:	9904      	ldr	r1, [sp, #16]
  403b80:	9806      	ldr	r0, [sp, #24]
  403b82:	f7ff f9eb 	bl	402f5c <__sprint_r.part.0>
  403b86:	2800      	cmp	r0, #0
  403b88:	f47f aeda 	bne.w	403940 <_vfiprintf_r+0x964>
  403b8c:	9910      	ldr	r1, [sp, #64]	; 0x40
  403b8e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403b90:	1c48      	adds	r0, r1, #1
  403b92:	46ca      	mov	sl, r9
  403b94:	e5a4      	b.n	4036e0 <_vfiprintf_r+0x704>
  403b96:	9a07      	ldr	r2, [sp, #28]
  403b98:	9903      	ldr	r1, [sp, #12]
  403b9a:	6813      	ldr	r3, [r2, #0]
  403b9c:	17cd      	asrs	r5, r1, #31
  403b9e:	4608      	mov	r0, r1
  403ba0:	3204      	adds	r2, #4
  403ba2:	4629      	mov	r1, r5
  403ba4:	9207      	str	r2, [sp, #28]
  403ba6:	e9c3 0100 	strd	r0, r1, [r3]
  403baa:	f7ff ba54 	b.w	403056 <_vfiprintf_r+0x7a>
  403bae:	4658      	mov	r0, fp
  403bb0:	9607      	str	r6, [sp, #28]
  403bb2:	9302      	str	r3, [sp, #8]
  403bb4:	f7fd ff04 	bl	4019c0 <strlen>
  403bb8:	2400      	movs	r4, #0
  403bba:	9005      	str	r0, [sp, #20]
  403bbc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403bc0:	f7ff bb5e 	b.w	403280 <_vfiprintf_r+0x2a4>
  403bc4:	aa0f      	add	r2, sp, #60	; 0x3c
  403bc6:	9904      	ldr	r1, [sp, #16]
  403bc8:	9806      	ldr	r0, [sp, #24]
  403bca:	f7ff f9c7 	bl	402f5c <__sprint_r.part.0>
  403bce:	2800      	cmp	r0, #0
  403bd0:	f47f aeb6 	bne.w	403940 <_vfiprintf_r+0x964>
  403bd4:	9910      	ldr	r1, [sp, #64]	; 0x40
  403bd6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403bd8:	1c48      	adds	r0, r1, #1
  403bda:	46ca      	mov	sl, r9
  403bdc:	e5a7      	b.n	40372e <_vfiprintf_r+0x752>
  403bde:	9910      	ldr	r1, [sp, #64]	; 0x40
  403be0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403be2:	4e20      	ldr	r6, [pc, #128]	; (403c64 <_vfiprintf_r+0xc88>)
  403be4:	3101      	adds	r1, #1
  403be6:	f7ff bb90 	b.w	40330a <_vfiprintf_r+0x32e>
  403bea:	2c06      	cmp	r4, #6
  403bec:	bf28      	it	cs
  403bee:	2406      	movcs	r4, #6
  403bf0:	9405      	str	r4, [sp, #20]
  403bf2:	9607      	str	r6, [sp, #28]
  403bf4:	9401      	str	r4, [sp, #4]
  403bf6:	f8df b070 	ldr.w	fp, [pc, #112]	; 403c68 <_vfiprintf_r+0xc8c>
  403bfa:	e4d5      	b.n	4035a8 <_vfiprintf_r+0x5cc>
  403bfc:	9810      	ldr	r0, [sp, #64]	; 0x40
  403bfe:	4e19      	ldr	r6, [pc, #100]	; (403c64 <_vfiprintf_r+0xc88>)
  403c00:	3001      	adds	r0, #1
  403c02:	e603      	b.n	40380c <_vfiprintf_r+0x830>
  403c04:	9405      	str	r4, [sp, #20]
  403c06:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  403c0a:	9607      	str	r6, [sp, #28]
  403c0c:	9302      	str	r3, [sp, #8]
  403c0e:	4604      	mov	r4, r0
  403c10:	f7ff bb36 	b.w	403280 <_vfiprintf_r+0x2a4>
  403c14:	4686      	mov	lr, r0
  403c16:	f7ff bbce 	b.w	4033b6 <_vfiprintf_r+0x3da>
  403c1a:	9806      	ldr	r0, [sp, #24]
  403c1c:	aa0f      	add	r2, sp, #60	; 0x3c
  403c1e:	4659      	mov	r1, fp
  403c20:	f7ff f99c 	bl	402f5c <__sprint_r.part.0>
  403c24:	2800      	cmp	r0, #0
  403c26:	f43f ae24 	beq.w	403872 <_vfiprintf_r+0x896>
  403c2a:	e624      	b.n	403876 <_vfiprintf_r+0x89a>
  403c2c:	9907      	ldr	r1, [sp, #28]
  403c2e:	f898 2001 	ldrb.w	r2, [r8, #1]
  403c32:	680c      	ldr	r4, [r1, #0]
  403c34:	3104      	adds	r1, #4
  403c36:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  403c3a:	46b8      	mov	r8, r7
  403c3c:	9107      	str	r1, [sp, #28]
  403c3e:	f7ff ba3f 	b.w	4030c0 <_vfiprintf_r+0xe4>
  403c42:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403c46:	e43c      	b.n	4034c2 <_vfiprintf_r+0x4e6>
  403c48:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403c4c:	e521      	b.n	403692 <_vfiprintf_r+0x6b6>
  403c4e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403c52:	f7ff bbf4 	b.w	40343e <_vfiprintf_r+0x462>
  403c56:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403c5a:	e491      	b.n	403580 <_vfiprintf_r+0x5a4>
  403c5c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  403c60:	e469      	b.n	403536 <_vfiprintf_r+0x55a>
  403c62:	bf00      	nop
  403c64:	00407b34 	.word	0x00407b34
  403c68:	00407b08 	.word	0x00407b08

00403c6c <__sbprintf>:
  403c6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403c70:	460c      	mov	r4, r1
  403c72:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  403c76:	8989      	ldrh	r1, [r1, #12]
  403c78:	6e66      	ldr	r6, [r4, #100]	; 0x64
  403c7a:	89e5      	ldrh	r5, [r4, #14]
  403c7c:	9619      	str	r6, [sp, #100]	; 0x64
  403c7e:	f021 0102 	bic.w	r1, r1, #2
  403c82:	4606      	mov	r6, r0
  403c84:	69e0      	ldr	r0, [r4, #28]
  403c86:	f8ad 100c 	strh.w	r1, [sp, #12]
  403c8a:	4617      	mov	r7, r2
  403c8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  403c90:	6a62      	ldr	r2, [r4, #36]	; 0x24
  403c92:	f8ad 500e 	strh.w	r5, [sp, #14]
  403c96:	4698      	mov	r8, r3
  403c98:	ad1a      	add	r5, sp, #104	; 0x68
  403c9a:	2300      	movs	r3, #0
  403c9c:	9007      	str	r0, [sp, #28]
  403c9e:	a816      	add	r0, sp, #88	; 0x58
  403ca0:	9209      	str	r2, [sp, #36]	; 0x24
  403ca2:	9306      	str	r3, [sp, #24]
  403ca4:	9500      	str	r5, [sp, #0]
  403ca6:	9504      	str	r5, [sp, #16]
  403ca8:	9102      	str	r1, [sp, #8]
  403caa:	9105      	str	r1, [sp, #20]
  403cac:	f001 fd14 	bl	4056d8 <__retarget_lock_init_recursive>
  403cb0:	4643      	mov	r3, r8
  403cb2:	463a      	mov	r2, r7
  403cb4:	4669      	mov	r1, sp
  403cb6:	4630      	mov	r0, r6
  403cb8:	f7ff f990 	bl	402fdc <_vfiprintf_r>
  403cbc:	1e05      	subs	r5, r0, #0
  403cbe:	db07      	blt.n	403cd0 <__sbprintf+0x64>
  403cc0:	4630      	mov	r0, r6
  403cc2:	4669      	mov	r1, sp
  403cc4:	f001 f8e6 	bl	404e94 <_fflush_r>
  403cc8:	2800      	cmp	r0, #0
  403cca:	bf18      	it	ne
  403ccc:	f04f 35ff 	movne.w	r5, #4294967295
  403cd0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  403cd4:	065b      	lsls	r3, r3, #25
  403cd6:	d503      	bpl.n	403ce0 <__sbprintf+0x74>
  403cd8:	89a3      	ldrh	r3, [r4, #12]
  403cda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403cde:	81a3      	strh	r3, [r4, #12]
  403ce0:	9816      	ldr	r0, [sp, #88]	; 0x58
  403ce2:	f001 fcfb 	bl	4056dc <__retarget_lock_close_recursive>
  403ce6:	4628      	mov	r0, r5
  403ce8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  403cec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00403cf0 <__swsetup_r>:
  403cf0:	b538      	push	{r3, r4, r5, lr}
  403cf2:	4b30      	ldr	r3, [pc, #192]	; (403db4 <__swsetup_r+0xc4>)
  403cf4:	681b      	ldr	r3, [r3, #0]
  403cf6:	4605      	mov	r5, r0
  403cf8:	460c      	mov	r4, r1
  403cfa:	b113      	cbz	r3, 403d02 <__swsetup_r+0x12>
  403cfc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403cfe:	2a00      	cmp	r2, #0
  403d00:	d038      	beq.n	403d74 <__swsetup_r+0x84>
  403d02:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403d06:	b293      	uxth	r3, r2
  403d08:	0718      	lsls	r0, r3, #28
  403d0a:	d50c      	bpl.n	403d26 <__swsetup_r+0x36>
  403d0c:	6920      	ldr	r0, [r4, #16]
  403d0e:	b1a8      	cbz	r0, 403d3c <__swsetup_r+0x4c>
  403d10:	f013 0201 	ands.w	r2, r3, #1
  403d14:	d01e      	beq.n	403d54 <__swsetup_r+0x64>
  403d16:	6963      	ldr	r3, [r4, #20]
  403d18:	2200      	movs	r2, #0
  403d1a:	425b      	negs	r3, r3
  403d1c:	61a3      	str	r3, [r4, #24]
  403d1e:	60a2      	str	r2, [r4, #8]
  403d20:	b1f0      	cbz	r0, 403d60 <__swsetup_r+0x70>
  403d22:	2000      	movs	r0, #0
  403d24:	bd38      	pop	{r3, r4, r5, pc}
  403d26:	06d9      	lsls	r1, r3, #27
  403d28:	d53c      	bpl.n	403da4 <__swsetup_r+0xb4>
  403d2a:	0758      	lsls	r0, r3, #29
  403d2c:	d426      	bmi.n	403d7c <__swsetup_r+0x8c>
  403d2e:	6920      	ldr	r0, [r4, #16]
  403d30:	f042 0308 	orr.w	r3, r2, #8
  403d34:	81a3      	strh	r3, [r4, #12]
  403d36:	b29b      	uxth	r3, r3
  403d38:	2800      	cmp	r0, #0
  403d3a:	d1e9      	bne.n	403d10 <__swsetup_r+0x20>
  403d3c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403d40:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  403d44:	d0e4      	beq.n	403d10 <__swsetup_r+0x20>
  403d46:	4628      	mov	r0, r5
  403d48:	4621      	mov	r1, r4
  403d4a:	f001 fcfb 	bl	405744 <__smakebuf_r>
  403d4e:	89a3      	ldrh	r3, [r4, #12]
  403d50:	6920      	ldr	r0, [r4, #16]
  403d52:	e7dd      	b.n	403d10 <__swsetup_r+0x20>
  403d54:	0799      	lsls	r1, r3, #30
  403d56:	bf58      	it	pl
  403d58:	6962      	ldrpl	r2, [r4, #20]
  403d5a:	60a2      	str	r2, [r4, #8]
  403d5c:	2800      	cmp	r0, #0
  403d5e:	d1e0      	bne.n	403d22 <__swsetup_r+0x32>
  403d60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403d64:	061a      	lsls	r2, r3, #24
  403d66:	d5dd      	bpl.n	403d24 <__swsetup_r+0x34>
  403d68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403d6c:	81a3      	strh	r3, [r4, #12]
  403d6e:	f04f 30ff 	mov.w	r0, #4294967295
  403d72:	bd38      	pop	{r3, r4, r5, pc}
  403d74:	4618      	mov	r0, r3
  403d76:	f001 f8e5 	bl	404f44 <__sinit>
  403d7a:	e7c2      	b.n	403d02 <__swsetup_r+0x12>
  403d7c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403d7e:	b151      	cbz	r1, 403d96 <__swsetup_r+0xa6>
  403d80:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403d84:	4299      	cmp	r1, r3
  403d86:	d004      	beq.n	403d92 <__swsetup_r+0xa2>
  403d88:	4628      	mov	r0, r5
  403d8a:	f001 fa01 	bl	405190 <_free_r>
  403d8e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403d92:	2300      	movs	r3, #0
  403d94:	6323      	str	r3, [r4, #48]	; 0x30
  403d96:	2300      	movs	r3, #0
  403d98:	6920      	ldr	r0, [r4, #16]
  403d9a:	6063      	str	r3, [r4, #4]
  403d9c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  403da0:	6020      	str	r0, [r4, #0]
  403da2:	e7c5      	b.n	403d30 <__swsetup_r+0x40>
  403da4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  403da8:	2309      	movs	r3, #9
  403daa:	602b      	str	r3, [r5, #0]
  403dac:	f04f 30ff 	mov.w	r0, #4294967295
  403db0:	81a2      	strh	r2, [r4, #12]
  403db2:	bd38      	pop	{r3, r4, r5, pc}
  403db4:	2040002c 	.word	0x2040002c

00403db8 <register_fini>:
  403db8:	4b02      	ldr	r3, [pc, #8]	; (403dc4 <register_fini+0xc>)
  403dba:	b113      	cbz	r3, 403dc2 <register_fini+0xa>
  403dbc:	4802      	ldr	r0, [pc, #8]	; (403dc8 <register_fini+0x10>)
  403dbe:	f000 b805 	b.w	403dcc <atexit>
  403dc2:	4770      	bx	lr
  403dc4:	00000000 	.word	0x00000000
  403dc8:	00404fb5 	.word	0x00404fb5

00403dcc <atexit>:
  403dcc:	2300      	movs	r3, #0
  403dce:	4601      	mov	r1, r0
  403dd0:	461a      	mov	r2, r3
  403dd2:	4618      	mov	r0, r3
  403dd4:	f002 beae 	b.w	406b34 <__register_exitproc>

00403dd8 <quorem>:
  403dd8:	6902      	ldr	r2, [r0, #16]
  403dda:	690b      	ldr	r3, [r1, #16]
  403ddc:	4293      	cmp	r3, r2
  403dde:	f300 808d 	bgt.w	403efc <quorem+0x124>
  403de2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403de6:	f103 38ff 	add.w	r8, r3, #4294967295
  403dea:	f101 0714 	add.w	r7, r1, #20
  403dee:	f100 0b14 	add.w	fp, r0, #20
  403df2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403df6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403dfa:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403dfe:	b083      	sub	sp, #12
  403e00:	3201      	adds	r2, #1
  403e02:	fbb3 f9f2 	udiv	r9, r3, r2
  403e06:	eb0b 0304 	add.w	r3, fp, r4
  403e0a:	9400      	str	r4, [sp, #0]
  403e0c:	eb07 0a04 	add.w	sl, r7, r4
  403e10:	9301      	str	r3, [sp, #4]
  403e12:	f1b9 0f00 	cmp.w	r9, #0
  403e16:	d039      	beq.n	403e8c <quorem+0xb4>
  403e18:	2500      	movs	r5, #0
  403e1a:	462e      	mov	r6, r5
  403e1c:	46bc      	mov	ip, r7
  403e1e:	46de      	mov	lr, fp
  403e20:	f85c 4b04 	ldr.w	r4, [ip], #4
  403e24:	f8de 3000 	ldr.w	r3, [lr]
  403e28:	b2a2      	uxth	r2, r4
  403e2a:	fb09 5502 	mla	r5, r9, r2, r5
  403e2e:	0c22      	lsrs	r2, r4, #16
  403e30:	0c2c      	lsrs	r4, r5, #16
  403e32:	fb09 4202 	mla	r2, r9, r2, r4
  403e36:	b2ad      	uxth	r5, r5
  403e38:	1b75      	subs	r5, r6, r5
  403e3a:	b296      	uxth	r6, r2
  403e3c:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403e40:	fa15 f383 	uxtah	r3, r5, r3
  403e44:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403e48:	b29b      	uxth	r3, r3
  403e4a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403e4e:	45e2      	cmp	sl, ip
  403e50:	ea4f 4512 	mov.w	r5, r2, lsr #16
  403e54:	f84e 3b04 	str.w	r3, [lr], #4
  403e58:	ea4f 4626 	mov.w	r6, r6, asr #16
  403e5c:	d2e0      	bcs.n	403e20 <quorem+0x48>
  403e5e:	9b00      	ldr	r3, [sp, #0]
  403e60:	f85b 3003 	ldr.w	r3, [fp, r3]
  403e64:	b993      	cbnz	r3, 403e8c <quorem+0xb4>
  403e66:	9c01      	ldr	r4, [sp, #4]
  403e68:	1f23      	subs	r3, r4, #4
  403e6a:	459b      	cmp	fp, r3
  403e6c:	d20c      	bcs.n	403e88 <quorem+0xb0>
  403e6e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403e72:	b94b      	cbnz	r3, 403e88 <quorem+0xb0>
  403e74:	f1a4 0308 	sub.w	r3, r4, #8
  403e78:	e002      	b.n	403e80 <quorem+0xa8>
  403e7a:	681a      	ldr	r2, [r3, #0]
  403e7c:	3b04      	subs	r3, #4
  403e7e:	b91a      	cbnz	r2, 403e88 <quorem+0xb0>
  403e80:	459b      	cmp	fp, r3
  403e82:	f108 38ff 	add.w	r8, r8, #4294967295
  403e86:	d3f8      	bcc.n	403e7a <quorem+0xa2>
  403e88:	f8c0 8010 	str.w	r8, [r0, #16]
  403e8c:	4604      	mov	r4, r0
  403e8e:	f002 fa35 	bl	4062fc <__mcmp>
  403e92:	2800      	cmp	r0, #0
  403e94:	db2e      	blt.n	403ef4 <quorem+0x11c>
  403e96:	f109 0901 	add.w	r9, r9, #1
  403e9a:	465d      	mov	r5, fp
  403e9c:	2300      	movs	r3, #0
  403e9e:	f857 1b04 	ldr.w	r1, [r7], #4
  403ea2:	6828      	ldr	r0, [r5, #0]
  403ea4:	b28a      	uxth	r2, r1
  403ea6:	1a9a      	subs	r2, r3, r2
  403ea8:	0c0b      	lsrs	r3, r1, #16
  403eaa:	fa12 f280 	uxtah	r2, r2, r0
  403eae:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  403eb2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403eb6:	b292      	uxth	r2, r2
  403eb8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403ebc:	45ba      	cmp	sl, r7
  403ebe:	f845 2b04 	str.w	r2, [r5], #4
  403ec2:	ea4f 4323 	mov.w	r3, r3, asr #16
  403ec6:	d2ea      	bcs.n	403e9e <quorem+0xc6>
  403ec8:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403ecc:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403ed0:	b982      	cbnz	r2, 403ef4 <quorem+0x11c>
  403ed2:	1f1a      	subs	r2, r3, #4
  403ed4:	4593      	cmp	fp, r2
  403ed6:	d20b      	bcs.n	403ef0 <quorem+0x118>
  403ed8:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403edc:	b942      	cbnz	r2, 403ef0 <quorem+0x118>
  403ede:	3b08      	subs	r3, #8
  403ee0:	e002      	b.n	403ee8 <quorem+0x110>
  403ee2:	681a      	ldr	r2, [r3, #0]
  403ee4:	3b04      	subs	r3, #4
  403ee6:	b91a      	cbnz	r2, 403ef0 <quorem+0x118>
  403ee8:	459b      	cmp	fp, r3
  403eea:	f108 38ff 	add.w	r8, r8, #4294967295
  403eee:	d3f8      	bcc.n	403ee2 <quorem+0x10a>
  403ef0:	f8c4 8010 	str.w	r8, [r4, #16]
  403ef4:	4648      	mov	r0, r9
  403ef6:	b003      	add	sp, #12
  403ef8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403efc:	2000      	movs	r0, #0
  403efe:	4770      	bx	lr

00403f00 <_dtoa_r>:
  403f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403f04:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403f06:	b09b      	sub	sp, #108	; 0x6c
  403f08:	4604      	mov	r4, r0
  403f0a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  403f0c:	4692      	mov	sl, r2
  403f0e:	469b      	mov	fp, r3
  403f10:	b141      	cbz	r1, 403f24 <_dtoa_r+0x24>
  403f12:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403f14:	604a      	str	r2, [r1, #4]
  403f16:	2301      	movs	r3, #1
  403f18:	4093      	lsls	r3, r2
  403f1a:	608b      	str	r3, [r1, #8]
  403f1c:	f002 f816 	bl	405f4c <_Bfree>
  403f20:	2300      	movs	r3, #0
  403f22:	6423      	str	r3, [r4, #64]	; 0x40
  403f24:	f1bb 0f00 	cmp.w	fp, #0
  403f28:	465d      	mov	r5, fp
  403f2a:	db35      	blt.n	403f98 <_dtoa_r+0x98>
  403f2c:	2300      	movs	r3, #0
  403f2e:	6033      	str	r3, [r6, #0]
  403f30:	4b9d      	ldr	r3, [pc, #628]	; (4041a8 <_dtoa_r+0x2a8>)
  403f32:	43ab      	bics	r3, r5
  403f34:	d015      	beq.n	403f62 <_dtoa_r+0x62>
  403f36:	4650      	mov	r0, sl
  403f38:	4659      	mov	r1, fp
  403f3a:	2200      	movs	r2, #0
  403f3c:	2300      	movs	r3, #0
  403f3e:	f003 fb71 	bl	407624 <__aeabi_dcmpeq>
  403f42:	4680      	mov	r8, r0
  403f44:	2800      	cmp	r0, #0
  403f46:	d02d      	beq.n	403fa4 <_dtoa_r+0xa4>
  403f48:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403f4a:	2301      	movs	r3, #1
  403f4c:	6013      	str	r3, [r2, #0]
  403f4e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403f50:	2b00      	cmp	r3, #0
  403f52:	f000 80bd 	beq.w	4040d0 <_dtoa_r+0x1d0>
  403f56:	4895      	ldr	r0, [pc, #596]	; (4041ac <_dtoa_r+0x2ac>)
  403f58:	6018      	str	r0, [r3, #0]
  403f5a:	3801      	subs	r0, #1
  403f5c:	b01b      	add	sp, #108	; 0x6c
  403f5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f62:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403f64:	f242 730f 	movw	r3, #9999	; 0x270f
  403f68:	6013      	str	r3, [r2, #0]
  403f6a:	f1ba 0f00 	cmp.w	sl, #0
  403f6e:	d10d      	bne.n	403f8c <_dtoa_r+0x8c>
  403f70:	f3c5 0513 	ubfx	r5, r5, #0, #20
  403f74:	b955      	cbnz	r5, 403f8c <_dtoa_r+0x8c>
  403f76:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403f78:	488d      	ldr	r0, [pc, #564]	; (4041b0 <_dtoa_r+0x2b0>)
  403f7a:	2b00      	cmp	r3, #0
  403f7c:	d0ee      	beq.n	403f5c <_dtoa_r+0x5c>
  403f7e:	f100 0308 	add.w	r3, r0, #8
  403f82:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403f84:	6013      	str	r3, [r2, #0]
  403f86:	b01b      	add	sp, #108	; 0x6c
  403f88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f8c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403f8e:	4889      	ldr	r0, [pc, #548]	; (4041b4 <_dtoa_r+0x2b4>)
  403f90:	2b00      	cmp	r3, #0
  403f92:	d0e3      	beq.n	403f5c <_dtoa_r+0x5c>
  403f94:	1cc3      	adds	r3, r0, #3
  403f96:	e7f4      	b.n	403f82 <_dtoa_r+0x82>
  403f98:	2301      	movs	r3, #1
  403f9a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403f9e:	6033      	str	r3, [r6, #0]
  403fa0:	46ab      	mov	fp, r5
  403fa2:	e7c5      	b.n	403f30 <_dtoa_r+0x30>
  403fa4:	aa18      	add	r2, sp, #96	; 0x60
  403fa6:	ab19      	add	r3, sp, #100	; 0x64
  403fa8:	9201      	str	r2, [sp, #4]
  403faa:	9300      	str	r3, [sp, #0]
  403fac:	4652      	mov	r2, sl
  403fae:	465b      	mov	r3, fp
  403fb0:	4620      	mov	r0, r4
  403fb2:	f002 fa43 	bl	40643c <__d2b>
  403fb6:	0d2b      	lsrs	r3, r5, #20
  403fb8:	4681      	mov	r9, r0
  403fba:	d071      	beq.n	4040a0 <_dtoa_r+0x1a0>
  403fbc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403fc0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  403fc4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  403fc6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403fca:	4650      	mov	r0, sl
  403fcc:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403fd0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403fd4:	2200      	movs	r2, #0
  403fd6:	4b78      	ldr	r3, [pc, #480]	; (4041b8 <_dtoa_r+0x2b8>)
  403fd8:	f002 ff08 	bl	406dec <__aeabi_dsub>
  403fdc:	a36c      	add	r3, pc, #432	; (adr r3, 404190 <_dtoa_r+0x290>)
  403fde:	e9d3 2300 	ldrd	r2, r3, [r3]
  403fe2:	f003 f8b7 	bl	407154 <__aeabi_dmul>
  403fe6:	a36c      	add	r3, pc, #432	; (adr r3, 404198 <_dtoa_r+0x298>)
  403fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
  403fec:	f002 ff00 	bl	406df0 <__adddf3>
  403ff0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403ff4:	4630      	mov	r0, r6
  403ff6:	f003 f847 	bl	407088 <__aeabi_i2d>
  403ffa:	a369      	add	r3, pc, #420	; (adr r3, 4041a0 <_dtoa_r+0x2a0>)
  403ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
  404000:	f003 f8a8 	bl	407154 <__aeabi_dmul>
  404004:	4602      	mov	r2, r0
  404006:	460b      	mov	r3, r1
  404008:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40400c:	f002 fef0 	bl	406df0 <__adddf3>
  404010:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404014:	f003 fb4e 	bl	4076b4 <__aeabi_d2iz>
  404018:	2200      	movs	r2, #0
  40401a:	9002      	str	r0, [sp, #8]
  40401c:	2300      	movs	r3, #0
  40401e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404022:	f003 fb09 	bl	407638 <__aeabi_dcmplt>
  404026:	2800      	cmp	r0, #0
  404028:	f040 8173 	bne.w	404312 <_dtoa_r+0x412>
  40402c:	9d02      	ldr	r5, [sp, #8]
  40402e:	2d16      	cmp	r5, #22
  404030:	f200 815d 	bhi.w	4042ee <_dtoa_r+0x3ee>
  404034:	4b61      	ldr	r3, [pc, #388]	; (4041bc <_dtoa_r+0x2bc>)
  404036:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40403a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40403e:	4652      	mov	r2, sl
  404040:	465b      	mov	r3, fp
  404042:	f003 fb17 	bl	407674 <__aeabi_dcmpgt>
  404046:	2800      	cmp	r0, #0
  404048:	f000 81c5 	beq.w	4043d6 <_dtoa_r+0x4d6>
  40404c:	1e6b      	subs	r3, r5, #1
  40404e:	9302      	str	r3, [sp, #8]
  404050:	2300      	movs	r3, #0
  404052:	930e      	str	r3, [sp, #56]	; 0x38
  404054:	1bbf      	subs	r7, r7, r6
  404056:	1e7b      	subs	r3, r7, #1
  404058:	9306      	str	r3, [sp, #24]
  40405a:	f100 8154 	bmi.w	404306 <_dtoa_r+0x406>
  40405e:	2300      	movs	r3, #0
  404060:	9308      	str	r3, [sp, #32]
  404062:	9b02      	ldr	r3, [sp, #8]
  404064:	2b00      	cmp	r3, #0
  404066:	f2c0 8145 	blt.w	4042f4 <_dtoa_r+0x3f4>
  40406a:	9a06      	ldr	r2, [sp, #24]
  40406c:	930d      	str	r3, [sp, #52]	; 0x34
  40406e:	4611      	mov	r1, r2
  404070:	4419      	add	r1, r3
  404072:	2300      	movs	r3, #0
  404074:	9106      	str	r1, [sp, #24]
  404076:	930c      	str	r3, [sp, #48]	; 0x30
  404078:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40407a:	2b09      	cmp	r3, #9
  40407c:	d82a      	bhi.n	4040d4 <_dtoa_r+0x1d4>
  40407e:	2b05      	cmp	r3, #5
  404080:	f340 865b 	ble.w	404d3a <_dtoa_r+0xe3a>
  404084:	3b04      	subs	r3, #4
  404086:	9324      	str	r3, [sp, #144]	; 0x90
  404088:	2500      	movs	r5, #0
  40408a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40408c:	3b02      	subs	r3, #2
  40408e:	2b03      	cmp	r3, #3
  404090:	f200 8642 	bhi.w	404d18 <_dtoa_r+0xe18>
  404094:	e8df f013 	tbh	[pc, r3, lsl #1]
  404098:	02c903d4 	.word	0x02c903d4
  40409c:	046103df 	.word	0x046103df
  4040a0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4040a2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4040a4:	443e      	add	r6, r7
  4040a6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4040aa:	2b20      	cmp	r3, #32
  4040ac:	f340 818e 	ble.w	4043cc <_dtoa_r+0x4cc>
  4040b0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4040b4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4040b8:	409d      	lsls	r5, r3
  4040ba:	fa2a f000 	lsr.w	r0, sl, r0
  4040be:	4328      	orrs	r0, r5
  4040c0:	f002 ffd2 	bl	407068 <__aeabi_ui2d>
  4040c4:	2301      	movs	r3, #1
  4040c6:	3e01      	subs	r6, #1
  4040c8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4040cc:	9314      	str	r3, [sp, #80]	; 0x50
  4040ce:	e781      	b.n	403fd4 <_dtoa_r+0xd4>
  4040d0:	483b      	ldr	r0, [pc, #236]	; (4041c0 <_dtoa_r+0x2c0>)
  4040d2:	e743      	b.n	403f5c <_dtoa_r+0x5c>
  4040d4:	2100      	movs	r1, #0
  4040d6:	6461      	str	r1, [r4, #68]	; 0x44
  4040d8:	4620      	mov	r0, r4
  4040da:	9125      	str	r1, [sp, #148]	; 0x94
  4040dc:	f001 ff10 	bl	405f00 <_Balloc>
  4040e0:	f04f 33ff 	mov.w	r3, #4294967295
  4040e4:	930a      	str	r3, [sp, #40]	; 0x28
  4040e6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4040e8:	930f      	str	r3, [sp, #60]	; 0x3c
  4040ea:	2301      	movs	r3, #1
  4040ec:	9004      	str	r0, [sp, #16]
  4040ee:	6420      	str	r0, [r4, #64]	; 0x40
  4040f0:	9224      	str	r2, [sp, #144]	; 0x90
  4040f2:	930b      	str	r3, [sp, #44]	; 0x2c
  4040f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4040f6:	2b00      	cmp	r3, #0
  4040f8:	f2c0 80d9 	blt.w	4042ae <_dtoa_r+0x3ae>
  4040fc:	9a02      	ldr	r2, [sp, #8]
  4040fe:	2a0e      	cmp	r2, #14
  404100:	f300 80d5 	bgt.w	4042ae <_dtoa_r+0x3ae>
  404104:	4b2d      	ldr	r3, [pc, #180]	; (4041bc <_dtoa_r+0x2bc>)
  404106:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40410a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40410e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  404112:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404114:	2b00      	cmp	r3, #0
  404116:	f2c0 83ba 	blt.w	40488e <_dtoa_r+0x98e>
  40411a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40411e:	4650      	mov	r0, sl
  404120:	462a      	mov	r2, r5
  404122:	4633      	mov	r3, r6
  404124:	4659      	mov	r1, fp
  404126:	f003 f93f 	bl	4073a8 <__aeabi_ddiv>
  40412a:	f003 fac3 	bl	4076b4 <__aeabi_d2iz>
  40412e:	4680      	mov	r8, r0
  404130:	f002 ffaa 	bl	407088 <__aeabi_i2d>
  404134:	462a      	mov	r2, r5
  404136:	4633      	mov	r3, r6
  404138:	f003 f80c 	bl	407154 <__aeabi_dmul>
  40413c:	460b      	mov	r3, r1
  40413e:	4602      	mov	r2, r0
  404140:	4659      	mov	r1, fp
  404142:	4650      	mov	r0, sl
  404144:	f002 fe52 	bl	406dec <__aeabi_dsub>
  404148:	9d04      	ldr	r5, [sp, #16]
  40414a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40414e:	702b      	strb	r3, [r5, #0]
  404150:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404152:	2b01      	cmp	r3, #1
  404154:	4606      	mov	r6, r0
  404156:	460f      	mov	r7, r1
  404158:	f105 0501 	add.w	r5, r5, #1
  40415c:	d068      	beq.n	404230 <_dtoa_r+0x330>
  40415e:	2200      	movs	r2, #0
  404160:	4b18      	ldr	r3, [pc, #96]	; (4041c4 <_dtoa_r+0x2c4>)
  404162:	f002 fff7 	bl	407154 <__aeabi_dmul>
  404166:	2200      	movs	r2, #0
  404168:	2300      	movs	r3, #0
  40416a:	4606      	mov	r6, r0
  40416c:	460f      	mov	r7, r1
  40416e:	f003 fa59 	bl	407624 <__aeabi_dcmpeq>
  404172:	2800      	cmp	r0, #0
  404174:	f040 8088 	bne.w	404288 <_dtoa_r+0x388>
  404178:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40417c:	f04f 0a00 	mov.w	sl, #0
  404180:	f8df b040 	ldr.w	fp, [pc, #64]	; 4041c4 <_dtoa_r+0x2c4>
  404184:	940c      	str	r4, [sp, #48]	; 0x30
  404186:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40418a:	e028      	b.n	4041de <_dtoa_r+0x2de>
  40418c:	f3af 8000 	nop.w
  404190:	636f4361 	.word	0x636f4361
  404194:	3fd287a7 	.word	0x3fd287a7
  404198:	8b60c8b3 	.word	0x8b60c8b3
  40419c:	3fc68a28 	.word	0x3fc68a28
  4041a0:	509f79fb 	.word	0x509f79fb
  4041a4:	3fd34413 	.word	0x3fd34413
  4041a8:	7ff00000 	.word	0x7ff00000
  4041ac:	00407b11 	.word	0x00407b11
  4041b0:	00407b54 	.word	0x00407b54
  4041b4:	00407b60 	.word	0x00407b60
  4041b8:	3ff80000 	.word	0x3ff80000
  4041bc:	00407ba0 	.word	0x00407ba0
  4041c0:	00407b10 	.word	0x00407b10
  4041c4:	40240000 	.word	0x40240000
  4041c8:	f002 ffc4 	bl	407154 <__aeabi_dmul>
  4041cc:	2200      	movs	r2, #0
  4041ce:	2300      	movs	r3, #0
  4041d0:	4606      	mov	r6, r0
  4041d2:	460f      	mov	r7, r1
  4041d4:	f003 fa26 	bl	407624 <__aeabi_dcmpeq>
  4041d8:	2800      	cmp	r0, #0
  4041da:	f040 83c1 	bne.w	404960 <_dtoa_r+0xa60>
  4041de:	4642      	mov	r2, r8
  4041e0:	464b      	mov	r3, r9
  4041e2:	4630      	mov	r0, r6
  4041e4:	4639      	mov	r1, r7
  4041e6:	f003 f8df 	bl	4073a8 <__aeabi_ddiv>
  4041ea:	f003 fa63 	bl	4076b4 <__aeabi_d2iz>
  4041ee:	4604      	mov	r4, r0
  4041f0:	f002 ff4a 	bl	407088 <__aeabi_i2d>
  4041f4:	4642      	mov	r2, r8
  4041f6:	464b      	mov	r3, r9
  4041f8:	f002 ffac 	bl	407154 <__aeabi_dmul>
  4041fc:	4602      	mov	r2, r0
  4041fe:	460b      	mov	r3, r1
  404200:	4630      	mov	r0, r6
  404202:	4639      	mov	r1, r7
  404204:	f002 fdf2 	bl	406dec <__aeabi_dsub>
  404208:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40420c:	9e04      	ldr	r6, [sp, #16]
  40420e:	f805 eb01 	strb.w	lr, [r5], #1
  404212:	eba5 0e06 	sub.w	lr, r5, r6
  404216:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  404218:	45b6      	cmp	lr, r6
  40421a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40421e:	4652      	mov	r2, sl
  404220:	465b      	mov	r3, fp
  404222:	d1d1      	bne.n	4041c8 <_dtoa_r+0x2c8>
  404224:	46a0      	mov	r8, r4
  404226:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40422a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40422c:	4606      	mov	r6, r0
  40422e:	460f      	mov	r7, r1
  404230:	4632      	mov	r2, r6
  404232:	463b      	mov	r3, r7
  404234:	4630      	mov	r0, r6
  404236:	4639      	mov	r1, r7
  404238:	f002 fdda 	bl	406df0 <__adddf3>
  40423c:	4606      	mov	r6, r0
  40423e:	460f      	mov	r7, r1
  404240:	4602      	mov	r2, r0
  404242:	460b      	mov	r3, r1
  404244:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404248:	f003 f9f6 	bl	407638 <__aeabi_dcmplt>
  40424c:	b948      	cbnz	r0, 404262 <_dtoa_r+0x362>
  40424e:	4632      	mov	r2, r6
  404250:	463b      	mov	r3, r7
  404252:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404256:	f003 f9e5 	bl	407624 <__aeabi_dcmpeq>
  40425a:	b1a8      	cbz	r0, 404288 <_dtoa_r+0x388>
  40425c:	f018 0f01 	tst.w	r8, #1
  404260:	d012      	beq.n	404288 <_dtoa_r+0x388>
  404262:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404266:	9a04      	ldr	r2, [sp, #16]
  404268:	1e6b      	subs	r3, r5, #1
  40426a:	e004      	b.n	404276 <_dtoa_r+0x376>
  40426c:	429a      	cmp	r2, r3
  40426e:	f000 8401 	beq.w	404a74 <_dtoa_r+0xb74>
  404272:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  404276:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40427a:	f103 0501 	add.w	r5, r3, #1
  40427e:	d0f5      	beq.n	40426c <_dtoa_r+0x36c>
  404280:	f108 0801 	add.w	r8, r8, #1
  404284:	f883 8000 	strb.w	r8, [r3]
  404288:	4649      	mov	r1, r9
  40428a:	4620      	mov	r0, r4
  40428c:	f001 fe5e 	bl	405f4c <_Bfree>
  404290:	2200      	movs	r2, #0
  404292:	9b02      	ldr	r3, [sp, #8]
  404294:	702a      	strb	r2, [r5, #0]
  404296:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404298:	3301      	adds	r3, #1
  40429a:	6013      	str	r3, [r2, #0]
  40429c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40429e:	2b00      	cmp	r3, #0
  4042a0:	f000 839e 	beq.w	4049e0 <_dtoa_r+0xae0>
  4042a4:	9804      	ldr	r0, [sp, #16]
  4042a6:	601d      	str	r5, [r3, #0]
  4042a8:	b01b      	add	sp, #108	; 0x6c
  4042aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042ae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4042b0:	2a00      	cmp	r2, #0
  4042b2:	d03e      	beq.n	404332 <_dtoa_r+0x432>
  4042b4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4042b6:	2a01      	cmp	r2, #1
  4042b8:	f340 8311 	ble.w	4048de <_dtoa_r+0x9de>
  4042bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4042be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4042c0:	1e5f      	subs	r7, r3, #1
  4042c2:	42ba      	cmp	r2, r7
  4042c4:	f2c0 838f 	blt.w	4049e6 <_dtoa_r+0xae6>
  4042c8:	1bd7      	subs	r7, r2, r7
  4042ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4042cc:	2b00      	cmp	r3, #0
  4042ce:	f2c0 848b 	blt.w	404be8 <_dtoa_r+0xce8>
  4042d2:	9d08      	ldr	r5, [sp, #32]
  4042d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4042d6:	9a08      	ldr	r2, [sp, #32]
  4042d8:	441a      	add	r2, r3
  4042da:	9208      	str	r2, [sp, #32]
  4042dc:	9a06      	ldr	r2, [sp, #24]
  4042de:	2101      	movs	r1, #1
  4042e0:	441a      	add	r2, r3
  4042e2:	4620      	mov	r0, r4
  4042e4:	9206      	str	r2, [sp, #24]
  4042e6:	f001 fecb 	bl	406080 <__i2b>
  4042ea:	4606      	mov	r6, r0
  4042ec:	e024      	b.n	404338 <_dtoa_r+0x438>
  4042ee:	2301      	movs	r3, #1
  4042f0:	930e      	str	r3, [sp, #56]	; 0x38
  4042f2:	e6af      	b.n	404054 <_dtoa_r+0x154>
  4042f4:	9a08      	ldr	r2, [sp, #32]
  4042f6:	9b02      	ldr	r3, [sp, #8]
  4042f8:	1ad2      	subs	r2, r2, r3
  4042fa:	425b      	negs	r3, r3
  4042fc:	930c      	str	r3, [sp, #48]	; 0x30
  4042fe:	2300      	movs	r3, #0
  404300:	9208      	str	r2, [sp, #32]
  404302:	930d      	str	r3, [sp, #52]	; 0x34
  404304:	e6b8      	b.n	404078 <_dtoa_r+0x178>
  404306:	f1c7 0301 	rsb	r3, r7, #1
  40430a:	9308      	str	r3, [sp, #32]
  40430c:	2300      	movs	r3, #0
  40430e:	9306      	str	r3, [sp, #24]
  404310:	e6a7      	b.n	404062 <_dtoa_r+0x162>
  404312:	9d02      	ldr	r5, [sp, #8]
  404314:	4628      	mov	r0, r5
  404316:	f002 feb7 	bl	407088 <__aeabi_i2d>
  40431a:	4602      	mov	r2, r0
  40431c:	460b      	mov	r3, r1
  40431e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404322:	f003 f97f 	bl	407624 <__aeabi_dcmpeq>
  404326:	2800      	cmp	r0, #0
  404328:	f47f ae80 	bne.w	40402c <_dtoa_r+0x12c>
  40432c:	1e6b      	subs	r3, r5, #1
  40432e:	9302      	str	r3, [sp, #8]
  404330:	e67c      	b.n	40402c <_dtoa_r+0x12c>
  404332:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404334:	9d08      	ldr	r5, [sp, #32]
  404336:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  404338:	2d00      	cmp	r5, #0
  40433a:	dd0c      	ble.n	404356 <_dtoa_r+0x456>
  40433c:	9906      	ldr	r1, [sp, #24]
  40433e:	2900      	cmp	r1, #0
  404340:	460b      	mov	r3, r1
  404342:	dd08      	ble.n	404356 <_dtoa_r+0x456>
  404344:	42a9      	cmp	r1, r5
  404346:	9a08      	ldr	r2, [sp, #32]
  404348:	bfa8      	it	ge
  40434a:	462b      	movge	r3, r5
  40434c:	1ad2      	subs	r2, r2, r3
  40434e:	1aed      	subs	r5, r5, r3
  404350:	1acb      	subs	r3, r1, r3
  404352:	9208      	str	r2, [sp, #32]
  404354:	9306      	str	r3, [sp, #24]
  404356:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404358:	b1d3      	cbz	r3, 404390 <_dtoa_r+0x490>
  40435a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40435c:	2b00      	cmp	r3, #0
  40435e:	f000 82b7 	beq.w	4048d0 <_dtoa_r+0x9d0>
  404362:	2f00      	cmp	r7, #0
  404364:	dd10      	ble.n	404388 <_dtoa_r+0x488>
  404366:	4631      	mov	r1, r6
  404368:	463a      	mov	r2, r7
  40436a:	4620      	mov	r0, r4
  40436c:	f001 ff24 	bl	4061b8 <__pow5mult>
  404370:	464a      	mov	r2, r9
  404372:	4601      	mov	r1, r0
  404374:	4606      	mov	r6, r0
  404376:	4620      	mov	r0, r4
  404378:	f001 fe8c 	bl	406094 <__multiply>
  40437c:	4649      	mov	r1, r9
  40437e:	4680      	mov	r8, r0
  404380:	4620      	mov	r0, r4
  404382:	f001 fde3 	bl	405f4c <_Bfree>
  404386:	46c1      	mov	r9, r8
  404388:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40438a:	1bda      	subs	r2, r3, r7
  40438c:	f040 82a1 	bne.w	4048d2 <_dtoa_r+0x9d2>
  404390:	2101      	movs	r1, #1
  404392:	4620      	mov	r0, r4
  404394:	f001 fe74 	bl	406080 <__i2b>
  404398:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40439a:	2b00      	cmp	r3, #0
  40439c:	4680      	mov	r8, r0
  40439e:	dd1c      	ble.n	4043da <_dtoa_r+0x4da>
  4043a0:	4601      	mov	r1, r0
  4043a2:	461a      	mov	r2, r3
  4043a4:	4620      	mov	r0, r4
  4043a6:	f001 ff07 	bl	4061b8 <__pow5mult>
  4043aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4043ac:	2b01      	cmp	r3, #1
  4043ae:	4680      	mov	r8, r0
  4043b0:	f340 8254 	ble.w	40485c <_dtoa_r+0x95c>
  4043b4:	2300      	movs	r3, #0
  4043b6:	930c      	str	r3, [sp, #48]	; 0x30
  4043b8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4043bc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4043c0:	6918      	ldr	r0, [r3, #16]
  4043c2:	f001 fe0d 	bl	405fe0 <__hi0bits>
  4043c6:	f1c0 0020 	rsb	r0, r0, #32
  4043ca:	e010      	b.n	4043ee <_dtoa_r+0x4ee>
  4043cc:	f1c3 0520 	rsb	r5, r3, #32
  4043d0:	fa0a f005 	lsl.w	r0, sl, r5
  4043d4:	e674      	b.n	4040c0 <_dtoa_r+0x1c0>
  4043d6:	900e      	str	r0, [sp, #56]	; 0x38
  4043d8:	e63c      	b.n	404054 <_dtoa_r+0x154>
  4043da:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4043dc:	2b01      	cmp	r3, #1
  4043de:	f340 8287 	ble.w	4048f0 <_dtoa_r+0x9f0>
  4043e2:	2300      	movs	r3, #0
  4043e4:	930c      	str	r3, [sp, #48]	; 0x30
  4043e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4043e8:	2001      	movs	r0, #1
  4043ea:	2b00      	cmp	r3, #0
  4043ec:	d1e4      	bne.n	4043b8 <_dtoa_r+0x4b8>
  4043ee:	9a06      	ldr	r2, [sp, #24]
  4043f0:	4410      	add	r0, r2
  4043f2:	f010 001f 	ands.w	r0, r0, #31
  4043f6:	f000 80a1 	beq.w	40453c <_dtoa_r+0x63c>
  4043fa:	f1c0 0320 	rsb	r3, r0, #32
  4043fe:	2b04      	cmp	r3, #4
  404400:	f340 849e 	ble.w	404d40 <_dtoa_r+0xe40>
  404404:	9b08      	ldr	r3, [sp, #32]
  404406:	f1c0 001c 	rsb	r0, r0, #28
  40440a:	4403      	add	r3, r0
  40440c:	9308      	str	r3, [sp, #32]
  40440e:	4613      	mov	r3, r2
  404410:	4403      	add	r3, r0
  404412:	4405      	add	r5, r0
  404414:	9306      	str	r3, [sp, #24]
  404416:	9b08      	ldr	r3, [sp, #32]
  404418:	2b00      	cmp	r3, #0
  40441a:	dd05      	ble.n	404428 <_dtoa_r+0x528>
  40441c:	4649      	mov	r1, r9
  40441e:	461a      	mov	r2, r3
  404420:	4620      	mov	r0, r4
  404422:	f001 ff19 	bl	406258 <__lshift>
  404426:	4681      	mov	r9, r0
  404428:	9b06      	ldr	r3, [sp, #24]
  40442a:	2b00      	cmp	r3, #0
  40442c:	dd05      	ble.n	40443a <_dtoa_r+0x53a>
  40442e:	4641      	mov	r1, r8
  404430:	461a      	mov	r2, r3
  404432:	4620      	mov	r0, r4
  404434:	f001 ff10 	bl	406258 <__lshift>
  404438:	4680      	mov	r8, r0
  40443a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40443c:	2b00      	cmp	r3, #0
  40443e:	f040 8086 	bne.w	40454e <_dtoa_r+0x64e>
  404442:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404444:	2b00      	cmp	r3, #0
  404446:	f340 8266 	ble.w	404916 <_dtoa_r+0xa16>
  40444a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40444c:	2b00      	cmp	r3, #0
  40444e:	f000 8098 	beq.w	404582 <_dtoa_r+0x682>
  404452:	2d00      	cmp	r5, #0
  404454:	dd05      	ble.n	404462 <_dtoa_r+0x562>
  404456:	4631      	mov	r1, r6
  404458:	462a      	mov	r2, r5
  40445a:	4620      	mov	r0, r4
  40445c:	f001 fefc 	bl	406258 <__lshift>
  404460:	4606      	mov	r6, r0
  404462:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404464:	2b00      	cmp	r3, #0
  404466:	f040 8337 	bne.w	404ad8 <_dtoa_r+0xbd8>
  40446a:	9606      	str	r6, [sp, #24]
  40446c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40446e:	9a04      	ldr	r2, [sp, #16]
  404470:	f8dd b018 	ldr.w	fp, [sp, #24]
  404474:	3b01      	subs	r3, #1
  404476:	18d3      	adds	r3, r2, r3
  404478:	930b      	str	r3, [sp, #44]	; 0x2c
  40447a:	f00a 0301 	and.w	r3, sl, #1
  40447e:	930c      	str	r3, [sp, #48]	; 0x30
  404480:	4617      	mov	r7, r2
  404482:	46c2      	mov	sl, r8
  404484:	4651      	mov	r1, sl
  404486:	4648      	mov	r0, r9
  404488:	f7ff fca6 	bl	403dd8 <quorem>
  40448c:	4631      	mov	r1, r6
  40448e:	4605      	mov	r5, r0
  404490:	4648      	mov	r0, r9
  404492:	f001 ff33 	bl	4062fc <__mcmp>
  404496:	465a      	mov	r2, fp
  404498:	900a      	str	r0, [sp, #40]	; 0x28
  40449a:	4651      	mov	r1, sl
  40449c:	4620      	mov	r0, r4
  40449e:	f001 ff49 	bl	406334 <__mdiff>
  4044a2:	68c2      	ldr	r2, [r0, #12]
  4044a4:	4680      	mov	r8, r0
  4044a6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4044aa:	2a00      	cmp	r2, #0
  4044ac:	f040 822b 	bne.w	404906 <_dtoa_r+0xa06>
  4044b0:	4601      	mov	r1, r0
  4044b2:	4648      	mov	r0, r9
  4044b4:	9308      	str	r3, [sp, #32]
  4044b6:	f001 ff21 	bl	4062fc <__mcmp>
  4044ba:	4641      	mov	r1, r8
  4044bc:	9006      	str	r0, [sp, #24]
  4044be:	4620      	mov	r0, r4
  4044c0:	f001 fd44 	bl	405f4c <_Bfree>
  4044c4:	9a06      	ldr	r2, [sp, #24]
  4044c6:	9b08      	ldr	r3, [sp, #32]
  4044c8:	b932      	cbnz	r2, 4044d8 <_dtoa_r+0x5d8>
  4044ca:	9924      	ldr	r1, [sp, #144]	; 0x90
  4044cc:	b921      	cbnz	r1, 4044d8 <_dtoa_r+0x5d8>
  4044ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4044d0:	2a00      	cmp	r2, #0
  4044d2:	f000 83ef 	beq.w	404cb4 <_dtoa_r+0xdb4>
  4044d6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4044d8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4044da:	2900      	cmp	r1, #0
  4044dc:	f2c0 829f 	blt.w	404a1e <_dtoa_r+0xb1e>
  4044e0:	d105      	bne.n	4044ee <_dtoa_r+0x5ee>
  4044e2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4044e4:	b919      	cbnz	r1, 4044ee <_dtoa_r+0x5ee>
  4044e6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4044e8:	2900      	cmp	r1, #0
  4044ea:	f000 8298 	beq.w	404a1e <_dtoa_r+0xb1e>
  4044ee:	2a00      	cmp	r2, #0
  4044f0:	f300 8306 	bgt.w	404b00 <_dtoa_r+0xc00>
  4044f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4044f6:	703b      	strb	r3, [r7, #0]
  4044f8:	f107 0801 	add.w	r8, r7, #1
  4044fc:	4297      	cmp	r7, r2
  4044fe:	4645      	mov	r5, r8
  404500:	f000 830c 	beq.w	404b1c <_dtoa_r+0xc1c>
  404504:	4649      	mov	r1, r9
  404506:	2300      	movs	r3, #0
  404508:	220a      	movs	r2, #10
  40450a:	4620      	mov	r0, r4
  40450c:	f001 fd28 	bl	405f60 <__multadd>
  404510:	455e      	cmp	r6, fp
  404512:	4681      	mov	r9, r0
  404514:	4631      	mov	r1, r6
  404516:	f04f 0300 	mov.w	r3, #0
  40451a:	f04f 020a 	mov.w	r2, #10
  40451e:	4620      	mov	r0, r4
  404520:	f000 81eb 	beq.w	4048fa <_dtoa_r+0x9fa>
  404524:	f001 fd1c 	bl	405f60 <__multadd>
  404528:	4659      	mov	r1, fp
  40452a:	4606      	mov	r6, r0
  40452c:	2300      	movs	r3, #0
  40452e:	220a      	movs	r2, #10
  404530:	4620      	mov	r0, r4
  404532:	f001 fd15 	bl	405f60 <__multadd>
  404536:	4647      	mov	r7, r8
  404538:	4683      	mov	fp, r0
  40453a:	e7a3      	b.n	404484 <_dtoa_r+0x584>
  40453c:	201c      	movs	r0, #28
  40453e:	9b08      	ldr	r3, [sp, #32]
  404540:	4403      	add	r3, r0
  404542:	9308      	str	r3, [sp, #32]
  404544:	9b06      	ldr	r3, [sp, #24]
  404546:	4403      	add	r3, r0
  404548:	4405      	add	r5, r0
  40454a:	9306      	str	r3, [sp, #24]
  40454c:	e763      	b.n	404416 <_dtoa_r+0x516>
  40454e:	4641      	mov	r1, r8
  404550:	4648      	mov	r0, r9
  404552:	f001 fed3 	bl	4062fc <__mcmp>
  404556:	2800      	cmp	r0, #0
  404558:	f6bf af73 	bge.w	404442 <_dtoa_r+0x542>
  40455c:	9f02      	ldr	r7, [sp, #8]
  40455e:	4649      	mov	r1, r9
  404560:	2300      	movs	r3, #0
  404562:	220a      	movs	r2, #10
  404564:	4620      	mov	r0, r4
  404566:	3f01      	subs	r7, #1
  404568:	9702      	str	r7, [sp, #8]
  40456a:	f001 fcf9 	bl	405f60 <__multadd>
  40456e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404570:	4681      	mov	r9, r0
  404572:	2b00      	cmp	r3, #0
  404574:	f040 83b6 	bne.w	404ce4 <_dtoa_r+0xde4>
  404578:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40457a:	2b00      	cmp	r3, #0
  40457c:	f340 83bf 	ble.w	404cfe <_dtoa_r+0xdfe>
  404580:	930a      	str	r3, [sp, #40]	; 0x28
  404582:	f8dd b010 	ldr.w	fp, [sp, #16]
  404586:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404588:	465d      	mov	r5, fp
  40458a:	e002      	b.n	404592 <_dtoa_r+0x692>
  40458c:	f001 fce8 	bl	405f60 <__multadd>
  404590:	4681      	mov	r9, r0
  404592:	4641      	mov	r1, r8
  404594:	4648      	mov	r0, r9
  404596:	f7ff fc1f 	bl	403dd8 <quorem>
  40459a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40459e:	f805 ab01 	strb.w	sl, [r5], #1
  4045a2:	eba5 030b 	sub.w	r3, r5, fp
  4045a6:	42bb      	cmp	r3, r7
  4045a8:	f04f 020a 	mov.w	r2, #10
  4045ac:	f04f 0300 	mov.w	r3, #0
  4045b0:	4649      	mov	r1, r9
  4045b2:	4620      	mov	r0, r4
  4045b4:	dbea      	blt.n	40458c <_dtoa_r+0x68c>
  4045b6:	9b04      	ldr	r3, [sp, #16]
  4045b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4045ba:	2a01      	cmp	r2, #1
  4045bc:	bfac      	ite	ge
  4045be:	189b      	addge	r3, r3, r2
  4045c0:	3301      	addlt	r3, #1
  4045c2:	461d      	mov	r5, r3
  4045c4:	f04f 0b00 	mov.w	fp, #0
  4045c8:	4649      	mov	r1, r9
  4045ca:	2201      	movs	r2, #1
  4045cc:	4620      	mov	r0, r4
  4045ce:	f001 fe43 	bl	406258 <__lshift>
  4045d2:	4641      	mov	r1, r8
  4045d4:	4681      	mov	r9, r0
  4045d6:	f001 fe91 	bl	4062fc <__mcmp>
  4045da:	2800      	cmp	r0, #0
  4045dc:	f340 823d 	ble.w	404a5a <_dtoa_r+0xb5a>
  4045e0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4045e4:	9904      	ldr	r1, [sp, #16]
  4045e6:	1e6b      	subs	r3, r5, #1
  4045e8:	e004      	b.n	4045f4 <_dtoa_r+0x6f4>
  4045ea:	428b      	cmp	r3, r1
  4045ec:	f000 81ae 	beq.w	40494c <_dtoa_r+0xa4c>
  4045f0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4045f4:	2a39      	cmp	r2, #57	; 0x39
  4045f6:	f103 0501 	add.w	r5, r3, #1
  4045fa:	d0f6      	beq.n	4045ea <_dtoa_r+0x6ea>
  4045fc:	3201      	adds	r2, #1
  4045fe:	701a      	strb	r2, [r3, #0]
  404600:	4641      	mov	r1, r8
  404602:	4620      	mov	r0, r4
  404604:	f001 fca2 	bl	405f4c <_Bfree>
  404608:	2e00      	cmp	r6, #0
  40460a:	f43f ae3d 	beq.w	404288 <_dtoa_r+0x388>
  40460e:	f1bb 0f00 	cmp.w	fp, #0
  404612:	d005      	beq.n	404620 <_dtoa_r+0x720>
  404614:	45b3      	cmp	fp, r6
  404616:	d003      	beq.n	404620 <_dtoa_r+0x720>
  404618:	4659      	mov	r1, fp
  40461a:	4620      	mov	r0, r4
  40461c:	f001 fc96 	bl	405f4c <_Bfree>
  404620:	4631      	mov	r1, r6
  404622:	4620      	mov	r0, r4
  404624:	f001 fc92 	bl	405f4c <_Bfree>
  404628:	e62e      	b.n	404288 <_dtoa_r+0x388>
  40462a:	2300      	movs	r3, #0
  40462c:	930b      	str	r3, [sp, #44]	; 0x2c
  40462e:	9b02      	ldr	r3, [sp, #8]
  404630:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404632:	4413      	add	r3, r2
  404634:	930f      	str	r3, [sp, #60]	; 0x3c
  404636:	3301      	adds	r3, #1
  404638:	2b01      	cmp	r3, #1
  40463a:	461f      	mov	r7, r3
  40463c:	461e      	mov	r6, r3
  40463e:	930a      	str	r3, [sp, #40]	; 0x28
  404640:	bfb8      	it	lt
  404642:	2701      	movlt	r7, #1
  404644:	2100      	movs	r1, #0
  404646:	2f17      	cmp	r7, #23
  404648:	6461      	str	r1, [r4, #68]	; 0x44
  40464a:	d90a      	bls.n	404662 <_dtoa_r+0x762>
  40464c:	2201      	movs	r2, #1
  40464e:	2304      	movs	r3, #4
  404650:	005b      	lsls	r3, r3, #1
  404652:	f103 0014 	add.w	r0, r3, #20
  404656:	4287      	cmp	r7, r0
  404658:	4611      	mov	r1, r2
  40465a:	f102 0201 	add.w	r2, r2, #1
  40465e:	d2f7      	bcs.n	404650 <_dtoa_r+0x750>
  404660:	6461      	str	r1, [r4, #68]	; 0x44
  404662:	4620      	mov	r0, r4
  404664:	f001 fc4c 	bl	405f00 <_Balloc>
  404668:	2e0e      	cmp	r6, #14
  40466a:	9004      	str	r0, [sp, #16]
  40466c:	6420      	str	r0, [r4, #64]	; 0x40
  40466e:	f63f ad41 	bhi.w	4040f4 <_dtoa_r+0x1f4>
  404672:	2d00      	cmp	r5, #0
  404674:	f43f ad3e 	beq.w	4040f4 <_dtoa_r+0x1f4>
  404678:	9902      	ldr	r1, [sp, #8]
  40467a:	2900      	cmp	r1, #0
  40467c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  404680:	f340 8202 	ble.w	404a88 <_dtoa_r+0xb88>
  404684:	4bb8      	ldr	r3, [pc, #736]	; (404968 <_dtoa_r+0xa68>)
  404686:	f001 020f 	and.w	r2, r1, #15
  40468a:	110d      	asrs	r5, r1, #4
  40468c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404690:	06e9      	lsls	r1, r5, #27
  404692:	e9d3 6700 	ldrd	r6, r7, [r3]
  404696:	f140 81ae 	bpl.w	4049f6 <_dtoa_r+0xaf6>
  40469a:	4bb4      	ldr	r3, [pc, #720]	; (40496c <_dtoa_r+0xa6c>)
  40469c:	4650      	mov	r0, sl
  40469e:	4659      	mov	r1, fp
  4046a0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4046a4:	f002 fe80 	bl	4073a8 <__aeabi_ddiv>
  4046a8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4046ac:	f005 050f 	and.w	r5, r5, #15
  4046b0:	f04f 0a03 	mov.w	sl, #3
  4046b4:	b18d      	cbz	r5, 4046da <_dtoa_r+0x7da>
  4046b6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40496c <_dtoa_r+0xa6c>
  4046ba:	07ea      	lsls	r2, r5, #31
  4046bc:	d509      	bpl.n	4046d2 <_dtoa_r+0x7d2>
  4046be:	4630      	mov	r0, r6
  4046c0:	4639      	mov	r1, r7
  4046c2:	e9d8 2300 	ldrd	r2, r3, [r8]
  4046c6:	f002 fd45 	bl	407154 <__aeabi_dmul>
  4046ca:	f10a 0a01 	add.w	sl, sl, #1
  4046ce:	4606      	mov	r6, r0
  4046d0:	460f      	mov	r7, r1
  4046d2:	106d      	asrs	r5, r5, #1
  4046d4:	f108 0808 	add.w	r8, r8, #8
  4046d8:	d1ef      	bne.n	4046ba <_dtoa_r+0x7ba>
  4046da:	463b      	mov	r3, r7
  4046dc:	4632      	mov	r2, r6
  4046de:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4046e2:	f002 fe61 	bl	4073a8 <__aeabi_ddiv>
  4046e6:	4607      	mov	r7, r0
  4046e8:	4688      	mov	r8, r1
  4046ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4046ec:	b143      	cbz	r3, 404700 <_dtoa_r+0x800>
  4046ee:	2200      	movs	r2, #0
  4046f0:	4b9f      	ldr	r3, [pc, #636]	; (404970 <_dtoa_r+0xa70>)
  4046f2:	4638      	mov	r0, r7
  4046f4:	4641      	mov	r1, r8
  4046f6:	f002 ff9f 	bl	407638 <__aeabi_dcmplt>
  4046fa:	2800      	cmp	r0, #0
  4046fc:	f040 8286 	bne.w	404c0c <_dtoa_r+0xd0c>
  404700:	4650      	mov	r0, sl
  404702:	f002 fcc1 	bl	407088 <__aeabi_i2d>
  404706:	463a      	mov	r2, r7
  404708:	4643      	mov	r3, r8
  40470a:	f002 fd23 	bl	407154 <__aeabi_dmul>
  40470e:	4b99      	ldr	r3, [pc, #612]	; (404974 <_dtoa_r+0xa74>)
  404710:	2200      	movs	r2, #0
  404712:	f002 fb6d 	bl	406df0 <__adddf3>
  404716:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404718:	4605      	mov	r5, r0
  40471a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40471e:	2b00      	cmp	r3, #0
  404720:	f000 813e 	beq.w	4049a0 <_dtoa_r+0xaa0>
  404724:	9b02      	ldr	r3, [sp, #8]
  404726:	9315      	str	r3, [sp, #84]	; 0x54
  404728:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40472a:	9312      	str	r3, [sp, #72]	; 0x48
  40472c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40472e:	2b00      	cmp	r3, #0
  404730:	f000 81fa 	beq.w	404b28 <_dtoa_r+0xc28>
  404734:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404736:	4b8c      	ldr	r3, [pc, #560]	; (404968 <_dtoa_r+0xa68>)
  404738:	498f      	ldr	r1, [pc, #572]	; (404978 <_dtoa_r+0xa78>)
  40473a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40473e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  404742:	2000      	movs	r0, #0
  404744:	f002 fe30 	bl	4073a8 <__aeabi_ddiv>
  404748:	462a      	mov	r2, r5
  40474a:	4633      	mov	r3, r6
  40474c:	f002 fb4e 	bl	406dec <__aeabi_dsub>
  404750:	4682      	mov	sl, r0
  404752:	468b      	mov	fp, r1
  404754:	4638      	mov	r0, r7
  404756:	4641      	mov	r1, r8
  404758:	f002 ffac 	bl	4076b4 <__aeabi_d2iz>
  40475c:	4605      	mov	r5, r0
  40475e:	f002 fc93 	bl	407088 <__aeabi_i2d>
  404762:	4602      	mov	r2, r0
  404764:	460b      	mov	r3, r1
  404766:	4638      	mov	r0, r7
  404768:	4641      	mov	r1, r8
  40476a:	f002 fb3f 	bl	406dec <__aeabi_dsub>
  40476e:	3530      	adds	r5, #48	; 0x30
  404770:	fa5f f885 	uxtb.w	r8, r5
  404774:	9d04      	ldr	r5, [sp, #16]
  404776:	4606      	mov	r6, r0
  404778:	460f      	mov	r7, r1
  40477a:	f885 8000 	strb.w	r8, [r5]
  40477e:	4602      	mov	r2, r0
  404780:	460b      	mov	r3, r1
  404782:	4650      	mov	r0, sl
  404784:	4659      	mov	r1, fp
  404786:	3501      	adds	r5, #1
  404788:	f002 ff74 	bl	407674 <__aeabi_dcmpgt>
  40478c:	2800      	cmp	r0, #0
  40478e:	d154      	bne.n	40483a <_dtoa_r+0x93a>
  404790:	4632      	mov	r2, r6
  404792:	463b      	mov	r3, r7
  404794:	2000      	movs	r0, #0
  404796:	4976      	ldr	r1, [pc, #472]	; (404970 <_dtoa_r+0xa70>)
  404798:	f002 fb28 	bl	406dec <__aeabi_dsub>
  40479c:	4602      	mov	r2, r0
  40479e:	460b      	mov	r3, r1
  4047a0:	4650      	mov	r0, sl
  4047a2:	4659      	mov	r1, fp
  4047a4:	f002 ff66 	bl	407674 <__aeabi_dcmpgt>
  4047a8:	2800      	cmp	r0, #0
  4047aa:	f040 8270 	bne.w	404c8e <_dtoa_r+0xd8e>
  4047ae:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4047b0:	2a01      	cmp	r2, #1
  4047b2:	f000 8111 	beq.w	4049d8 <_dtoa_r+0xad8>
  4047b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4047b8:	9a04      	ldr	r2, [sp, #16]
  4047ba:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4047be:	4413      	add	r3, r2
  4047c0:	4699      	mov	r9, r3
  4047c2:	e00d      	b.n	4047e0 <_dtoa_r+0x8e0>
  4047c4:	2000      	movs	r0, #0
  4047c6:	496a      	ldr	r1, [pc, #424]	; (404970 <_dtoa_r+0xa70>)
  4047c8:	f002 fb10 	bl	406dec <__aeabi_dsub>
  4047cc:	4652      	mov	r2, sl
  4047ce:	465b      	mov	r3, fp
  4047d0:	f002 ff32 	bl	407638 <__aeabi_dcmplt>
  4047d4:	2800      	cmp	r0, #0
  4047d6:	f040 8258 	bne.w	404c8a <_dtoa_r+0xd8a>
  4047da:	454d      	cmp	r5, r9
  4047dc:	f000 80fa 	beq.w	4049d4 <_dtoa_r+0xad4>
  4047e0:	4650      	mov	r0, sl
  4047e2:	4659      	mov	r1, fp
  4047e4:	2200      	movs	r2, #0
  4047e6:	4b65      	ldr	r3, [pc, #404]	; (40497c <_dtoa_r+0xa7c>)
  4047e8:	f002 fcb4 	bl	407154 <__aeabi_dmul>
  4047ec:	2200      	movs	r2, #0
  4047ee:	4b63      	ldr	r3, [pc, #396]	; (40497c <_dtoa_r+0xa7c>)
  4047f0:	4682      	mov	sl, r0
  4047f2:	468b      	mov	fp, r1
  4047f4:	4630      	mov	r0, r6
  4047f6:	4639      	mov	r1, r7
  4047f8:	f002 fcac 	bl	407154 <__aeabi_dmul>
  4047fc:	460f      	mov	r7, r1
  4047fe:	4606      	mov	r6, r0
  404800:	f002 ff58 	bl	4076b4 <__aeabi_d2iz>
  404804:	4680      	mov	r8, r0
  404806:	f002 fc3f 	bl	407088 <__aeabi_i2d>
  40480a:	4602      	mov	r2, r0
  40480c:	460b      	mov	r3, r1
  40480e:	4630      	mov	r0, r6
  404810:	4639      	mov	r1, r7
  404812:	f002 faeb 	bl	406dec <__aeabi_dsub>
  404816:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40481a:	fa5f f888 	uxtb.w	r8, r8
  40481e:	4652      	mov	r2, sl
  404820:	465b      	mov	r3, fp
  404822:	f805 8b01 	strb.w	r8, [r5], #1
  404826:	4606      	mov	r6, r0
  404828:	460f      	mov	r7, r1
  40482a:	f002 ff05 	bl	407638 <__aeabi_dcmplt>
  40482e:	4632      	mov	r2, r6
  404830:	463b      	mov	r3, r7
  404832:	2800      	cmp	r0, #0
  404834:	d0c6      	beq.n	4047c4 <_dtoa_r+0x8c4>
  404836:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40483a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40483c:	9302      	str	r3, [sp, #8]
  40483e:	e523      	b.n	404288 <_dtoa_r+0x388>
  404840:	2300      	movs	r3, #0
  404842:	930b      	str	r3, [sp, #44]	; 0x2c
  404844:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404846:	2b00      	cmp	r3, #0
  404848:	f340 80dc 	ble.w	404a04 <_dtoa_r+0xb04>
  40484c:	461f      	mov	r7, r3
  40484e:	461e      	mov	r6, r3
  404850:	930f      	str	r3, [sp, #60]	; 0x3c
  404852:	930a      	str	r3, [sp, #40]	; 0x28
  404854:	e6f6      	b.n	404644 <_dtoa_r+0x744>
  404856:	2301      	movs	r3, #1
  404858:	930b      	str	r3, [sp, #44]	; 0x2c
  40485a:	e7f3      	b.n	404844 <_dtoa_r+0x944>
  40485c:	f1ba 0f00 	cmp.w	sl, #0
  404860:	f47f ada8 	bne.w	4043b4 <_dtoa_r+0x4b4>
  404864:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404868:	2b00      	cmp	r3, #0
  40486a:	f47f adba 	bne.w	4043e2 <_dtoa_r+0x4e2>
  40486e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  404872:	0d3f      	lsrs	r7, r7, #20
  404874:	053f      	lsls	r7, r7, #20
  404876:	2f00      	cmp	r7, #0
  404878:	f000 820d 	beq.w	404c96 <_dtoa_r+0xd96>
  40487c:	9b08      	ldr	r3, [sp, #32]
  40487e:	3301      	adds	r3, #1
  404880:	9308      	str	r3, [sp, #32]
  404882:	9b06      	ldr	r3, [sp, #24]
  404884:	3301      	adds	r3, #1
  404886:	9306      	str	r3, [sp, #24]
  404888:	2301      	movs	r3, #1
  40488a:	930c      	str	r3, [sp, #48]	; 0x30
  40488c:	e5ab      	b.n	4043e6 <_dtoa_r+0x4e6>
  40488e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404890:	2b00      	cmp	r3, #0
  404892:	f73f ac42 	bgt.w	40411a <_dtoa_r+0x21a>
  404896:	f040 8221 	bne.w	404cdc <_dtoa_r+0xddc>
  40489a:	2200      	movs	r2, #0
  40489c:	4b38      	ldr	r3, [pc, #224]	; (404980 <_dtoa_r+0xa80>)
  40489e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4048a2:	f002 fc57 	bl	407154 <__aeabi_dmul>
  4048a6:	4652      	mov	r2, sl
  4048a8:	465b      	mov	r3, fp
  4048aa:	f002 fed9 	bl	407660 <__aeabi_dcmpge>
  4048ae:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4048b2:	4646      	mov	r6, r8
  4048b4:	2800      	cmp	r0, #0
  4048b6:	d041      	beq.n	40493c <_dtoa_r+0xa3c>
  4048b8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4048ba:	9d04      	ldr	r5, [sp, #16]
  4048bc:	43db      	mvns	r3, r3
  4048be:	9302      	str	r3, [sp, #8]
  4048c0:	4641      	mov	r1, r8
  4048c2:	4620      	mov	r0, r4
  4048c4:	f001 fb42 	bl	405f4c <_Bfree>
  4048c8:	2e00      	cmp	r6, #0
  4048ca:	f43f acdd 	beq.w	404288 <_dtoa_r+0x388>
  4048ce:	e6a7      	b.n	404620 <_dtoa_r+0x720>
  4048d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4048d2:	4649      	mov	r1, r9
  4048d4:	4620      	mov	r0, r4
  4048d6:	f001 fc6f 	bl	4061b8 <__pow5mult>
  4048da:	4681      	mov	r9, r0
  4048dc:	e558      	b.n	404390 <_dtoa_r+0x490>
  4048de:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4048e0:	2a00      	cmp	r2, #0
  4048e2:	f000 8187 	beq.w	404bf4 <_dtoa_r+0xcf4>
  4048e6:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4048ea:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4048ec:	9d08      	ldr	r5, [sp, #32]
  4048ee:	e4f2      	b.n	4042d6 <_dtoa_r+0x3d6>
  4048f0:	f1ba 0f00 	cmp.w	sl, #0
  4048f4:	f47f ad75 	bne.w	4043e2 <_dtoa_r+0x4e2>
  4048f8:	e7b4      	b.n	404864 <_dtoa_r+0x964>
  4048fa:	f001 fb31 	bl	405f60 <__multadd>
  4048fe:	4647      	mov	r7, r8
  404900:	4606      	mov	r6, r0
  404902:	4683      	mov	fp, r0
  404904:	e5be      	b.n	404484 <_dtoa_r+0x584>
  404906:	4601      	mov	r1, r0
  404908:	4620      	mov	r0, r4
  40490a:	9306      	str	r3, [sp, #24]
  40490c:	f001 fb1e 	bl	405f4c <_Bfree>
  404910:	2201      	movs	r2, #1
  404912:	9b06      	ldr	r3, [sp, #24]
  404914:	e5e0      	b.n	4044d8 <_dtoa_r+0x5d8>
  404916:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404918:	2b02      	cmp	r3, #2
  40491a:	f77f ad96 	ble.w	40444a <_dtoa_r+0x54a>
  40491e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404920:	2b00      	cmp	r3, #0
  404922:	d1c9      	bne.n	4048b8 <_dtoa_r+0x9b8>
  404924:	4641      	mov	r1, r8
  404926:	2205      	movs	r2, #5
  404928:	4620      	mov	r0, r4
  40492a:	f001 fb19 	bl	405f60 <__multadd>
  40492e:	4601      	mov	r1, r0
  404930:	4680      	mov	r8, r0
  404932:	4648      	mov	r0, r9
  404934:	f001 fce2 	bl	4062fc <__mcmp>
  404938:	2800      	cmp	r0, #0
  40493a:	ddbd      	ble.n	4048b8 <_dtoa_r+0x9b8>
  40493c:	9a02      	ldr	r2, [sp, #8]
  40493e:	9904      	ldr	r1, [sp, #16]
  404940:	2331      	movs	r3, #49	; 0x31
  404942:	3201      	adds	r2, #1
  404944:	9202      	str	r2, [sp, #8]
  404946:	700b      	strb	r3, [r1, #0]
  404948:	1c4d      	adds	r5, r1, #1
  40494a:	e7b9      	b.n	4048c0 <_dtoa_r+0x9c0>
  40494c:	9a02      	ldr	r2, [sp, #8]
  40494e:	3201      	adds	r2, #1
  404950:	9202      	str	r2, [sp, #8]
  404952:	9a04      	ldr	r2, [sp, #16]
  404954:	2331      	movs	r3, #49	; 0x31
  404956:	7013      	strb	r3, [r2, #0]
  404958:	e652      	b.n	404600 <_dtoa_r+0x700>
  40495a:	2301      	movs	r3, #1
  40495c:	930b      	str	r3, [sp, #44]	; 0x2c
  40495e:	e666      	b.n	40462e <_dtoa_r+0x72e>
  404960:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  404964:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404966:	e48f      	b.n	404288 <_dtoa_r+0x388>
  404968:	00407ba0 	.word	0x00407ba0
  40496c:	00407b78 	.word	0x00407b78
  404970:	3ff00000 	.word	0x3ff00000
  404974:	401c0000 	.word	0x401c0000
  404978:	3fe00000 	.word	0x3fe00000
  40497c:	40240000 	.word	0x40240000
  404980:	40140000 	.word	0x40140000
  404984:	4650      	mov	r0, sl
  404986:	f002 fb7f 	bl	407088 <__aeabi_i2d>
  40498a:	463a      	mov	r2, r7
  40498c:	4643      	mov	r3, r8
  40498e:	f002 fbe1 	bl	407154 <__aeabi_dmul>
  404992:	2200      	movs	r2, #0
  404994:	4bc1      	ldr	r3, [pc, #772]	; (404c9c <_dtoa_r+0xd9c>)
  404996:	f002 fa2b 	bl	406df0 <__adddf3>
  40499a:	4605      	mov	r5, r0
  40499c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4049a0:	4641      	mov	r1, r8
  4049a2:	2200      	movs	r2, #0
  4049a4:	4bbe      	ldr	r3, [pc, #760]	; (404ca0 <_dtoa_r+0xda0>)
  4049a6:	4638      	mov	r0, r7
  4049a8:	f002 fa20 	bl	406dec <__aeabi_dsub>
  4049ac:	462a      	mov	r2, r5
  4049ae:	4633      	mov	r3, r6
  4049b0:	4682      	mov	sl, r0
  4049b2:	468b      	mov	fp, r1
  4049b4:	f002 fe5e 	bl	407674 <__aeabi_dcmpgt>
  4049b8:	4680      	mov	r8, r0
  4049ba:	2800      	cmp	r0, #0
  4049bc:	f040 8110 	bne.w	404be0 <_dtoa_r+0xce0>
  4049c0:	462a      	mov	r2, r5
  4049c2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4049c6:	4650      	mov	r0, sl
  4049c8:	4659      	mov	r1, fp
  4049ca:	f002 fe35 	bl	407638 <__aeabi_dcmplt>
  4049ce:	b118      	cbz	r0, 4049d8 <_dtoa_r+0xad8>
  4049d0:	4646      	mov	r6, r8
  4049d2:	e771      	b.n	4048b8 <_dtoa_r+0x9b8>
  4049d4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4049d8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4049dc:	f7ff bb8a 	b.w	4040f4 <_dtoa_r+0x1f4>
  4049e0:	9804      	ldr	r0, [sp, #16]
  4049e2:	f7ff babb 	b.w	403f5c <_dtoa_r+0x5c>
  4049e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4049e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4049ea:	970c      	str	r7, [sp, #48]	; 0x30
  4049ec:	1afb      	subs	r3, r7, r3
  4049ee:	441a      	add	r2, r3
  4049f0:	920d      	str	r2, [sp, #52]	; 0x34
  4049f2:	2700      	movs	r7, #0
  4049f4:	e469      	b.n	4042ca <_dtoa_r+0x3ca>
  4049f6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4049fa:	f04f 0a02 	mov.w	sl, #2
  4049fe:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  404a02:	e657      	b.n	4046b4 <_dtoa_r+0x7b4>
  404a04:	2100      	movs	r1, #0
  404a06:	2301      	movs	r3, #1
  404a08:	6461      	str	r1, [r4, #68]	; 0x44
  404a0a:	4620      	mov	r0, r4
  404a0c:	9325      	str	r3, [sp, #148]	; 0x94
  404a0e:	f001 fa77 	bl	405f00 <_Balloc>
  404a12:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404a14:	9004      	str	r0, [sp, #16]
  404a16:	6420      	str	r0, [r4, #64]	; 0x40
  404a18:	930a      	str	r3, [sp, #40]	; 0x28
  404a1a:	930f      	str	r3, [sp, #60]	; 0x3c
  404a1c:	e629      	b.n	404672 <_dtoa_r+0x772>
  404a1e:	2a00      	cmp	r2, #0
  404a20:	46d0      	mov	r8, sl
  404a22:	f8cd b018 	str.w	fp, [sp, #24]
  404a26:	469a      	mov	sl, r3
  404a28:	dd11      	ble.n	404a4e <_dtoa_r+0xb4e>
  404a2a:	4649      	mov	r1, r9
  404a2c:	2201      	movs	r2, #1
  404a2e:	4620      	mov	r0, r4
  404a30:	f001 fc12 	bl	406258 <__lshift>
  404a34:	4641      	mov	r1, r8
  404a36:	4681      	mov	r9, r0
  404a38:	f001 fc60 	bl	4062fc <__mcmp>
  404a3c:	2800      	cmp	r0, #0
  404a3e:	f340 8146 	ble.w	404cce <_dtoa_r+0xdce>
  404a42:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  404a46:	f000 8106 	beq.w	404c56 <_dtoa_r+0xd56>
  404a4a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  404a4e:	46b3      	mov	fp, r6
  404a50:	f887 a000 	strb.w	sl, [r7]
  404a54:	1c7d      	adds	r5, r7, #1
  404a56:	9e06      	ldr	r6, [sp, #24]
  404a58:	e5d2      	b.n	404600 <_dtoa_r+0x700>
  404a5a:	d104      	bne.n	404a66 <_dtoa_r+0xb66>
  404a5c:	f01a 0f01 	tst.w	sl, #1
  404a60:	d001      	beq.n	404a66 <_dtoa_r+0xb66>
  404a62:	e5bd      	b.n	4045e0 <_dtoa_r+0x6e0>
  404a64:	4615      	mov	r5, r2
  404a66:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404a6a:	2b30      	cmp	r3, #48	; 0x30
  404a6c:	f105 32ff 	add.w	r2, r5, #4294967295
  404a70:	d0f8      	beq.n	404a64 <_dtoa_r+0xb64>
  404a72:	e5c5      	b.n	404600 <_dtoa_r+0x700>
  404a74:	9904      	ldr	r1, [sp, #16]
  404a76:	2230      	movs	r2, #48	; 0x30
  404a78:	700a      	strb	r2, [r1, #0]
  404a7a:	9a02      	ldr	r2, [sp, #8]
  404a7c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404a80:	3201      	adds	r2, #1
  404a82:	9202      	str	r2, [sp, #8]
  404a84:	f7ff bbfc 	b.w	404280 <_dtoa_r+0x380>
  404a88:	f000 80bb 	beq.w	404c02 <_dtoa_r+0xd02>
  404a8c:	9b02      	ldr	r3, [sp, #8]
  404a8e:	425d      	negs	r5, r3
  404a90:	4b84      	ldr	r3, [pc, #528]	; (404ca4 <_dtoa_r+0xda4>)
  404a92:	f005 020f 	and.w	r2, r5, #15
  404a96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
  404a9e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  404aa2:	f002 fb57 	bl	407154 <__aeabi_dmul>
  404aa6:	112d      	asrs	r5, r5, #4
  404aa8:	4607      	mov	r7, r0
  404aaa:	4688      	mov	r8, r1
  404aac:	f000 812c 	beq.w	404d08 <_dtoa_r+0xe08>
  404ab0:	4e7d      	ldr	r6, [pc, #500]	; (404ca8 <_dtoa_r+0xda8>)
  404ab2:	f04f 0a02 	mov.w	sl, #2
  404ab6:	07eb      	lsls	r3, r5, #31
  404ab8:	d509      	bpl.n	404ace <_dtoa_r+0xbce>
  404aba:	4638      	mov	r0, r7
  404abc:	4641      	mov	r1, r8
  404abe:	e9d6 2300 	ldrd	r2, r3, [r6]
  404ac2:	f002 fb47 	bl	407154 <__aeabi_dmul>
  404ac6:	f10a 0a01 	add.w	sl, sl, #1
  404aca:	4607      	mov	r7, r0
  404acc:	4688      	mov	r8, r1
  404ace:	106d      	asrs	r5, r5, #1
  404ad0:	f106 0608 	add.w	r6, r6, #8
  404ad4:	d1ef      	bne.n	404ab6 <_dtoa_r+0xbb6>
  404ad6:	e608      	b.n	4046ea <_dtoa_r+0x7ea>
  404ad8:	6871      	ldr	r1, [r6, #4]
  404ada:	4620      	mov	r0, r4
  404adc:	f001 fa10 	bl	405f00 <_Balloc>
  404ae0:	6933      	ldr	r3, [r6, #16]
  404ae2:	3302      	adds	r3, #2
  404ae4:	009a      	lsls	r2, r3, #2
  404ae6:	4605      	mov	r5, r0
  404ae8:	f106 010c 	add.w	r1, r6, #12
  404aec:	300c      	adds	r0, #12
  404aee:	f7fc fd71 	bl	4015d4 <memcpy>
  404af2:	4629      	mov	r1, r5
  404af4:	2201      	movs	r2, #1
  404af6:	4620      	mov	r0, r4
  404af8:	f001 fbae 	bl	406258 <__lshift>
  404afc:	9006      	str	r0, [sp, #24]
  404afe:	e4b5      	b.n	40446c <_dtoa_r+0x56c>
  404b00:	2b39      	cmp	r3, #57	; 0x39
  404b02:	f8cd b018 	str.w	fp, [sp, #24]
  404b06:	46d0      	mov	r8, sl
  404b08:	f000 80a5 	beq.w	404c56 <_dtoa_r+0xd56>
  404b0c:	f103 0a01 	add.w	sl, r3, #1
  404b10:	46b3      	mov	fp, r6
  404b12:	f887 a000 	strb.w	sl, [r7]
  404b16:	1c7d      	adds	r5, r7, #1
  404b18:	9e06      	ldr	r6, [sp, #24]
  404b1a:	e571      	b.n	404600 <_dtoa_r+0x700>
  404b1c:	465a      	mov	r2, fp
  404b1e:	46d0      	mov	r8, sl
  404b20:	46b3      	mov	fp, r6
  404b22:	469a      	mov	sl, r3
  404b24:	4616      	mov	r6, r2
  404b26:	e54f      	b.n	4045c8 <_dtoa_r+0x6c8>
  404b28:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404b2a:	495e      	ldr	r1, [pc, #376]	; (404ca4 <_dtoa_r+0xda4>)
  404b2c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404b30:	462a      	mov	r2, r5
  404b32:	4633      	mov	r3, r6
  404b34:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404b38:	f002 fb0c 	bl	407154 <__aeabi_dmul>
  404b3c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404b40:	4638      	mov	r0, r7
  404b42:	4641      	mov	r1, r8
  404b44:	f002 fdb6 	bl	4076b4 <__aeabi_d2iz>
  404b48:	4605      	mov	r5, r0
  404b4a:	f002 fa9d 	bl	407088 <__aeabi_i2d>
  404b4e:	460b      	mov	r3, r1
  404b50:	4602      	mov	r2, r0
  404b52:	4641      	mov	r1, r8
  404b54:	4638      	mov	r0, r7
  404b56:	f002 f949 	bl	406dec <__aeabi_dsub>
  404b5a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404b5c:	460f      	mov	r7, r1
  404b5e:	9904      	ldr	r1, [sp, #16]
  404b60:	3530      	adds	r5, #48	; 0x30
  404b62:	2b01      	cmp	r3, #1
  404b64:	700d      	strb	r5, [r1, #0]
  404b66:	4606      	mov	r6, r0
  404b68:	f101 0501 	add.w	r5, r1, #1
  404b6c:	d026      	beq.n	404bbc <_dtoa_r+0xcbc>
  404b6e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404b70:	9a04      	ldr	r2, [sp, #16]
  404b72:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404cb0 <_dtoa_r+0xdb0>
  404b76:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404b7a:	4413      	add	r3, r2
  404b7c:	f04f 0a00 	mov.w	sl, #0
  404b80:	4699      	mov	r9, r3
  404b82:	4652      	mov	r2, sl
  404b84:	465b      	mov	r3, fp
  404b86:	4630      	mov	r0, r6
  404b88:	4639      	mov	r1, r7
  404b8a:	f002 fae3 	bl	407154 <__aeabi_dmul>
  404b8e:	460f      	mov	r7, r1
  404b90:	4606      	mov	r6, r0
  404b92:	f002 fd8f 	bl	4076b4 <__aeabi_d2iz>
  404b96:	4680      	mov	r8, r0
  404b98:	f002 fa76 	bl	407088 <__aeabi_i2d>
  404b9c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404ba0:	4602      	mov	r2, r0
  404ba2:	460b      	mov	r3, r1
  404ba4:	4630      	mov	r0, r6
  404ba6:	4639      	mov	r1, r7
  404ba8:	f002 f920 	bl	406dec <__aeabi_dsub>
  404bac:	f805 8b01 	strb.w	r8, [r5], #1
  404bb0:	454d      	cmp	r5, r9
  404bb2:	4606      	mov	r6, r0
  404bb4:	460f      	mov	r7, r1
  404bb6:	d1e4      	bne.n	404b82 <_dtoa_r+0xc82>
  404bb8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404bbc:	4b3b      	ldr	r3, [pc, #236]	; (404cac <_dtoa_r+0xdac>)
  404bbe:	2200      	movs	r2, #0
  404bc0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404bc4:	f002 f914 	bl	406df0 <__adddf3>
  404bc8:	4632      	mov	r2, r6
  404bca:	463b      	mov	r3, r7
  404bcc:	f002 fd34 	bl	407638 <__aeabi_dcmplt>
  404bd0:	2800      	cmp	r0, #0
  404bd2:	d046      	beq.n	404c62 <_dtoa_r+0xd62>
  404bd4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404bd6:	9302      	str	r3, [sp, #8]
  404bd8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404bdc:	f7ff bb43 	b.w	404266 <_dtoa_r+0x366>
  404be0:	f04f 0800 	mov.w	r8, #0
  404be4:	4646      	mov	r6, r8
  404be6:	e6a9      	b.n	40493c <_dtoa_r+0xa3c>
  404be8:	9b08      	ldr	r3, [sp, #32]
  404bea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404bec:	1a9d      	subs	r5, r3, r2
  404bee:	2300      	movs	r3, #0
  404bf0:	f7ff bb71 	b.w	4042d6 <_dtoa_r+0x3d6>
  404bf4:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404bf6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404bf8:	9d08      	ldr	r5, [sp, #32]
  404bfa:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404bfe:	f7ff bb6a 	b.w	4042d6 <_dtoa_r+0x3d6>
  404c02:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  404c06:	f04f 0a02 	mov.w	sl, #2
  404c0a:	e56e      	b.n	4046ea <_dtoa_r+0x7ea>
  404c0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404c0e:	2b00      	cmp	r3, #0
  404c10:	f43f aeb8 	beq.w	404984 <_dtoa_r+0xa84>
  404c14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404c16:	2b00      	cmp	r3, #0
  404c18:	f77f aede 	ble.w	4049d8 <_dtoa_r+0xad8>
  404c1c:	2200      	movs	r2, #0
  404c1e:	4b24      	ldr	r3, [pc, #144]	; (404cb0 <_dtoa_r+0xdb0>)
  404c20:	4638      	mov	r0, r7
  404c22:	4641      	mov	r1, r8
  404c24:	f002 fa96 	bl	407154 <__aeabi_dmul>
  404c28:	4607      	mov	r7, r0
  404c2a:	4688      	mov	r8, r1
  404c2c:	f10a 0001 	add.w	r0, sl, #1
  404c30:	f002 fa2a 	bl	407088 <__aeabi_i2d>
  404c34:	463a      	mov	r2, r7
  404c36:	4643      	mov	r3, r8
  404c38:	f002 fa8c 	bl	407154 <__aeabi_dmul>
  404c3c:	2200      	movs	r2, #0
  404c3e:	4b17      	ldr	r3, [pc, #92]	; (404c9c <_dtoa_r+0xd9c>)
  404c40:	f002 f8d6 	bl	406df0 <__adddf3>
  404c44:	9a02      	ldr	r2, [sp, #8]
  404c46:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404c48:	9312      	str	r3, [sp, #72]	; 0x48
  404c4a:	3a01      	subs	r2, #1
  404c4c:	4605      	mov	r5, r0
  404c4e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404c52:	9215      	str	r2, [sp, #84]	; 0x54
  404c54:	e56a      	b.n	40472c <_dtoa_r+0x82c>
  404c56:	2239      	movs	r2, #57	; 0x39
  404c58:	46b3      	mov	fp, r6
  404c5a:	703a      	strb	r2, [r7, #0]
  404c5c:	9e06      	ldr	r6, [sp, #24]
  404c5e:	1c7d      	adds	r5, r7, #1
  404c60:	e4c0      	b.n	4045e4 <_dtoa_r+0x6e4>
  404c62:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  404c66:	2000      	movs	r0, #0
  404c68:	4910      	ldr	r1, [pc, #64]	; (404cac <_dtoa_r+0xdac>)
  404c6a:	f002 f8bf 	bl	406dec <__aeabi_dsub>
  404c6e:	4632      	mov	r2, r6
  404c70:	463b      	mov	r3, r7
  404c72:	f002 fcff 	bl	407674 <__aeabi_dcmpgt>
  404c76:	b908      	cbnz	r0, 404c7c <_dtoa_r+0xd7c>
  404c78:	e6ae      	b.n	4049d8 <_dtoa_r+0xad8>
  404c7a:	4615      	mov	r5, r2
  404c7c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404c80:	2b30      	cmp	r3, #48	; 0x30
  404c82:	f105 32ff 	add.w	r2, r5, #4294967295
  404c86:	d0f8      	beq.n	404c7a <_dtoa_r+0xd7a>
  404c88:	e5d7      	b.n	40483a <_dtoa_r+0x93a>
  404c8a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404c8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404c90:	9302      	str	r3, [sp, #8]
  404c92:	f7ff bae8 	b.w	404266 <_dtoa_r+0x366>
  404c96:	970c      	str	r7, [sp, #48]	; 0x30
  404c98:	f7ff bba5 	b.w	4043e6 <_dtoa_r+0x4e6>
  404c9c:	401c0000 	.word	0x401c0000
  404ca0:	40140000 	.word	0x40140000
  404ca4:	00407ba0 	.word	0x00407ba0
  404ca8:	00407b78 	.word	0x00407b78
  404cac:	3fe00000 	.word	0x3fe00000
  404cb0:	40240000 	.word	0x40240000
  404cb4:	2b39      	cmp	r3, #57	; 0x39
  404cb6:	f8cd b018 	str.w	fp, [sp, #24]
  404cba:	46d0      	mov	r8, sl
  404cbc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404cc0:	469a      	mov	sl, r3
  404cc2:	d0c8      	beq.n	404c56 <_dtoa_r+0xd56>
  404cc4:	f1bb 0f00 	cmp.w	fp, #0
  404cc8:	f73f aebf 	bgt.w	404a4a <_dtoa_r+0xb4a>
  404ccc:	e6bf      	b.n	404a4e <_dtoa_r+0xb4e>
  404cce:	f47f aebe 	bne.w	404a4e <_dtoa_r+0xb4e>
  404cd2:	f01a 0f01 	tst.w	sl, #1
  404cd6:	f43f aeba 	beq.w	404a4e <_dtoa_r+0xb4e>
  404cda:	e6b2      	b.n	404a42 <_dtoa_r+0xb42>
  404cdc:	f04f 0800 	mov.w	r8, #0
  404ce0:	4646      	mov	r6, r8
  404ce2:	e5e9      	b.n	4048b8 <_dtoa_r+0x9b8>
  404ce4:	4631      	mov	r1, r6
  404ce6:	2300      	movs	r3, #0
  404ce8:	220a      	movs	r2, #10
  404cea:	4620      	mov	r0, r4
  404cec:	f001 f938 	bl	405f60 <__multadd>
  404cf0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404cf2:	2b00      	cmp	r3, #0
  404cf4:	4606      	mov	r6, r0
  404cf6:	dd0a      	ble.n	404d0e <_dtoa_r+0xe0e>
  404cf8:	930a      	str	r3, [sp, #40]	; 0x28
  404cfa:	f7ff bbaa 	b.w	404452 <_dtoa_r+0x552>
  404cfe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404d00:	2b02      	cmp	r3, #2
  404d02:	dc23      	bgt.n	404d4c <_dtoa_r+0xe4c>
  404d04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404d06:	e43b      	b.n	404580 <_dtoa_r+0x680>
  404d08:	f04f 0a02 	mov.w	sl, #2
  404d0c:	e4ed      	b.n	4046ea <_dtoa_r+0x7ea>
  404d0e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404d10:	2b02      	cmp	r3, #2
  404d12:	dc1b      	bgt.n	404d4c <_dtoa_r+0xe4c>
  404d14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404d16:	e7ef      	b.n	404cf8 <_dtoa_r+0xdf8>
  404d18:	2500      	movs	r5, #0
  404d1a:	6465      	str	r5, [r4, #68]	; 0x44
  404d1c:	4629      	mov	r1, r5
  404d1e:	4620      	mov	r0, r4
  404d20:	f001 f8ee 	bl	405f00 <_Balloc>
  404d24:	f04f 33ff 	mov.w	r3, #4294967295
  404d28:	930a      	str	r3, [sp, #40]	; 0x28
  404d2a:	930f      	str	r3, [sp, #60]	; 0x3c
  404d2c:	2301      	movs	r3, #1
  404d2e:	9004      	str	r0, [sp, #16]
  404d30:	9525      	str	r5, [sp, #148]	; 0x94
  404d32:	6420      	str	r0, [r4, #64]	; 0x40
  404d34:	930b      	str	r3, [sp, #44]	; 0x2c
  404d36:	f7ff b9dd 	b.w	4040f4 <_dtoa_r+0x1f4>
  404d3a:	2501      	movs	r5, #1
  404d3c:	f7ff b9a5 	b.w	40408a <_dtoa_r+0x18a>
  404d40:	f43f ab69 	beq.w	404416 <_dtoa_r+0x516>
  404d44:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404d48:	f7ff bbf9 	b.w	40453e <_dtoa_r+0x63e>
  404d4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404d4e:	930a      	str	r3, [sp, #40]	; 0x28
  404d50:	e5e5      	b.n	40491e <_dtoa_r+0xa1e>
  404d52:	bf00      	nop

00404d54 <__sflush_r>:
  404d54:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  404d58:	b29a      	uxth	r2, r3
  404d5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404d5e:	460d      	mov	r5, r1
  404d60:	0711      	lsls	r1, r2, #28
  404d62:	4680      	mov	r8, r0
  404d64:	d43a      	bmi.n	404ddc <__sflush_r+0x88>
  404d66:	686a      	ldr	r2, [r5, #4]
  404d68:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  404d6c:	2a00      	cmp	r2, #0
  404d6e:	81ab      	strh	r3, [r5, #12]
  404d70:	dd6f      	ble.n	404e52 <__sflush_r+0xfe>
  404d72:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404d74:	2c00      	cmp	r4, #0
  404d76:	d049      	beq.n	404e0c <__sflush_r+0xb8>
  404d78:	2200      	movs	r2, #0
  404d7a:	b29b      	uxth	r3, r3
  404d7c:	f8d8 6000 	ldr.w	r6, [r8]
  404d80:	f8c8 2000 	str.w	r2, [r8]
  404d84:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  404d88:	d067      	beq.n	404e5a <__sflush_r+0x106>
  404d8a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  404d8c:	075f      	lsls	r7, r3, #29
  404d8e:	d505      	bpl.n	404d9c <__sflush_r+0x48>
  404d90:	6869      	ldr	r1, [r5, #4]
  404d92:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  404d94:	1a52      	subs	r2, r2, r1
  404d96:	b10b      	cbz	r3, 404d9c <__sflush_r+0x48>
  404d98:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  404d9a:	1ad2      	subs	r2, r2, r3
  404d9c:	2300      	movs	r3, #0
  404d9e:	69e9      	ldr	r1, [r5, #28]
  404da0:	4640      	mov	r0, r8
  404da2:	47a0      	blx	r4
  404da4:	1c44      	adds	r4, r0, #1
  404da6:	d03c      	beq.n	404e22 <__sflush_r+0xce>
  404da8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  404dac:	692a      	ldr	r2, [r5, #16]
  404dae:	602a      	str	r2, [r5, #0]
  404db0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  404db4:	2200      	movs	r2, #0
  404db6:	81ab      	strh	r3, [r5, #12]
  404db8:	04db      	lsls	r3, r3, #19
  404dba:	606a      	str	r2, [r5, #4]
  404dbc:	d447      	bmi.n	404e4e <__sflush_r+0xfa>
  404dbe:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404dc0:	f8c8 6000 	str.w	r6, [r8]
  404dc4:	b311      	cbz	r1, 404e0c <__sflush_r+0xb8>
  404dc6:	f105 0340 	add.w	r3, r5, #64	; 0x40
  404dca:	4299      	cmp	r1, r3
  404dcc:	d002      	beq.n	404dd4 <__sflush_r+0x80>
  404dce:	4640      	mov	r0, r8
  404dd0:	f000 f9de 	bl	405190 <_free_r>
  404dd4:	2000      	movs	r0, #0
  404dd6:	6328      	str	r0, [r5, #48]	; 0x30
  404dd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ddc:	692e      	ldr	r6, [r5, #16]
  404dde:	b1ae      	cbz	r6, 404e0c <__sflush_r+0xb8>
  404de0:	682c      	ldr	r4, [r5, #0]
  404de2:	602e      	str	r6, [r5, #0]
  404de4:	0791      	lsls	r1, r2, #30
  404de6:	bf0c      	ite	eq
  404de8:	696b      	ldreq	r3, [r5, #20]
  404dea:	2300      	movne	r3, #0
  404dec:	1ba4      	subs	r4, r4, r6
  404dee:	60ab      	str	r3, [r5, #8]
  404df0:	e00a      	b.n	404e08 <__sflush_r+0xb4>
  404df2:	4623      	mov	r3, r4
  404df4:	4632      	mov	r2, r6
  404df6:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  404df8:	69e9      	ldr	r1, [r5, #28]
  404dfa:	4640      	mov	r0, r8
  404dfc:	47b8      	blx	r7
  404dfe:	2800      	cmp	r0, #0
  404e00:	eba4 0400 	sub.w	r4, r4, r0
  404e04:	4406      	add	r6, r0
  404e06:	dd04      	ble.n	404e12 <__sflush_r+0xbe>
  404e08:	2c00      	cmp	r4, #0
  404e0a:	dcf2      	bgt.n	404df2 <__sflush_r+0x9e>
  404e0c:	2000      	movs	r0, #0
  404e0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e12:	89ab      	ldrh	r3, [r5, #12]
  404e14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404e18:	81ab      	strh	r3, [r5, #12]
  404e1a:	f04f 30ff 	mov.w	r0, #4294967295
  404e1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e22:	f8d8 4000 	ldr.w	r4, [r8]
  404e26:	2c1d      	cmp	r4, #29
  404e28:	d8f3      	bhi.n	404e12 <__sflush_r+0xbe>
  404e2a:	4b19      	ldr	r3, [pc, #100]	; (404e90 <__sflush_r+0x13c>)
  404e2c:	40e3      	lsrs	r3, r4
  404e2e:	43db      	mvns	r3, r3
  404e30:	f013 0301 	ands.w	r3, r3, #1
  404e34:	d1ed      	bne.n	404e12 <__sflush_r+0xbe>
  404e36:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  404e3a:	606b      	str	r3, [r5, #4]
  404e3c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  404e40:	6929      	ldr	r1, [r5, #16]
  404e42:	81ab      	strh	r3, [r5, #12]
  404e44:	04da      	lsls	r2, r3, #19
  404e46:	6029      	str	r1, [r5, #0]
  404e48:	d5b9      	bpl.n	404dbe <__sflush_r+0x6a>
  404e4a:	2c00      	cmp	r4, #0
  404e4c:	d1b7      	bne.n	404dbe <__sflush_r+0x6a>
  404e4e:	6528      	str	r0, [r5, #80]	; 0x50
  404e50:	e7b5      	b.n	404dbe <__sflush_r+0x6a>
  404e52:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  404e54:	2a00      	cmp	r2, #0
  404e56:	dc8c      	bgt.n	404d72 <__sflush_r+0x1e>
  404e58:	e7d8      	b.n	404e0c <__sflush_r+0xb8>
  404e5a:	2301      	movs	r3, #1
  404e5c:	69e9      	ldr	r1, [r5, #28]
  404e5e:	4640      	mov	r0, r8
  404e60:	47a0      	blx	r4
  404e62:	1c43      	adds	r3, r0, #1
  404e64:	4602      	mov	r2, r0
  404e66:	d002      	beq.n	404e6e <__sflush_r+0x11a>
  404e68:	89ab      	ldrh	r3, [r5, #12]
  404e6a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404e6c:	e78e      	b.n	404d8c <__sflush_r+0x38>
  404e6e:	f8d8 3000 	ldr.w	r3, [r8]
  404e72:	2b00      	cmp	r3, #0
  404e74:	d0f8      	beq.n	404e68 <__sflush_r+0x114>
  404e76:	2b1d      	cmp	r3, #29
  404e78:	d001      	beq.n	404e7e <__sflush_r+0x12a>
  404e7a:	2b16      	cmp	r3, #22
  404e7c:	d102      	bne.n	404e84 <__sflush_r+0x130>
  404e7e:	f8c8 6000 	str.w	r6, [r8]
  404e82:	e7c3      	b.n	404e0c <__sflush_r+0xb8>
  404e84:	89ab      	ldrh	r3, [r5, #12]
  404e86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404e8a:	81ab      	strh	r3, [r5, #12]
  404e8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404e90:	20400001 	.word	0x20400001

00404e94 <_fflush_r>:
  404e94:	b538      	push	{r3, r4, r5, lr}
  404e96:	460d      	mov	r5, r1
  404e98:	4604      	mov	r4, r0
  404e9a:	b108      	cbz	r0, 404ea0 <_fflush_r+0xc>
  404e9c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404e9e:	b1bb      	cbz	r3, 404ed0 <_fflush_r+0x3c>
  404ea0:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  404ea4:	b188      	cbz	r0, 404eca <_fflush_r+0x36>
  404ea6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404ea8:	07db      	lsls	r3, r3, #31
  404eaa:	d401      	bmi.n	404eb0 <_fflush_r+0x1c>
  404eac:	0581      	lsls	r1, r0, #22
  404eae:	d517      	bpl.n	404ee0 <_fflush_r+0x4c>
  404eb0:	4620      	mov	r0, r4
  404eb2:	4629      	mov	r1, r5
  404eb4:	f7ff ff4e 	bl	404d54 <__sflush_r>
  404eb8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404eba:	07da      	lsls	r2, r3, #31
  404ebc:	4604      	mov	r4, r0
  404ebe:	d402      	bmi.n	404ec6 <_fflush_r+0x32>
  404ec0:	89ab      	ldrh	r3, [r5, #12]
  404ec2:	059b      	lsls	r3, r3, #22
  404ec4:	d507      	bpl.n	404ed6 <_fflush_r+0x42>
  404ec6:	4620      	mov	r0, r4
  404ec8:	bd38      	pop	{r3, r4, r5, pc}
  404eca:	4604      	mov	r4, r0
  404ecc:	4620      	mov	r0, r4
  404ece:	bd38      	pop	{r3, r4, r5, pc}
  404ed0:	f000 f838 	bl	404f44 <__sinit>
  404ed4:	e7e4      	b.n	404ea0 <_fflush_r+0xc>
  404ed6:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404ed8:	f000 fc04 	bl	4056e4 <__retarget_lock_release_recursive>
  404edc:	4620      	mov	r0, r4
  404ede:	bd38      	pop	{r3, r4, r5, pc}
  404ee0:	6da8      	ldr	r0, [r5, #88]	; 0x58
  404ee2:	f000 fbfd 	bl	4056e0 <__retarget_lock_acquire_recursive>
  404ee6:	e7e3      	b.n	404eb0 <_fflush_r+0x1c>

00404ee8 <_cleanup_r>:
  404ee8:	4901      	ldr	r1, [pc, #4]	; (404ef0 <_cleanup_r+0x8>)
  404eea:	f000 bbaf 	b.w	40564c <_fwalk_reent>
  404eee:	bf00      	nop
  404ef0:	00406c7d 	.word	0x00406c7d

00404ef4 <std.isra.0>:
  404ef4:	b510      	push	{r4, lr}
  404ef6:	2300      	movs	r3, #0
  404ef8:	4604      	mov	r4, r0
  404efa:	8181      	strh	r1, [r0, #12]
  404efc:	81c2      	strh	r2, [r0, #14]
  404efe:	6003      	str	r3, [r0, #0]
  404f00:	6043      	str	r3, [r0, #4]
  404f02:	6083      	str	r3, [r0, #8]
  404f04:	6643      	str	r3, [r0, #100]	; 0x64
  404f06:	6103      	str	r3, [r0, #16]
  404f08:	6143      	str	r3, [r0, #20]
  404f0a:	6183      	str	r3, [r0, #24]
  404f0c:	4619      	mov	r1, r3
  404f0e:	2208      	movs	r2, #8
  404f10:	305c      	adds	r0, #92	; 0x5c
  404f12:	f7fc fbf9 	bl	401708 <memset>
  404f16:	4807      	ldr	r0, [pc, #28]	; (404f34 <std.isra.0+0x40>)
  404f18:	4907      	ldr	r1, [pc, #28]	; (404f38 <std.isra.0+0x44>)
  404f1a:	4a08      	ldr	r2, [pc, #32]	; (404f3c <std.isra.0+0x48>)
  404f1c:	4b08      	ldr	r3, [pc, #32]	; (404f40 <std.isra.0+0x4c>)
  404f1e:	6220      	str	r0, [r4, #32]
  404f20:	61e4      	str	r4, [r4, #28]
  404f22:	6261      	str	r1, [r4, #36]	; 0x24
  404f24:	62a2      	str	r2, [r4, #40]	; 0x28
  404f26:	62e3      	str	r3, [r4, #44]	; 0x2c
  404f28:	f104 0058 	add.w	r0, r4, #88	; 0x58
  404f2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404f30:	f000 bbd2 	b.w	4056d8 <__retarget_lock_init_recursive>
  404f34:	00406865 	.word	0x00406865
  404f38:	00406889 	.word	0x00406889
  404f3c:	004068c5 	.word	0x004068c5
  404f40:	004068e5 	.word	0x004068e5

00404f44 <__sinit>:
  404f44:	b510      	push	{r4, lr}
  404f46:	4604      	mov	r4, r0
  404f48:	4812      	ldr	r0, [pc, #72]	; (404f94 <__sinit+0x50>)
  404f4a:	f000 fbc9 	bl	4056e0 <__retarget_lock_acquire_recursive>
  404f4e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404f50:	b9d2      	cbnz	r2, 404f88 <__sinit+0x44>
  404f52:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  404f56:	4810      	ldr	r0, [pc, #64]	; (404f98 <__sinit+0x54>)
  404f58:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  404f5c:	2103      	movs	r1, #3
  404f5e:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  404f62:	63e0      	str	r0, [r4, #60]	; 0x3c
  404f64:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  404f68:	6860      	ldr	r0, [r4, #4]
  404f6a:	2104      	movs	r1, #4
  404f6c:	f7ff ffc2 	bl	404ef4 <std.isra.0>
  404f70:	2201      	movs	r2, #1
  404f72:	2109      	movs	r1, #9
  404f74:	68a0      	ldr	r0, [r4, #8]
  404f76:	f7ff ffbd 	bl	404ef4 <std.isra.0>
  404f7a:	2202      	movs	r2, #2
  404f7c:	2112      	movs	r1, #18
  404f7e:	68e0      	ldr	r0, [r4, #12]
  404f80:	f7ff ffb8 	bl	404ef4 <std.isra.0>
  404f84:	2301      	movs	r3, #1
  404f86:	63a3      	str	r3, [r4, #56]	; 0x38
  404f88:	4802      	ldr	r0, [pc, #8]	; (404f94 <__sinit+0x50>)
  404f8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404f8e:	f000 bba9 	b.w	4056e4 <__retarget_lock_release_recursive>
  404f92:	bf00      	nop
  404f94:	20400ac4 	.word	0x20400ac4
  404f98:	00404ee9 	.word	0x00404ee9

00404f9c <__sfp_lock_acquire>:
  404f9c:	4801      	ldr	r0, [pc, #4]	; (404fa4 <__sfp_lock_acquire+0x8>)
  404f9e:	f000 bb9f 	b.w	4056e0 <__retarget_lock_acquire_recursive>
  404fa2:	bf00      	nop
  404fa4:	20400ad8 	.word	0x20400ad8

00404fa8 <__sfp_lock_release>:
  404fa8:	4801      	ldr	r0, [pc, #4]	; (404fb0 <__sfp_lock_release+0x8>)
  404faa:	f000 bb9b 	b.w	4056e4 <__retarget_lock_release_recursive>
  404fae:	bf00      	nop
  404fb0:	20400ad8 	.word	0x20400ad8

00404fb4 <__libc_fini_array>:
  404fb4:	b538      	push	{r3, r4, r5, lr}
  404fb6:	4c0a      	ldr	r4, [pc, #40]	; (404fe0 <__libc_fini_array+0x2c>)
  404fb8:	4d0a      	ldr	r5, [pc, #40]	; (404fe4 <__libc_fini_array+0x30>)
  404fba:	1b64      	subs	r4, r4, r5
  404fbc:	10a4      	asrs	r4, r4, #2
  404fbe:	d00a      	beq.n	404fd6 <__libc_fini_array+0x22>
  404fc0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404fc4:	3b01      	subs	r3, #1
  404fc6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404fca:	3c01      	subs	r4, #1
  404fcc:	f855 3904 	ldr.w	r3, [r5], #-4
  404fd0:	4798      	blx	r3
  404fd2:	2c00      	cmp	r4, #0
  404fd4:	d1f9      	bne.n	404fca <__libc_fini_array+0x16>
  404fd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404fda:	f002 bed7 	b.w	407d8c <_fini>
  404fde:	bf00      	nop
  404fe0:	00407d9c 	.word	0x00407d9c
  404fe4:	00407d98 	.word	0x00407d98

00404fe8 <__fputwc>:
  404fe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404fec:	b082      	sub	sp, #8
  404fee:	4680      	mov	r8, r0
  404ff0:	4689      	mov	r9, r1
  404ff2:	4614      	mov	r4, r2
  404ff4:	f000 fb54 	bl	4056a0 <__locale_mb_cur_max>
  404ff8:	2801      	cmp	r0, #1
  404ffa:	d036      	beq.n	40506a <__fputwc+0x82>
  404ffc:	464a      	mov	r2, r9
  404ffe:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  405002:	a901      	add	r1, sp, #4
  405004:	4640      	mov	r0, r8
  405006:	f001 fd47 	bl	406a98 <_wcrtomb_r>
  40500a:	1c42      	adds	r2, r0, #1
  40500c:	4606      	mov	r6, r0
  40500e:	d025      	beq.n	40505c <__fputwc+0x74>
  405010:	b3a8      	cbz	r0, 40507e <__fputwc+0x96>
  405012:	f89d e004 	ldrb.w	lr, [sp, #4]
  405016:	2500      	movs	r5, #0
  405018:	f10d 0a04 	add.w	sl, sp, #4
  40501c:	e009      	b.n	405032 <__fputwc+0x4a>
  40501e:	6823      	ldr	r3, [r4, #0]
  405020:	1c5a      	adds	r2, r3, #1
  405022:	6022      	str	r2, [r4, #0]
  405024:	f883 e000 	strb.w	lr, [r3]
  405028:	3501      	adds	r5, #1
  40502a:	42b5      	cmp	r5, r6
  40502c:	d227      	bcs.n	40507e <__fputwc+0x96>
  40502e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  405032:	68a3      	ldr	r3, [r4, #8]
  405034:	3b01      	subs	r3, #1
  405036:	2b00      	cmp	r3, #0
  405038:	60a3      	str	r3, [r4, #8]
  40503a:	daf0      	bge.n	40501e <__fputwc+0x36>
  40503c:	69a7      	ldr	r7, [r4, #24]
  40503e:	42bb      	cmp	r3, r7
  405040:	4671      	mov	r1, lr
  405042:	4622      	mov	r2, r4
  405044:	4640      	mov	r0, r8
  405046:	db02      	blt.n	40504e <__fputwc+0x66>
  405048:	f1be 0f0a 	cmp.w	lr, #10
  40504c:	d1e7      	bne.n	40501e <__fputwc+0x36>
  40504e:	f001 fccb 	bl	4069e8 <__swbuf_r>
  405052:	1c43      	adds	r3, r0, #1
  405054:	d1e8      	bne.n	405028 <__fputwc+0x40>
  405056:	b002      	add	sp, #8
  405058:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40505c:	89a3      	ldrh	r3, [r4, #12]
  40505e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405062:	81a3      	strh	r3, [r4, #12]
  405064:	b002      	add	sp, #8
  405066:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40506a:	f109 33ff 	add.w	r3, r9, #4294967295
  40506e:	2bfe      	cmp	r3, #254	; 0xfe
  405070:	d8c4      	bhi.n	404ffc <__fputwc+0x14>
  405072:	fa5f fe89 	uxtb.w	lr, r9
  405076:	4606      	mov	r6, r0
  405078:	f88d e004 	strb.w	lr, [sp, #4]
  40507c:	e7cb      	b.n	405016 <__fputwc+0x2e>
  40507e:	4648      	mov	r0, r9
  405080:	b002      	add	sp, #8
  405082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405086:	bf00      	nop

00405088 <_fputwc_r>:
  405088:	b530      	push	{r4, r5, lr}
  40508a:	6e53      	ldr	r3, [r2, #100]	; 0x64
  40508c:	f013 0f01 	tst.w	r3, #1
  405090:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405094:	4614      	mov	r4, r2
  405096:	b083      	sub	sp, #12
  405098:	4605      	mov	r5, r0
  40509a:	b29a      	uxth	r2, r3
  40509c:	d101      	bne.n	4050a2 <_fputwc_r+0x1a>
  40509e:	0590      	lsls	r0, r2, #22
  4050a0:	d51c      	bpl.n	4050dc <_fputwc_r+0x54>
  4050a2:	0490      	lsls	r0, r2, #18
  4050a4:	d406      	bmi.n	4050b4 <_fputwc_r+0x2c>
  4050a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4050a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4050ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4050b0:	81a3      	strh	r3, [r4, #12]
  4050b2:	6662      	str	r2, [r4, #100]	; 0x64
  4050b4:	4628      	mov	r0, r5
  4050b6:	4622      	mov	r2, r4
  4050b8:	f7ff ff96 	bl	404fe8 <__fputwc>
  4050bc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4050be:	07da      	lsls	r2, r3, #31
  4050c0:	4605      	mov	r5, r0
  4050c2:	d402      	bmi.n	4050ca <_fputwc_r+0x42>
  4050c4:	89a3      	ldrh	r3, [r4, #12]
  4050c6:	059b      	lsls	r3, r3, #22
  4050c8:	d502      	bpl.n	4050d0 <_fputwc_r+0x48>
  4050ca:	4628      	mov	r0, r5
  4050cc:	b003      	add	sp, #12
  4050ce:	bd30      	pop	{r4, r5, pc}
  4050d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4050d2:	f000 fb07 	bl	4056e4 <__retarget_lock_release_recursive>
  4050d6:	4628      	mov	r0, r5
  4050d8:	b003      	add	sp, #12
  4050da:	bd30      	pop	{r4, r5, pc}
  4050dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4050de:	9101      	str	r1, [sp, #4]
  4050e0:	f000 fafe 	bl	4056e0 <__retarget_lock_acquire_recursive>
  4050e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4050e8:	9901      	ldr	r1, [sp, #4]
  4050ea:	b29a      	uxth	r2, r3
  4050ec:	e7d9      	b.n	4050a2 <_fputwc_r+0x1a>
  4050ee:	bf00      	nop

004050f0 <_malloc_trim_r>:
  4050f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4050f2:	4f24      	ldr	r7, [pc, #144]	; (405184 <_malloc_trim_r+0x94>)
  4050f4:	460c      	mov	r4, r1
  4050f6:	4606      	mov	r6, r0
  4050f8:	f000 fef6 	bl	405ee8 <__malloc_lock>
  4050fc:	68bb      	ldr	r3, [r7, #8]
  4050fe:	685d      	ldr	r5, [r3, #4]
  405100:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405104:	310f      	adds	r1, #15
  405106:	f025 0503 	bic.w	r5, r5, #3
  40510a:	4429      	add	r1, r5
  40510c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405110:	f021 010f 	bic.w	r1, r1, #15
  405114:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405118:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40511c:	db07      	blt.n	40512e <_malloc_trim_r+0x3e>
  40511e:	2100      	movs	r1, #0
  405120:	4630      	mov	r0, r6
  405122:	f001 fb8d 	bl	406840 <_sbrk_r>
  405126:	68bb      	ldr	r3, [r7, #8]
  405128:	442b      	add	r3, r5
  40512a:	4298      	cmp	r0, r3
  40512c:	d004      	beq.n	405138 <_malloc_trim_r+0x48>
  40512e:	4630      	mov	r0, r6
  405130:	f000 fee0 	bl	405ef4 <__malloc_unlock>
  405134:	2000      	movs	r0, #0
  405136:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405138:	4261      	negs	r1, r4
  40513a:	4630      	mov	r0, r6
  40513c:	f001 fb80 	bl	406840 <_sbrk_r>
  405140:	3001      	adds	r0, #1
  405142:	d00d      	beq.n	405160 <_malloc_trim_r+0x70>
  405144:	4b10      	ldr	r3, [pc, #64]	; (405188 <_malloc_trim_r+0x98>)
  405146:	68ba      	ldr	r2, [r7, #8]
  405148:	6819      	ldr	r1, [r3, #0]
  40514a:	1b2d      	subs	r5, r5, r4
  40514c:	f045 0501 	orr.w	r5, r5, #1
  405150:	4630      	mov	r0, r6
  405152:	1b09      	subs	r1, r1, r4
  405154:	6055      	str	r5, [r2, #4]
  405156:	6019      	str	r1, [r3, #0]
  405158:	f000 fecc 	bl	405ef4 <__malloc_unlock>
  40515c:	2001      	movs	r0, #1
  40515e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405160:	2100      	movs	r1, #0
  405162:	4630      	mov	r0, r6
  405164:	f001 fb6c 	bl	406840 <_sbrk_r>
  405168:	68ba      	ldr	r2, [r7, #8]
  40516a:	1a83      	subs	r3, r0, r2
  40516c:	2b0f      	cmp	r3, #15
  40516e:	ddde      	ble.n	40512e <_malloc_trim_r+0x3e>
  405170:	4c06      	ldr	r4, [pc, #24]	; (40518c <_malloc_trim_r+0x9c>)
  405172:	4905      	ldr	r1, [pc, #20]	; (405188 <_malloc_trim_r+0x98>)
  405174:	6824      	ldr	r4, [r4, #0]
  405176:	f043 0301 	orr.w	r3, r3, #1
  40517a:	1b00      	subs	r0, r0, r4
  40517c:	6053      	str	r3, [r2, #4]
  40517e:	6008      	str	r0, [r1, #0]
  405180:	e7d5      	b.n	40512e <_malloc_trim_r+0x3e>
  405182:	bf00      	nop
  405184:	204005c8 	.word	0x204005c8
  405188:	20400a78 	.word	0x20400a78
  40518c:	204009d0 	.word	0x204009d0

00405190 <_free_r>:
  405190:	2900      	cmp	r1, #0
  405192:	d044      	beq.n	40521e <_free_r+0x8e>
  405194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405198:	460d      	mov	r5, r1
  40519a:	4680      	mov	r8, r0
  40519c:	f000 fea4 	bl	405ee8 <__malloc_lock>
  4051a0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4051a4:	4969      	ldr	r1, [pc, #420]	; (40534c <_free_r+0x1bc>)
  4051a6:	f027 0301 	bic.w	r3, r7, #1
  4051aa:	f1a5 0408 	sub.w	r4, r5, #8
  4051ae:	18e2      	adds	r2, r4, r3
  4051b0:	688e      	ldr	r6, [r1, #8]
  4051b2:	6850      	ldr	r0, [r2, #4]
  4051b4:	42b2      	cmp	r2, r6
  4051b6:	f020 0003 	bic.w	r0, r0, #3
  4051ba:	d05e      	beq.n	40527a <_free_r+0xea>
  4051bc:	07fe      	lsls	r6, r7, #31
  4051be:	6050      	str	r0, [r2, #4]
  4051c0:	d40b      	bmi.n	4051da <_free_r+0x4a>
  4051c2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4051c6:	1be4      	subs	r4, r4, r7
  4051c8:	f101 0e08 	add.w	lr, r1, #8
  4051cc:	68a5      	ldr	r5, [r4, #8]
  4051ce:	4575      	cmp	r5, lr
  4051d0:	443b      	add	r3, r7
  4051d2:	d06d      	beq.n	4052b0 <_free_r+0x120>
  4051d4:	68e7      	ldr	r7, [r4, #12]
  4051d6:	60ef      	str	r7, [r5, #12]
  4051d8:	60bd      	str	r5, [r7, #8]
  4051da:	1815      	adds	r5, r2, r0
  4051dc:	686d      	ldr	r5, [r5, #4]
  4051de:	07ed      	lsls	r5, r5, #31
  4051e0:	d53e      	bpl.n	405260 <_free_r+0xd0>
  4051e2:	f043 0201 	orr.w	r2, r3, #1
  4051e6:	6062      	str	r2, [r4, #4]
  4051e8:	50e3      	str	r3, [r4, r3]
  4051ea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4051ee:	d217      	bcs.n	405220 <_free_r+0x90>
  4051f0:	08db      	lsrs	r3, r3, #3
  4051f2:	1c58      	adds	r0, r3, #1
  4051f4:	109a      	asrs	r2, r3, #2
  4051f6:	684d      	ldr	r5, [r1, #4]
  4051f8:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4051fc:	60a7      	str	r7, [r4, #8]
  4051fe:	2301      	movs	r3, #1
  405200:	4093      	lsls	r3, r2
  405202:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405206:	432b      	orrs	r3, r5
  405208:	3a08      	subs	r2, #8
  40520a:	60e2      	str	r2, [r4, #12]
  40520c:	604b      	str	r3, [r1, #4]
  40520e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405212:	60fc      	str	r4, [r7, #12]
  405214:	4640      	mov	r0, r8
  405216:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40521a:	f000 be6b 	b.w	405ef4 <__malloc_unlock>
  40521e:	4770      	bx	lr
  405220:	0a5a      	lsrs	r2, r3, #9
  405222:	2a04      	cmp	r2, #4
  405224:	d852      	bhi.n	4052cc <_free_r+0x13c>
  405226:	099a      	lsrs	r2, r3, #6
  405228:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40522c:	00ff      	lsls	r7, r7, #3
  40522e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  405232:	19c8      	adds	r0, r1, r7
  405234:	59ca      	ldr	r2, [r1, r7]
  405236:	3808      	subs	r0, #8
  405238:	4290      	cmp	r0, r2
  40523a:	d04f      	beq.n	4052dc <_free_r+0x14c>
  40523c:	6851      	ldr	r1, [r2, #4]
  40523e:	f021 0103 	bic.w	r1, r1, #3
  405242:	428b      	cmp	r3, r1
  405244:	d232      	bcs.n	4052ac <_free_r+0x11c>
  405246:	6892      	ldr	r2, [r2, #8]
  405248:	4290      	cmp	r0, r2
  40524a:	d1f7      	bne.n	40523c <_free_r+0xac>
  40524c:	68c3      	ldr	r3, [r0, #12]
  40524e:	60a0      	str	r0, [r4, #8]
  405250:	60e3      	str	r3, [r4, #12]
  405252:	609c      	str	r4, [r3, #8]
  405254:	60c4      	str	r4, [r0, #12]
  405256:	4640      	mov	r0, r8
  405258:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40525c:	f000 be4a 	b.w	405ef4 <__malloc_unlock>
  405260:	6895      	ldr	r5, [r2, #8]
  405262:	4f3b      	ldr	r7, [pc, #236]	; (405350 <_free_r+0x1c0>)
  405264:	42bd      	cmp	r5, r7
  405266:	4403      	add	r3, r0
  405268:	d040      	beq.n	4052ec <_free_r+0x15c>
  40526a:	68d0      	ldr	r0, [r2, #12]
  40526c:	60e8      	str	r0, [r5, #12]
  40526e:	f043 0201 	orr.w	r2, r3, #1
  405272:	6085      	str	r5, [r0, #8]
  405274:	6062      	str	r2, [r4, #4]
  405276:	50e3      	str	r3, [r4, r3]
  405278:	e7b7      	b.n	4051ea <_free_r+0x5a>
  40527a:	07ff      	lsls	r7, r7, #31
  40527c:	4403      	add	r3, r0
  40527e:	d407      	bmi.n	405290 <_free_r+0x100>
  405280:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405284:	1aa4      	subs	r4, r4, r2
  405286:	4413      	add	r3, r2
  405288:	68a0      	ldr	r0, [r4, #8]
  40528a:	68e2      	ldr	r2, [r4, #12]
  40528c:	60c2      	str	r2, [r0, #12]
  40528e:	6090      	str	r0, [r2, #8]
  405290:	4a30      	ldr	r2, [pc, #192]	; (405354 <_free_r+0x1c4>)
  405292:	6812      	ldr	r2, [r2, #0]
  405294:	f043 0001 	orr.w	r0, r3, #1
  405298:	4293      	cmp	r3, r2
  40529a:	6060      	str	r0, [r4, #4]
  40529c:	608c      	str	r4, [r1, #8]
  40529e:	d3b9      	bcc.n	405214 <_free_r+0x84>
  4052a0:	4b2d      	ldr	r3, [pc, #180]	; (405358 <_free_r+0x1c8>)
  4052a2:	4640      	mov	r0, r8
  4052a4:	6819      	ldr	r1, [r3, #0]
  4052a6:	f7ff ff23 	bl	4050f0 <_malloc_trim_r>
  4052aa:	e7b3      	b.n	405214 <_free_r+0x84>
  4052ac:	4610      	mov	r0, r2
  4052ae:	e7cd      	b.n	40524c <_free_r+0xbc>
  4052b0:	1811      	adds	r1, r2, r0
  4052b2:	6849      	ldr	r1, [r1, #4]
  4052b4:	07c9      	lsls	r1, r1, #31
  4052b6:	d444      	bmi.n	405342 <_free_r+0x1b2>
  4052b8:	6891      	ldr	r1, [r2, #8]
  4052ba:	68d2      	ldr	r2, [r2, #12]
  4052bc:	60ca      	str	r2, [r1, #12]
  4052be:	4403      	add	r3, r0
  4052c0:	f043 0001 	orr.w	r0, r3, #1
  4052c4:	6091      	str	r1, [r2, #8]
  4052c6:	6060      	str	r0, [r4, #4]
  4052c8:	50e3      	str	r3, [r4, r3]
  4052ca:	e7a3      	b.n	405214 <_free_r+0x84>
  4052cc:	2a14      	cmp	r2, #20
  4052ce:	d816      	bhi.n	4052fe <_free_r+0x16e>
  4052d0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4052d4:	00ff      	lsls	r7, r7, #3
  4052d6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4052da:	e7aa      	b.n	405232 <_free_r+0xa2>
  4052dc:	10aa      	asrs	r2, r5, #2
  4052de:	2301      	movs	r3, #1
  4052e0:	684d      	ldr	r5, [r1, #4]
  4052e2:	4093      	lsls	r3, r2
  4052e4:	432b      	orrs	r3, r5
  4052e6:	604b      	str	r3, [r1, #4]
  4052e8:	4603      	mov	r3, r0
  4052ea:	e7b0      	b.n	40524e <_free_r+0xbe>
  4052ec:	f043 0201 	orr.w	r2, r3, #1
  4052f0:	614c      	str	r4, [r1, #20]
  4052f2:	610c      	str	r4, [r1, #16]
  4052f4:	60e5      	str	r5, [r4, #12]
  4052f6:	60a5      	str	r5, [r4, #8]
  4052f8:	6062      	str	r2, [r4, #4]
  4052fa:	50e3      	str	r3, [r4, r3]
  4052fc:	e78a      	b.n	405214 <_free_r+0x84>
  4052fe:	2a54      	cmp	r2, #84	; 0x54
  405300:	d806      	bhi.n	405310 <_free_r+0x180>
  405302:	0b1a      	lsrs	r2, r3, #12
  405304:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405308:	00ff      	lsls	r7, r7, #3
  40530a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40530e:	e790      	b.n	405232 <_free_r+0xa2>
  405310:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405314:	d806      	bhi.n	405324 <_free_r+0x194>
  405316:	0bda      	lsrs	r2, r3, #15
  405318:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40531c:	00ff      	lsls	r7, r7, #3
  40531e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405322:	e786      	b.n	405232 <_free_r+0xa2>
  405324:	f240 5054 	movw	r0, #1364	; 0x554
  405328:	4282      	cmp	r2, r0
  40532a:	d806      	bhi.n	40533a <_free_r+0x1aa>
  40532c:	0c9a      	lsrs	r2, r3, #18
  40532e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405332:	00ff      	lsls	r7, r7, #3
  405334:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  405338:	e77b      	b.n	405232 <_free_r+0xa2>
  40533a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40533e:	257e      	movs	r5, #126	; 0x7e
  405340:	e777      	b.n	405232 <_free_r+0xa2>
  405342:	f043 0101 	orr.w	r1, r3, #1
  405346:	6061      	str	r1, [r4, #4]
  405348:	6013      	str	r3, [r2, #0]
  40534a:	e763      	b.n	405214 <_free_r+0x84>
  40534c:	204005c8 	.word	0x204005c8
  405350:	204005d0 	.word	0x204005d0
  405354:	204009d4 	.word	0x204009d4
  405358:	20400aa8 	.word	0x20400aa8

0040535c <__sfvwrite_r>:
  40535c:	6893      	ldr	r3, [r2, #8]
  40535e:	2b00      	cmp	r3, #0
  405360:	d073      	beq.n	40544a <__sfvwrite_r+0xee>
  405362:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405366:	898b      	ldrh	r3, [r1, #12]
  405368:	b083      	sub	sp, #12
  40536a:	460c      	mov	r4, r1
  40536c:	0719      	lsls	r1, r3, #28
  40536e:	9000      	str	r0, [sp, #0]
  405370:	4616      	mov	r6, r2
  405372:	d526      	bpl.n	4053c2 <__sfvwrite_r+0x66>
  405374:	6922      	ldr	r2, [r4, #16]
  405376:	b322      	cbz	r2, 4053c2 <__sfvwrite_r+0x66>
  405378:	f013 0002 	ands.w	r0, r3, #2
  40537c:	6835      	ldr	r5, [r6, #0]
  40537e:	d02c      	beq.n	4053da <__sfvwrite_r+0x7e>
  405380:	f04f 0900 	mov.w	r9, #0
  405384:	4fb0      	ldr	r7, [pc, #704]	; (405648 <__sfvwrite_r+0x2ec>)
  405386:	46c8      	mov	r8, r9
  405388:	46b2      	mov	sl, r6
  40538a:	45b8      	cmp	r8, r7
  40538c:	4643      	mov	r3, r8
  40538e:	464a      	mov	r2, r9
  405390:	bf28      	it	cs
  405392:	463b      	movcs	r3, r7
  405394:	9800      	ldr	r0, [sp, #0]
  405396:	f1b8 0f00 	cmp.w	r8, #0
  40539a:	d050      	beq.n	40543e <__sfvwrite_r+0xe2>
  40539c:	69e1      	ldr	r1, [r4, #28]
  40539e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4053a0:	47b0      	blx	r6
  4053a2:	2800      	cmp	r0, #0
  4053a4:	dd58      	ble.n	405458 <__sfvwrite_r+0xfc>
  4053a6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4053aa:	1a1b      	subs	r3, r3, r0
  4053ac:	4481      	add	r9, r0
  4053ae:	eba8 0800 	sub.w	r8, r8, r0
  4053b2:	f8ca 3008 	str.w	r3, [sl, #8]
  4053b6:	2b00      	cmp	r3, #0
  4053b8:	d1e7      	bne.n	40538a <__sfvwrite_r+0x2e>
  4053ba:	2000      	movs	r0, #0
  4053bc:	b003      	add	sp, #12
  4053be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053c2:	4621      	mov	r1, r4
  4053c4:	9800      	ldr	r0, [sp, #0]
  4053c6:	f7fe fc93 	bl	403cf0 <__swsetup_r>
  4053ca:	2800      	cmp	r0, #0
  4053cc:	f040 8133 	bne.w	405636 <__sfvwrite_r+0x2da>
  4053d0:	89a3      	ldrh	r3, [r4, #12]
  4053d2:	6835      	ldr	r5, [r6, #0]
  4053d4:	f013 0002 	ands.w	r0, r3, #2
  4053d8:	d1d2      	bne.n	405380 <__sfvwrite_r+0x24>
  4053da:	f013 0901 	ands.w	r9, r3, #1
  4053de:	d145      	bne.n	40546c <__sfvwrite_r+0x110>
  4053e0:	464f      	mov	r7, r9
  4053e2:	9601      	str	r6, [sp, #4]
  4053e4:	b337      	cbz	r7, 405434 <__sfvwrite_r+0xd8>
  4053e6:	059a      	lsls	r2, r3, #22
  4053e8:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4053ec:	f140 8083 	bpl.w	4054f6 <__sfvwrite_r+0x19a>
  4053f0:	4547      	cmp	r7, r8
  4053f2:	46c3      	mov	fp, r8
  4053f4:	f0c0 80ab 	bcc.w	40554e <__sfvwrite_r+0x1f2>
  4053f8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4053fc:	f040 80ac 	bne.w	405558 <__sfvwrite_r+0x1fc>
  405400:	6820      	ldr	r0, [r4, #0]
  405402:	46ba      	mov	sl, r7
  405404:	465a      	mov	r2, fp
  405406:	4649      	mov	r1, r9
  405408:	f000 fd0a 	bl	405e20 <memmove>
  40540c:	68a2      	ldr	r2, [r4, #8]
  40540e:	6823      	ldr	r3, [r4, #0]
  405410:	eba2 0208 	sub.w	r2, r2, r8
  405414:	445b      	add	r3, fp
  405416:	60a2      	str	r2, [r4, #8]
  405418:	6023      	str	r3, [r4, #0]
  40541a:	9a01      	ldr	r2, [sp, #4]
  40541c:	6893      	ldr	r3, [r2, #8]
  40541e:	eba3 030a 	sub.w	r3, r3, sl
  405422:	44d1      	add	r9, sl
  405424:	eba7 070a 	sub.w	r7, r7, sl
  405428:	6093      	str	r3, [r2, #8]
  40542a:	2b00      	cmp	r3, #0
  40542c:	d0c5      	beq.n	4053ba <__sfvwrite_r+0x5e>
  40542e:	89a3      	ldrh	r3, [r4, #12]
  405430:	2f00      	cmp	r7, #0
  405432:	d1d8      	bne.n	4053e6 <__sfvwrite_r+0x8a>
  405434:	f8d5 9000 	ldr.w	r9, [r5]
  405438:	686f      	ldr	r7, [r5, #4]
  40543a:	3508      	adds	r5, #8
  40543c:	e7d2      	b.n	4053e4 <__sfvwrite_r+0x88>
  40543e:	f8d5 9000 	ldr.w	r9, [r5]
  405442:	f8d5 8004 	ldr.w	r8, [r5, #4]
  405446:	3508      	adds	r5, #8
  405448:	e79f      	b.n	40538a <__sfvwrite_r+0x2e>
  40544a:	2000      	movs	r0, #0
  40544c:	4770      	bx	lr
  40544e:	4621      	mov	r1, r4
  405450:	9800      	ldr	r0, [sp, #0]
  405452:	f7ff fd1f 	bl	404e94 <_fflush_r>
  405456:	b370      	cbz	r0, 4054b6 <__sfvwrite_r+0x15a>
  405458:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40545c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405460:	f04f 30ff 	mov.w	r0, #4294967295
  405464:	81a3      	strh	r3, [r4, #12]
  405466:	b003      	add	sp, #12
  405468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40546c:	4681      	mov	r9, r0
  40546e:	4633      	mov	r3, r6
  405470:	464e      	mov	r6, r9
  405472:	46a8      	mov	r8, r5
  405474:	469a      	mov	sl, r3
  405476:	464d      	mov	r5, r9
  405478:	b34e      	cbz	r6, 4054ce <__sfvwrite_r+0x172>
  40547a:	b380      	cbz	r0, 4054de <__sfvwrite_r+0x182>
  40547c:	6820      	ldr	r0, [r4, #0]
  40547e:	6923      	ldr	r3, [r4, #16]
  405480:	6962      	ldr	r2, [r4, #20]
  405482:	45b1      	cmp	r9, r6
  405484:	46cb      	mov	fp, r9
  405486:	bf28      	it	cs
  405488:	46b3      	movcs	fp, r6
  40548a:	4298      	cmp	r0, r3
  40548c:	465f      	mov	r7, fp
  40548e:	d904      	bls.n	40549a <__sfvwrite_r+0x13e>
  405490:	68a3      	ldr	r3, [r4, #8]
  405492:	4413      	add	r3, r2
  405494:	459b      	cmp	fp, r3
  405496:	f300 80a6 	bgt.w	4055e6 <__sfvwrite_r+0x28a>
  40549a:	4593      	cmp	fp, r2
  40549c:	db4b      	blt.n	405536 <__sfvwrite_r+0x1da>
  40549e:	4613      	mov	r3, r2
  4054a0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4054a2:	69e1      	ldr	r1, [r4, #28]
  4054a4:	9800      	ldr	r0, [sp, #0]
  4054a6:	462a      	mov	r2, r5
  4054a8:	47b8      	blx	r7
  4054aa:	1e07      	subs	r7, r0, #0
  4054ac:	ddd4      	ble.n	405458 <__sfvwrite_r+0xfc>
  4054ae:	ebb9 0907 	subs.w	r9, r9, r7
  4054b2:	d0cc      	beq.n	40544e <__sfvwrite_r+0xf2>
  4054b4:	2001      	movs	r0, #1
  4054b6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4054ba:	1bdb      	subs	r3, r3, r7
  4054bc:	443d      	add	r5, r7
  4054be:	1bf6      	subs	r6, r6, r7
  4054c0:	f8ca 3008 	str.w	r3, [sl, #8]
  4054c4:	2b00      	cmp	r3, #0
  4054c6:	f43f af78 	beq.w	4053ba <__sfvwrite_r+0x5e>
  4054ca:	2e00      	cmp	r6, #0
  4054cc:	d1d5      	bne.n	40547a <__sfvwrite_r+0x11e>
  4054ce:	f108 0308 	add.w	r3, r8, #8
  4054d2:	e913 0060 	ldmdb	r3, {r5, r6}
  4054d6:	4698      	mov	r8, r3
  4054d8:	3308      	adds	r3, #8
  4054da:	2e00      	cmp	r6, #0
  4054dc:	d0f9      	beq.n	4054d2 <__sfvwrite_r+0x176>
  4054de:	4632      	mov	r2, r6
  4054e0:	210a      	movs	r1, #10
  4054e2:	4628      	mov	r0, r5
  4054e4:	f000 fc4c 	bl	405d80 <memchr>
  4054e8:	2800      	cmp	r0, #0
  4054ea:	f000 80a1 	beq.w	405630 <__sfvwrite_r+0x2d4>
  4054ee:	3001      	adds	r0, #1
  4054f0:	eba0 0905 	sub.w	r9, r0, r5
  4054f4:	e7c2      	b.n	40547c <__sfvwrite_r+0x120>
  4054f6:	6820      	ldr	r0, [r4, #0]
  4054f8:	6923      	ldr	r3, [r4, #16]
  4054fa:	4298      	cmp	r0, r3
  4054fc:	d802      	bhi.n	405504 <__sfvwrite_r+0x1a8>
  4054fe:	6963      	ldr	r3, [r4, #20]
  405500:	429f      	cmp	r7, r3
  405502:	d25d      	bcs.n	4055c0 <__sfvwrite_r+0x264>
  405504:	45b8      	cmp	r8, r7
  405506:	bf28      	it	cs
  405508:	46b8      	movcs	r8, r7
  40550a:	4642      	mov	r2, r8
  40550c:	4649      	mov	r1, r9
  40550e:	f000 fc87 	bl	405e20 <memmove>
  405512:	68a3      	ldr	r3, [r4, #8]
  405514:	6822      	ldr	r2, [r4, #0]
  405516:	eba3 0308 	sub.w	r3, r3, r8
  40551a:	4442      	add	r2, r8
  40551c:	60a3      	str	r3, [r4, #8]
  40551e:	6022      	str	r2, [r4, #0]
  405520:	b10b      	cbz	r3, 405526 <__sfvwrite_r+0x1ca>
  405522:	46c2      	mov	sl, r8
  405524:	e779      	b.n	40541a <__sfvwrite_r+0xbe>
  405526:	4621      	mov	r1, r4
  405528:	9800      	ldr	r0, [sp, #0]
  40552a:	f7ff fcb3 	bl	404e94 <_fflush_r>
  40552e:	2800      	cmp	r0, #0
  405530:	d192      	bne.n	405458 <__sfvwrite_r+0xfc>
  405532:	46c2      	mov	sl, r8
  405534:	e771      	b.n	40541a <__sfvwrite_r+0xbe>
  405536:	465a      	mov	r2, fp
  405538:	4629      	mov	r1, r5
  40553a:	f000 fc71 	bl	405e20 <memmove>
  40553e:	68a2      	ldr	r2, [r4, #8]
  405540:	6823      	ldr	r3, [r4, #0]
  405542:	eba2 020b 	sub.w	r2, r2, fp
  405546:	445b      	add	r3, fp
  405548:	60a2      	str	r2, [r4, #8]
  40554a:	6023      	str	r3, [r4, #0]
  40554c:	e7af      	b.n	4054ae <__sfvwrite_r+0x152>
  40554e:	6820      	ldr	r0, [r4, #0]
  405550:	46b8      	mov	r8, r7
  405552:	46ba      	mov	sl, r7
  405554:	46bb      	mov	fp, r7
  405556:	e755      	b.n	405404 <__sfvwrite_r+0xa8>
  405558:	6962      	ldr	r2, [r4, #20]
  40555a:	6820      	ldr	r0, [r4, #0]
  40555c:	6921      	ldr	r1, [r4, #16]
  40555e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  405562:	eba0 0a01 	sub.w	sl, r0, r1
  405566:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40556a:	f10a 0001 	add.w	r0, sl, #1
  40556e:	ea4f 0868 	mov.w	r8, r8, asr #1
  405572:	4438      	add	r0, r7
  405574:	4540      	cmp	r0, r8
  405576:	4642      	mov	r2, r8
  405578:	bf84      	itt	hi
  40557a:	4680      	movhi	r8, r0
  40557c:	4642      	movhi	r2, r8
  40557e:	055b      	lsls	r3, r3, #21
  405580:	d544      	bpl.n	40560c <__sfvwrite_r+0x2b0>
  405582:	4611      	mov	r1, r2
  405584:	9800      	ldr	r0, [sp, #0]
  405586:	f000 f92f 	bl	4057e8 <_malloc_r>
  40558a:	4683      	mov	fp, r0
  40558c:	2800      	cmp	r0, #0
  40558e:	d055      	beq.n	40563c <__sfvwrite_r+0x2e0>
  405590:	4652      	mov	r2, sl
  405592:	6921      	ldr	r1, [r4, #16]
  405594:	f7fc f81e 	bl	4015d4 <memcpy>
  405598:	89a3      	ldrh	r3, [r4, #12]
  40559a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40559e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4055a2:	81a3      	strh	r3, [r4, #12]
  4055a4:	eb0b 000a 	add.w	r0, fp, sl
  4055a8:	eba8 030a 	sub.w	r3, r8, sl
  4055ac:	f8c4 b010 	str.w	fp, [r4, #16]
  4055b0:	f8c4 8014 	str.w	r8, [r4, #20]
  4055b4:	6020      	str	r0, [r4, #0]
  4055b6:	60a3      	str	r3, [r4, #8]
  4055b8:	46b8      	mov	r8, r7
  4055ba:	46ba      	mov	sl, r7
  4055bc:	46bb      	mov	fp, r7
  4055be:	e721      	b.n	405404 <__sfvwrite_r+0xa8>
  4055c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4055c4:	42b9      	cmp	r1, r7
  4055c6:	bf28      	it	cs
  4055c8:	4639      	movcs	r1, r7
  4055ca:	464a      	mov	r2, r9
  4055cc:	fb91 f1f3 	sdiv	r1, r1, r3
  4055d0:	9800      	ldr	r0, [sp, #0]
  4055d2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4055d4:	fb03 f301 	mul.w	r3, r3, r1
  4055d8:	69e1      	ldr	r1, [r4, #28]
  4055da:	47b0      	blx	r6
  4055dc:	f1b0 0a00 	subs.w	sl, r0, #0
  4055e0:	f73f af1b 	bgt.w	40541a <__sfvwrite_r+0xbe>
  4055e4:	e738      	b.n	405458 <__sfvwrite_r+0xfc>
  4055e6:	461a      	mov	r2, r3
  4055e8:	4629      	mov	r1, r5
  4055ea:	9301      	str	r3, [sp, #4]
  4055ec:	f000 fc18 	bl	405e20 <memmove>
  4055f0:	6822      	ldr	r2, [r4, #0]
  4055f2:	9b01      	ldr	r3, [sp, #4]
  4055f4:	9800      	ldr	r0, [sp, #0]
  4055f6:	441a      	add	r2, r3
  4055f8:	6022      	str	r2, [r4, #0]
  4055fa:	4621      	mov	r1, r4
  4055fc:	f7ff fc4a 	bl	404e94 <_fflush_r>
  405600:	9b01      	ldr	r3, [sp, #4]
  405602:	2800      	cmp	r0, #0
  405604:	f47f af28 	bne.w	405458 <__sfvwrite_r+0xfc>
  405608:	461f      	mov	r7, r3
  40560a:	e750      	b.n	4054ae <__sfvwrite_r+0x152>
  40560c:	9800      	ldr	r0, [sp, #0]
  40560e:	f000 ff71 	bl	4064f4 <_realloc_r>
  405612:	4683      	mov	fp, r0
  405614:	2800      	cmp	r0, #0
  405616:	d1c5      	bne.n	4055a4 <__sfvwrite_r+0x248>
  405618:	9d00      	ldr	r5, [sp, #0]
  40561a:	6921      	ldr	r1, [r4, #16]
  40561c:	4628      	mov	r0, r5
  40561e:	f7ff fdb7 	bl	405190 <_free_r>
  405622:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405626:	220c      	movs	r2, #12
  405628:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40562c:	602a      	str	r2, [r5, #0]
  40562e:	e715      	b.n	40545c <__sfvwrite_r+0x100>
  405630:	f106 0901 	add.w	r9, r6, #1
  405634:	e722      	b.n	40547c <__sfvwrite_r+0x120>
  405636:	f04f 30ff 	mov.w	r0, #4294967295
  40563a:	e6bf      	b.n	4053bc <__sfvwrite_r+0x60>
  40563c:	9a00      	ldr	r2, [sp, #0]
  40563e:	230c      	movs	r3, #12
  405640:	6013      	str	r3, [r2, #0]
  405642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405646:	e709      	b.n	40545c <__sfvwrite_r+0x100>
  405648:	7ffffc00 	.word	0x7ffffc00

0040564c <_fwalk_reent>:
  40564c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405650:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  405654:	d01f      	beq.n	405696 <_fwalk_reent+0x4a>
  405656:	4688      	mov	r8, r1
  405658:	4606      	mov	r6, r0
  40565a:	f04f 0900 	mov.w	r9, #0
  40565e:	687d      	ldr	r5, [r7, #4]
  405660:	68bc      	ldr	r4, [r7, #8]
  405662:	3d01      	subs	r5, #1
  405664:	d411      	bmi.n	40568a <_fwalk_reent+0x3e>
  405666:	89a3      	ldrh	r3, [r4, #12]
  405668:	2b01      	cmp	r3, #1
  40566a:	f105 35ff 	add.w	r5, r5, #4294967295
  40566e:	d908      	bls.n	405682 <_fwalk_reent+0x36>
  405670:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  405674:	3301      	adds	r3, #1
  405676:	4621      	mov	r1, r4
  405678:	4630      	mov	r0, r6
  40567a:	d002      	beq.n	405682 <_fwalk_reent+0x36>
  40567c:	47c0      	blx	r8
  40567e:	ea49 0900 	orr.w	r9, r9, r0
  405682:	1c6b      	adds	r3, r5, #1
  405684:	f104 0468 	add.w	r4, r4, #104	; 0x68
  405688:	d1ed      	bne.n	405666 <_fwalk_reent+0x1a>
  40568a:	683f      	ldr	r7, [r7, #0]
  40568c:	2f00      	cmp	r7, #0
  40568e:	d1e6      	bne.n	40565e <_fwalk_reent+0x12>
  405690:	4648      	mov	r0, r9
  405692:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405696:	46b9      	mov	r9, r7
  405698:	4648      	mov	r0, r9
  40569a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40569e:	bf00      	nop

004056a0 <__locale_mb_cur_max>:
  4056a0:	4b04      	ldr	r3, [pc, #16]	; (4056b4 <__locale_mb_cur_max+0x14>)
  4056a2:	4a05      	ldr	r2, [pc, #20]	; (4056b8 <__locale_mb_cur_max+0x18>)
  4056a4:	681b      	ldr	r3, [r3, #0]
  4056a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4056a8:	2b00      	cmp	r3, #0
  4056aa:	bf08      	it	eq
  4056ac:	4613      	moveq	r3, r2
  4056ae:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4056b2:	4770      	bx	lr
  4056b4:	2040002c 	.word	0x2040002c
  4056b8:	2040045c 	.word	0x2040045c

004056bc <_localeconv_r>:
  4056bc:	4a04      	ldr	r2, [pc, #16]	; (4056d0 <_localeconv_r+0x14>)
  4056be:	4b05      	ldr	r3, [pc, #20]	; (4056d4 <_localeconv_r+0x18>)
  4056c0:	6812      	ldr	r2, [r2, #0]
  4056c2:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4056c4:	2800      	cmp	r0, #0
  4056c6:	bf08      	it	eq
  4056c8:	4618      	moveq	r0, r3
  4056ca:	30f0      	adds	r0, #240	; 0xf0
  4056cc:	4770      	bx	lr
  4056ce:	bf00      	nop
  4056d0:	2040002c 	.word	0x2040002c
  4056d4:	2040045c 	.word	0x2040045c

004056d8 <__retarget_lock_init_recursive>:
  4056d8:	4770      	bx	lr
  4056da:	bf00      	nop

004056dc <__retarget_lock_close_recursive>:
  4056dc:	4770      	bx	lr
  4056de:	bf00      	nop

004056e0 <__retarget_lock_acquire_recursive>:
  4056e0:	4770      	bx	lr
  4056e2:	bf00      	nop

004056e4 <__retarget_lock_release_recursive>:
  4056e4:	4770      	bx	lr
  4056e6:	bf00      	nop

004056e8 <__swhatbuf_r>:
  4056e8:	b570      	push	{r4, r5, r6, lr}
  4056ea:	460c      	mov	r4, r1
  4056ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4056f0:	2900      	cmp	r1, #0
  4056f2:	b090      	sub	sp, #64	; 0x40
  4056f4:	4615      	mov	r5, r2
  4056f6:	461e      	mov	r6, r3
  4056f8:	db14      	blt.n	405724 <__swhatbuf_r+0x3c>
  4056fa:	aa01      	add	r2, sp, #4
  4056fc:	f001 fb20 	bl	406d40 <_fstat_r>
  405700:	2800      	cmp	r0, #0
  405702:	db0f      	blt.n	405724 <__swhatbuf_r+0x3c>
  405704:	9a02      	ldr	r2, [sp, #8]
  405706:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40570a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40570e:	fab2 f282 	clz	r2, r2
  405712:	0952      	lsrs	r2, r2, #5
  405714:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405718:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40571c:	6032      	str	r2, [r6, #0]
  40571e:	602b      	str	r3, [r5, #0]
  405720:	b010      	add	sp, #64	; 0x40
  405722:	bd70      	pop	{r4, r5, r6, pc}
  405724:	89a2      	ldrh	r2, [r4, #12]
  405726:	2300      	movs	r3, #0
  405728:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40572c:	6033      	str	r3, [r6, #0]
  40572e:	d004      	beq.n	40573a <__swhatbuf_r+0x52>
  405730:	2240      	movs	r2, #64	; 0x40
  405732:	4618      	mov	r0, r3
  405734:	602a      	str	r2, [r5, #0]
  405736:	b010      	add	sp, #64	; 0x40
  405738:	bd70      	pop	{r4, r5, r6, pc}
  40573a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40573e:	602b      	str	r3, [r5, #0]
  405740:	b010      	add	sp, #64	; 0x40
  405742:	bd70      	pop	{r4, r5, r6, pc}

00405744 <__smakebuf_r>:
  405744:	898a      	ldrh	r2, [r1, #12]
  405746:	0792      	lsls	r2, r2, #30
  405748:	460b      	mov	r3, r1
  40574a:	d506      	bpl.n	40575a <__smakebuf_r+0x16>
  40574c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  405750:	2101      	movs	r1, #1
  405752:	601a      	str	r2, [r3, #0]
  405754:	611a      	str	r2, [r3, #16]
  405756:	6159      	str	r1, [r3, #20]
  405758:	4770      	bx	lr
  40575a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40575c:	b083      	sub	sp, #12
  40575e:	ab01      	add	r3, sp, #4
  405760:	466a      	mov	r2, sp
  405762:	460c      	mov	r4, r1
  405764:	4606      	mov	r6, r0
  405766:	f7ff ffbf 	bl	4056e8 <__swhatbuf_r>
  40576a:	9900      	ldr	r1, [sp, #0]
  40576c:	4605      	mov	r5, r0
  40576e:	4630      	mov	r0, r6
  405770:	f000 f83a 	bl	4057e8 <_malloc_r>
  405774:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405778:	b1d8      	cbz	r0, 4057b2 <__smakebuf_r+0x6e>
  40577a:	9a01      	ldr	r2, [sp, #4]
  40577c:	4f15      	ldr	r7, [pc, #84]	; (4057d4 <__smakebuf_r+0x90>)
  40577e:	9900      	ldr	r1, [sp, #0]
  405780:	63f7      	str	r7, [r6, #60]	; 0x3c
  405782:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405786:	81a3      	strh	r3, [r4, #12]
  405788:	6020      	str	r0, [r4, #0]
  40578a:	6120      	str	r0, [r4, #16]
  40578c:	6161      	str	r1, [r4, #20]
  40578e:	b91a      	cbnz	r2, 405798 <__smakebuf_r+0x54>
  405790:	432b      	orrs	r3, r5
  405792:	81a3      	strh	r3, [r4, #12]
  405794:	b003      	add	sp, #12
  405796:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405798:	4630      	mov	r0, r6
  40579a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40579e:	f001 fae3 	bl	406d68 <_isatty_r>
  4057a2:	b1a0      	cbz	r0, 4057ce <__smakebuf_r+0x8a>
  4057a4:	89a3      	ldrh	r3, [r4, #12]
  4057a6:	f023 0303 	bic.w	r3, r3, #3
  4057aa:	f043 0301 	orr.w	r3, r3, #1
  4057ae:	b21b      	sxth	r3, r3
  4057b0:	e7ee      	b.n	405790 <__smakebuf_r+0x4c>
  4057b2:	059a      	lsls	r2, r3, #22
  4057b4:	d4ee      	bmi.n	405794 <__smakebuf_r+0x50>
  4057b6:	f023 0303 	bic.w	r3, r3, #3
  4057ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4057be:	f043 0302 	orr.w	r3, r3, #2
  4057c2:	2101      	movs	r1, #1
  4057c4:	81a3      	strh	r3, [r4, #12]
  4057c6:	6022      	str	r2, [r4, #0]
  4057c8:	6122      	str	r2, [r4, #16]
  4057ca:	6161      	str	r1, [r4, #20]
  4057cc:	e7e2      	b.n	405794 <__smakebuf_r+0x50>
  4057ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4057d2:	e7dd      	b.n	405790 <__smakebuf_r+0x4c>
  4057d4:	00404ee9 	.word	0x00404ee9

004057d8 <malloc>:
  4057d8:	4b02      	ldr	r3, [pc, #8]	; (4057e4 <malloc+0xc>)
  4057da:	4601      	mov	r1, r0
  4057dc:	6818      	ldr	r0, [r3, #0]
  4057de:	f000 b803 	b.w	4057e8 <_malloc_r>
  4057e2:	bf00      	nop
  4057e4:	2040002c 	.word	0x2040002c

004057e8 <_malloc_r>:
  4057e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4057ec:	f101 060b 	add.w	r6, r1, #11
  4057f0:	2e16      	cmp	r6, #22
  4057f2:	b083      	sub	sp, #12
  4057f4:	4605      	mov	r5, r0
  4057f6:	f240 809e 	bls.w	405936 <_malloc_r+0x14e>
  4057fa:	f036 0607 	bics.w	r6, r6, #7
  4057fe:	f100 80bd 	bmi.w	40597c <_malloc_r+0x194>
  405802:	42b1      	cmp	r1, r6
  405804:	f200 80ba 	bhi.w	40597c <_malloc_r+0x194>
  405808:	f000 fb6e 	bl	405ee8 <__malloc_lock>
  40580c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  405810:	f0c0 8293 	bcc.w	405d3a <_malloc_r+0x552>
  405814:	0a73      	lsrs	r3, r6, #9
  405816:	f000 80b8 	beq.w	40598a <_malloc_r+0x1a2>
  40581a:	2b04      	cmp	r3, #4
  40581c:	f200 8179 	bhi.w	405b12 <_malloc_r+0x32a>
  405820:	09b3      	lsrs	r3, r6, #6
  405822:	f103 0039 	add.w	r0, r3, #57	; 0x39
  405826:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40582a:	00c3      	lsls	r3, r0, #3
  40582c:	4fbf      	ldr	r7, [pc, #764]	; (405b2c <_malloc_r+0x344>)
  40582e:	443b      	add	r3, r7
  405830:	f1a3 0108 	sub.w	r1, r3, #8
  405834:	685c      	ldr	r4, [r3, #4]
  405836:	42a1      	cmp	r1, r4
  405838:	d106      	bne.n	405848 <_malloc_r+0x60>
  40583a:	e00c      	b.n	405856 <_malloc_r+0x6e>
  40583c:	2a00      	cmp	r2, #0
  40583e:	f280 80aa 	bge.w	405996 <_malloc_r+0x1ae>
  405842:	68e4      	ldr	r4, [r4, #12]
  405844:	42a1      	cmp	r1, r4
  405846:	d006      	beq.n	405856 <_malloc_r+0x6e>
  405848:	6863      	ldr	r3, [r4, #4]
  40584a:	f023 0303 	bic.w	r3, r3, #3
  40584e:	1b9a      	subs	r2, r3, r6
  405850:	2a0f      	cmp	r2, #15
  405852:	ddf3      	ble.n	40583c <_malloc_r+0x54>
  405854:	4670      	mov	r0, lr
  405856:	693c      	ldr	r4, [r7, #16]
  405858:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 405b40 <_malloc_r+0x358>
  40585c:	4574      	cmp	r4, lr
  40585e:	f000 81ab 	beq.w	405bb8 <_malloc_r+0x3d0>
  405862:	6863      	ldr	r3, [r4, #4]
  405864:	f023 0303 	bic.w	r3, r3, #3
  405868:	1b9a      	subs	r2, r3, r6
  40586a:	2a0f      	cmp	r2, #15
  40586c:	f300 8190 	bgt.w	405b90 <_malloc_r+0x3a8>
  405870:	2a00      	cmp	r2, #0
  405872:	f8c7 e014 	str.w	lr, [r7, #20]
  405876:	f8c7 e010 	str.w	lr, [r7, #16]
  40587a:	f280 809d 	bge.w	4059b8 <_malloc_r+0x1d0>
  40587e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405882:	f080 8161 	bcs.w	405b48 <_malloc_r+0x360>
  405886:	08db      	lsrs	r3, r3, #3
  405888:	f103 0c01 	add.w	ip, r3, #1
  40588c:	1099      	asrs	r1, r3, #2
  40588e:	687a      	ldr	r2, [r7, #4]
  405890:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  405894:	f8c4 8008 	str.w	r8, [r4, #8]
  405898:	2301      	movs	r3, #1
  40589a:	408b      	lsls	r3, r1
  40589c:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4058a0:	4313      	orrs	r3, r2
  4058a2:	3908      	subs	r1, #8
  4058a4:	60e1      	str	r1, [r4, #12]
  4058a6:	607b      	str	r3, [r7, #4]
  4058a8:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4058ac:	f8c8 400c 	str.w	r4, [r8, #12]
  4058b0:	1082      	asrs	r2, r0, #2
  4058b2:	2401      	movs	r4, #1
  4058b4:	4094      	lsls	r4, r2
  4058b6:	429c      	cmp	r4, r3
  4058b8:	f200 808b 	bhi.w	4059d2 <_malloc_r+0x1ea>
  4058bc:	421c      	tst	r4, r3
  4058be:	d106      	bne.n	4058ce <_malloc_r+0xe6>
  4058c0:	f020 0003 	bic.w	r0, r0, #3
  4058c4:	0064      	lsls	r4, r4, #1
  4058c6:	421c      	tst	r4, r3
  4058c8:	f100 0004 	add.w	r0, r0, #4
  4058cc:	d0fa      	beq.n	4058c4 <_malloc_r+0xdc>
  4058ce:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4058d2:	46cc      	mov	ip, r9
  4058d4:	4680      	mov	r8, r0
  4058d6:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4058da:	459c      	cmp	ip, r3
  4058dc:	d107      	bne.n	4058ee <_malloc_r+0x106>
  4058de:	e16d      	b.n	405bbc <_malloc_r+0x3d4>
  4058e0:	2a00      	cmp	r2, #0
  4058e2:	f280 817b 	bge.w	405bdc <_malloc_r+0x3f4>
  4058e6:	68db      	ldr	r3, [r3, #12]
  4058e8:	459c      	cmp	ip, r3
  4058ea:	f000 8167 	beq.w	405bbc <_malloc_r+0x3d4>
  4058ee:	6859      	ldr	r1, [r3, #4]
  4058f0:	f021 0103 	bic.w	r1, r1, #3
  4058f4:	1b8a      	subs	r2, r1, r6
  4058f6:	2a0f      	cmp	r2, #15
  4058f8:	ddf2      	ble.n	4058e0 <_malloc_r+0xf8>
  4058fa:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4058fe:	f8d3 8008 	ldr.w	r8, [r3, #8]
  405902:	9300      	str	r3, [sp, #0]
  405904:	199c      	adds	r4, r3, r6
  405906:	4628      	mov	r0, r5
  405908:	f046 0601 	orr.w	r6, r6, #1
  40590c:	f042 0501 	orr.w	r5, r2, #1
  405910:	605e      	str	r6, [r3, #4]
  405912:	f8c8 c00c 	str.w	ip, [r8, #12]
  405916:	f8cc 8008 	str.w	r8, [ip, #8]
  40591a:	617c      	str	r4, [r7, #20]
  40591c:	613c      	str	r4, [r7, #16]
  40591e:	f8c4 e00c 	str.w	lr, [r4, #12]
  405922:	f8c4 e008 	str.w	lr, [r4, #8]
  405926:	6065      	str	r5, [r4, #4]
  405928:	505a      	str	r2, [r3, r1]
  40592a:	f000 fae3 	bl	405ef4 <__malloc_unlock>
  40592e:	9b00      	ldr	r3, [sp, #0]
  405930:	f103 0408 	add.w	r4, r3, #8
  405934:	e01e      	b.n	405974 <_malloc_r+0x18c>
  405936:	2910      	cmp	r1, #16
  405938:	d820      	bhi.n	40597c <_malloc_r+0x194>
  40593a:	f000 fad5 	bl	405ee8 <__malloc_lock>
  40593e:	2610      	movs	r6, #16
  405940:	2318      	movs	r3, #24
  405942:	2002      	movs	r0, #2
  405944:	4f79      	ldr	r7, [pc, #484]	; (405b2c <_malloc_r+0x344>)
  405946:	443b      	add	r3, r7
  405948:	f1a3 0208 	sub.w	r2, r3, #8
  40594c:	685c      	ldr	r4, [r3, #4]
  40594e:	4294      	cmp	r4, r2
  405950:	f000 813d 	beq.w	405bce <_malloc_r+0x3e6>
  405954:	6863      	ldr	r3, [r4, #4]
  405956:	68e1      	ldr	r1, [r4, #12]
  405958:	68a6      	ldr	r6, [r4, #8]
  40595a:	f023 0303 	bic.w	r3, r3, #3
  40595e:	4423      	add	r3, r4
  405960:	4628      	mov	r0, r5
  405962:	685a      	ldr	r2, [r3, #4]
  405964:	60f1      	str	r1, [r6, #12]
  405966:	f042 0201 	orr.w	r2, r2, #1
  40596a:	608e      	str	r6, [r1, #8]
  40596c:	605a      	str	r2, [r3, #4]
  40596e:	f000 fac1 	bl	405ef4 <__malloc_unlock>
  405972:	3408      	adds	r4, #8
  405974:	4620      	mov	r0, r4
  405976:	b003      	add	sp, #12
  405978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40597c:	2400      	movs	r4, #0
  40597e:	230c      	movs	r3, #12
  405980:	4620      	mov	r0, r4
  405982:	602b      	str	r3, [r5, #0]
  405984:	b003      	add	sp, #12
  405986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40598a:	2040      	movs	r0, #64	; 0x40
  40598c:	f44f 7300 	mov.w	r3, #512	; 0x200
  405990:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  405994:	e74a      	b.n	40582c <_malloc_r+0x44>
  405996:	4423      	add	r3, r4
  405998:	68e1      	ldr	r1, [r4, #12]
  40599a:	685a      	ldr	r2, [r3, #4]
  40599c:	68a6      	ldr	r6, [r4, #8]
  40599e:	f042 0201 	orr.w	r2, r2, #1
  4059a2:	60f1      	str	r1, [r6, #12]
  4059a4:	4628      	mov	r0, r5
  4059a6:	608e      	str	r6, [r1, #8]
  4059a8:	605a      	str	r2, [r3, #4]
  4059aa:	f000 faa3 	bl	405ef4 <__malloc_unlock>
  4059ae:	3408      	adds	r4, #8
  4059b0:	4620      	mov	r0, r4
  4059b2:	b003      	add	sp, #12
  4059b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4059b8:	4423      	add	r3, r4
  4059ba:	4628      	mov	r0, r5
  4059bc:	685a      	ldr	r2, [r3, #4]
  4059be:	f042 0201 	orr.w	r2, r2, #1
  4059c2:	605a      	str	r2, [r3, #4]
  4059c4:	f000 fa96 	bl	405ef4 <__malloc_unlock>
  4059c8:	3408      	adds	r4, #8
  4059ca:	4620      	mov	r0, r4
  4059cc:	b003      	add	sp, #12
  4059ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4059d2:	68bc      	ldr	r4, [r7, #8]
  4059d4:	6863      	ldr	r3, [r4, #4]
  4059d6:	f023 0803 	bic.w	r8, r3, #3
  4059da:	45b0      	cmp	r8, r6
  4059dc:	d304      	bcc.n	4059e8 <_malloc_r+0x200>
  4059de:	eba8 0306 	sub.w	r3, r8, r6
  4059e2:	2b0f      	cmp	r3, #15
  4059e4:	f300 8085 	bgt.w	405af2 <_malloc_r+0x30a>
  4059e8:	f8df 9158 	ldr.w	r9, [pc, #344]	; 405b44 <_malloc_r+0x35c>
  4059ec:	4b50      	ldr	r3, [pc, #320]	; (405b30 <_malloc_r+0x348>)
  4059ee:	f8d9 2000 	ldr.w	r2, [r9]
  4059f2:	681b      	ldr	r3, [r3, #0]
  4059f4:	3201      	adds	r2, #1
  4059f6:	4433      	add	r3, r6
  4059f8:	eb04 0a08 	add.w	sl, r4, r8
  4059fc:	f000 8155 	beq.w	405caa <_malloc_r+0x4c2>
  405a00:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  405a04:	330f      	adds	r3, #15
  405a06:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  405a0a:	f02b 0b0f 	bic.w	fp, fp, #15
  405a0e:	4659      	mov	r1, fp
  405a10:	4628      	mov	r0, r5
  405a12:	f000 ff15 	bl	406840 <_sbrk_r>
  405a16:	1c41      	adds	r1, r0, #1
  405a18:	4602      	mov	r2, r0
  405a1a:	f000 80fc 	beq.w	405c16 <_malloc_r+0x42e>
  405a1e:	4582      	cmp	sl, r0
  405a20:	f200 80f7 	bhi.w	405c12 <_malloc_r+0x42a>
  405a24:	4b43      	ldr	r3, [pc, #268]	; (405b34 <_malloc_r+0x34c>)
  405a26:	6819      	ldr	r1, [r3, #0]
  405a28:	4459      	add	r1, fp
  405a2a:	6019      	str	r1, [r3, #0]
  405a2c:	f000 814d 	beq.w	405cca <_malloc_r+0x4e2>
  405a30:	f8d9 0000 	ldr.w	r0, [r9]
  405a34:	3001      	adds	r0, #1
  405a36:	bf1b      	ittet	ne
  405a38:	eba2 0a0a 	subne.w	sl, r2, sl
  405a3c:	4451      	addne	r1, sl
  405a3e:	f8c9 2000 	streq.w	r2, [r9]
  405a42:	6019      	strne	r1, [r3, #0]
  405a44:	f012 0107 	ands.w	r1, r2, #7
  405a48:	f000 8115 	beq.w	405c76 <_malloc_r+0x48e>
  405a4c:	f1c1 0008 	rsb	r0, r1, #8
  405a50:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  405a54:	4402      	add	r2, r0
  405a56:	3108      	adds	r1, #8
  405a58:	eb02 090b 	add.w	r9, r2, fp
  405a5c:	f3c9 090b 	ubfx	r9, r9, #0, #12
  405a60:	eba1 0909 	sub.w	r9, r1, r9
  405a64:	4649      	mov	r1, r9
  405a66:	4628      	mov	r0, r5
  405a68:	9301      	str	r3, [sp, #4]
  405a6a:	9200      	str	r2, [sp, #0]
  405a6c:	f000 fee8 	bl	406840 <_sbrk_r>
  405a70:	1c43      	adds	r3, r0, #1
  405a72:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405a76:	f000 8143 	beq.w	405d00 <_malloc_r+0x518>
  405a7a:	1a80      	subs	r0, r0, r2
  405a7c:	4448      	add	r0, r9
  405a7e:	f040 0001 	orr.w	r0, r0, #1
  405a82:	6819      	ldr	r1, [r3, #0]
  405a84:	60ba      	str	r2, [r7, #8]
  405a86:	4449      	add	r1, r9
  405a88:	42bc      	cmp	r4, r7
  405a8a:	6050      	str	r0, [r2, #4]
  405a8c:	6019      	str	r1, [r3, #0]
  405a8e:	d017      	beq.n	405ac0 <_malloc_r+0x2d8>
  405a90:	f1b8 0f0f 	cmp.w	r8, #15
  405a94:	f240 80fb 	bls.w	405c8e <_malloc_r+0x4a6>
  405a98:	6860      	ldr	r0, [r4, #4]
  405a9a:	f1a8 020c 	sub.w	r2, r8, #12
  405a9e:	f022 0207 	bic.w	r2, r2, #7
  405aa2:	eb04 0e02 	add.w	lr, r4, r2
  405aa6:	f000 0001 	and.w	r0, r0, #1
  405aaa:	f04f 0c05 	mov.w	ip, #5
  405aae:	4310      	orrs	r0, r2
  405ab0:	2a0f      	cmp	r2, #15
  405ab2:	6060      	str	r0, [r4, #4]
  405ab4:	f8ce c004 	str.w	ip, [lr, #4]
  405ab8:	f8ce c008 	str.w	ip, [lr, #8]
  405abc:	f200 8117 	bhi.w	405cee <_malloc_r+0x506>
  405ac0:	4b1d      	ldr	r3, [pc, #116]	; (405b38 <_malloc_r+0x350>)
  405ac2:	68bc      	ldr	r4, [r7, #8]
  405ac4:	681a      	ldr	r2, [r3, #0]
  405ac6:	4291      	cmp	r1, r2
  405ac8:	bf88      	it	hi
  405aca:	6019      	strhi	r1, [r3, #0]
  405acc:	4b1b      	ldr	r3, [pc, #108]	; (405b3c <_malloc_r+0x354>)
  405ace:	681a      	ldr	r2, [r3, #0]
  405ad0:	4291      	cmp	r1, r2
  405ad2:	6862      	ldr	r2, [r4, #4]
  405ad4:	bf88      	it	hi
  405ad6:	6019      	strhi	r1, [r3, #0]
  405ad8:	f022 0203 	bic.w	r2, r2, #3
  405adc:	4296      	cmp	r6, r2
  405ade:	eba2 0306 	sub.w	r3, r2, r6
  405ae2:	d801      	bhi.n	405ae8 <_malloc_r+0x300>
  405ae4:	2b0f      	cmp	r3, #15
  405ae6:	dc04      	bgt.n	405af2 <_malloc_r+0x30a>
  405ae8:	4628      	mov	r0, r5
  405aea:	f000 fa03 	bl	405ef4 <__malloc_unlock>
  405aee:	2400      	movs	r4, #0
  405af0:	e740      	b.n	405974 <_malloc_r+0x18c>
  405af2:	19a2      	adds	r2, r4, r6
  405af4:	f043 0301 	orr.w	r3, r3, #1
  405af8:	f046 0601 	orr.w	r6, r6, #1
  405afc:	6066      	str	r6, [r4, #4]
  405afe:	4628      	mov	r0, r5
  405b00:	60ba      	str	r2, [r7, #8]
  405b02:	6053      	str	r3, [r2, #4]
  405b04:	f000 f9f6 	bl	405ef4 <__malloc_unlock>
  405b08:	3408      	adds	r4, #8
  405b0a:	4620      	mov	r0, r4
  405b0c:	b003      	add	sp, #12
  405b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405b12:	2b14      	cmp	r3, #20
  405b14:	d971      	bls.n	405bfa <_malloc_r+0x412>
  405b16:	2b54      	cmp	r3, #84	; 0x54
  405b18:	f200 80a3 	bhi.w	405c62 <_malloc_r+0x47a>
  405b1c:	0b33      	lsrs	r3, r6, #12
  405b1e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  405b22:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  405b26:	00c3      	lsls	r3, r0, #3
  405b28:	e680      	b.n	40582c <_malloc_r+0x44>
  405b2a:	bf00      	nop
  405b2c:	204005c8 	.word	0x204005c8
  405b30:	20400aa8 	.word	0x20400aa8
  405b34:	20400a78 	.word	0x20400a78
  405b38:	20400aa0 	.word	0x20400aa0
  405b3c:	20400aa4 	.word	0x20400aa4
  405b40:	204005d0 	.word	0x204005d0
  405b44:	204009d0 	.word	0x204009d0
  405b48:	0a5a      	lsrs	r2, r3, #9
  405b4a:	2a04      	cmp	r2, #4
  405b4c:	d95b      	bls.n	405c06 <_malloc_r+0x41e>
  405b4e:	2a14      	cmp	r2, #20
  405b50:	f200 80ae 	bhi.w	405cb0 <_malloc_r+0x4c8>
  405b54:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  405b58:	00c9      	lsls	r1, r1, #3
  405b5a:	325b      	adds	r2, #91	; 0x5b
  405b5c:	eb07 0c01 	add.w	ip, r7, r1
  405b60:	5879      	ldr	r1, [r7, r1]
  405b62:	f1ac 0c08 	sub.w	ip, ip, #8
  405b66:	458c      	cmp	ip, r1
  405b68:	f000 8088 	beq.w	405c7c <_malloc_r+0x494>
  405b6c:	684a      	ldr	r2, [r1, #4]
  405b6e:	f022 0203 	bic.w	r2, r2, #3
  405b72:	4293      	cmp	r3, r2
  405b74:	d273      	bcs.n	405c5e <_malloc_r+0x476>
  405b76:	6889      	ldr	r1, [r1, #8]
  405b78:	458c      	cmp	ip, r1
  405b7a:	d1f7      	bne.n	405b6c <_malloc_r+0x384>
  405b7c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  405b80:	687b      	ldr	r3, [r7, #4]
  405b82:	60e2      	str	r2, [r4, #12]
  405b84:	f8c4 c008 	str.w	ip, [r4, #8]
  405b88:	6094      	str	r4, [r2, #8]
  405b8a:	f8cc 400c 	str.w	r4, [ip, #12]
  405b8e:	e68f      	b.n	4058b0 <_malloc_r+0xc8>
  405b90:	19a1      	adds	r1, r4, r6
  405b92:	f046 0c01 	orr.w	ip, r6, #1
  405b96:	f042 0601 	orr.w	r6, r2, #1
  405b9a:	f8c4 c004 	str.w	ip, [r4, #4]
  405b9e:	4628      	mov	r0, r5
  405ba0:	6179      	str	r1, [r7, #20]
  405ba2:	6139      	str	r1, [r7, #16]
  405ba4:	f8c1 e00c 	str.w	lr, [r1, #12]
  405ba8:	f8c1 e008 	str.w	lr, [r1, #8]
  405bac:	604e      	str	r6, [r1, #4]
  405bae:	50e2      	str	r2, [r4, r3]
  405bb0:	f000 f9a0 	bl	405ef4 <__malloc_unlock>
  405bb4:	3408      	adds	r4, #8
  405bb6:	e6dd      	b.n	405974 <_malloc_r+0x18c>
  405bb8:	687b      	ldr	r3, [r7, #4]
  405bba:	e679      	b.n	4058b0 <_malloc_r+0xc8>
  405bbc:	f108 0801 	add.w	r8, r8, #1
  405bc0:	f018 0f03 	tst.w	r8, #3
  405bc4:	f10c 0c08 	add.w	ip, ip, #8
  405bc8:	f47f ae85 	bne.w	4058d6 <_malloc_r+0xee>
  405bcc:	e02d      	b.n	405c2a <_malloc_r+0x442>
  405bce:	68dc      	ldr	r4, [r3, #12]
  405bd0:	42a3      	cmp	r3, r4
  405bd2:	bf08      	it	eq
  405bd4:	3002      	addeq	r0, #2
  405bd6:	f43f ae3e 	beq.w	405856 <_malloc_r+0x6e>
  405bda:	e6bb      	b.n	405954 <_malloc_r+0x16c>
  405bdc:	4419      	add	r1, r3
  405bde:	461c      	mov	r4, r3
  405be0:	684a      	ldr	r2, [r1, #4]
  405be2:	68db      	ldr	r3, [r3, #12]
  405be4:	f854 6f08 	ldr.w	r6, [r4, #8]!
  405be8:	f042 0201 	orr.w	r2, r2, #1
  405bec:	604a      	str	r2, [r1, #4]
  405bee:	4628      	mov	r0, r5
  405bf0:	60f3      	str	r3, [r6, #12]
  405bf2:	609e      	str	r6, [r3, #8]
  405bf4:	f000 f97e 	bl	405ef4 <__malloc_unlock>
  405bf8:	e6bc      	b.n	405974 <_malloc_r+0x18c>
  405bfa:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  405bfe:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  405c02:	00c3      	lsls	r3, r0, #3
  405c04:	e612      	b.n	40582c <_malloc_r+0x44>
  405c06:	099a      	lsrs	r2, r3, #6
  405c08:	f102 0139 	add.w	r1, r2, #57	; 0x39
  405c0c:	00c9      	lsls	r1, r1, #3
  405c0e:	3238      	adds	r2, #56	; 0x38
  405c10:	e7a4      	b.n	405b5c <_malloc_r+0x374>
  405c12:	42bc      	cmp	r4, r7
  405c14:	d054      	beq.n	405cc0 <_malloc_r+0x4d8>
  405c16:	68bc      	ldr	r4, [r7, #8]
  405c18:	6862      	ldr	r2, [r4, #4]
  405c1a:	f022 0203 	bic.w	r2, r2, #3
  405c1e:	e75d      	b.n	405adc <_malloc_r+0x2f4>
  405c20:	f859 3908 	ldr.w	r3, [r9], #-8
  405c24:	4599      	cmp	r9, r3
  405c26:	f040 8086 	bne.w	405d36 <_malloc_r+0x54e>
  405c2a:	f010 0f03 	tst.w	r0, #3
  405c2e:	f100 30ff 	add.w	r0, r0, #4294967295
  405c32:	d1f5      	bne.n	405c20 <_malloc_r+0x438>
  405c34:	687b      	ldr	r3, [r7, #4]
  405c36:	ea23 0304 	bic.w	r3, r3, r4
  405c3a:	607b      	str	r3, [r7, #4]
  405c3c:	0064      	lsls	r4, r4, #1
  405c3e:	429c      	cmp	r4, r3
  405c40:	f63f aec7 	bhi.w	4059d2 <_malloc_r+0x1ea>
  405c44:	2c00      	cmp	r4, #0
  405c46:	f43f aec4 	beq.w	4059d2 <_malloc_r+0x1ea>
  405c4a:	421c      	tst	r4, r3
  405c4c:	4640      	mov	r0, r8
  405c4e:	f47f ae3e 	bne.w	4058ce <_malloc_r+0xe6>
  405c52:	0064      	lsls	r4, r4, #1
  405c54:	421c      	tst	r4, r3
  405c56:	f100 0004 	add.w	r0, r0, #4
  405c5a:	d0fa      	beq.n	405c52 <_malloc_r+0x46a>
  405c5c:	e637      	b.n	4058ce <_malloc_r+0xe6>
  405c5e:	468c      	mov	ip, r1
  405c60:	e78c      	b.n	405b7c <_malloc_r+0x394>
  405c62:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  405c66:	d815      	bhi.n	405c94 <_malloc_r+0x4ac>
  405c68:	0bf3      	lsrs	r3, r6, #15
  405c6a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  405c6e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  405c72:	00c3      	lsls	r3, r0, #3
  405c74:	e5da      	b.n	40582c <_malloc_r+0x44>
  405c76:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  405c7a:	e6ed      	b.n	405a58 <_malloc_r+0x270>
  405c7c:	687b      	ldr	r3, [r7, #4]
  405c7e:	1092      	asrs	r2, r2, #2
  405c80:	2101      	movs	r1, #1
  405c82:	fa01 f202 	lsl.w	r2, r1, r2
  405c86:	4313      	orrs	r3, r2
  405c88:	607b      	str	r3, [r7, #4]
  405c8a:	4662      	mov	r2, ip
  405c8c:	e779      	b.n	405b82 <_malloc_r+0x39a>
  405c8e:	2301      	movs	r3, #1
  405c90:	6053      	str	r3, [r2, #4]
  405c92:	e729      	b.n	405ae8 <_malloc_r+0x300>
  405c94:	f240 5254 	movw	r2, #1364	; 0x554
  405c98:	4293      	cmp	r3, r2
  405c9a:	d822      	bhi.n	405ce2 <_malloc_r+0x4fa>
  405c9c:	0cb3      	lsrs	r3, r6, #18
  405c9e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  405ca2:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  405ca6:	00c3      	lsls	r3, r0, #3
  405ca8:	e5c0      	b.n	40582c <_malloc_r+0x44>
  405caa:	f103 0b10 	add.w	fp, r3, #16
  405cae:	e6ae      	b.n	405a0e <_malloc_r+0x226>
  405cb0:	2a54      	cmp	r2, #84	; 0x54
  405cb2:	d829      	bhi.n	405d08 <_malloc_r+0x520>
  405cb4:	0b1a      	lsrs	r2, r3, #12
  405cb6:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  405cba:	00c9      	lsls	r1, r1, #3
  405cbc:	326e      	adds	r2, #110	; 0x6e
  405cbe:	e74d      	b.n	405b5c <_malloc_r+0x374>
  405cc0:	4b20      	ldr	r3, [pc, #128]	; (405d44 <_malloc_r+0x55c>)
  405cc2:	6819      	ldr	r1, [r3, #0]
  405cc4:	4459      	add	r1, fp
  405cc6:	6019      	str	r1, [r3, #0]
  405cc8:	e6b2      	b.n	405a30 <_malloc_r+0x248>
  405cca:	f3ca 000b 	ubfx	r0, sl, #0, #12
  405cce:	2800      	cmp	r0, #0
  405cd0:	f47f aeae 	bne.w	405a30 <_malloc_r+0x248>
  405cd4:	eb08 030b 	add.w	r3, r8, fp
  405cd8:	68ba      	ldr	r2, [r7, #8]
  405cda:	f043 0301 	orr.w	r3, r3, #1
  405cde:	6053      	str	r3, [r2, #4]
  405ce0:	e6ee      	b.n	405ac0 <_malloc_r+0x2d8>
  405ce2:	207f      	movs	r0, #127	; 0x7f
  405ce4:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  405ce8:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  405cec:	e59e      	b.n	40582c <_malloc_r+0x44>
  405cee:	f104 0108 	add.w	r1, r4, #8
  405cf2:	4628      	mov	r0, r5
  405cf4:	9300      	str	r3, [sp, #0]
  405cf6:	f7ff fa4b 	bl	405190 <_free_r>
  405cfa:	9b00      	ldr	r3, [sp, #0]
  405cfc:	6819      	ldr	r1, [r3, #0]
  405cfe:	e6df      	b.n	405ac0 <_malloc_r+0x2d8>
  405d00:	2001      	movs	r0, #1
  405d02:	f04f 0900 	mov.w	r9, #0
  405d06:	e6bc      	b.n	405a82 <_malloc_r+0x29a>
  405d08:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405d0c:	d805      	bhi.n	405d1a <_malloc_r+0x532>
  405d0e:	0bda      	lsrs	r2, r3, #15
  405d10:	f102 0178 	add.w	r1, r2, #120	; 0x78
  405d14:	00c9      	lsls	r1, r1, #3
  405d16:	3277      	adds	r2, #119	; 0x77
  405d18:	e720      	b.n	405b5c <_malloc_r+0x374>
  405d1a:	f240 5154 	movw	r1, #1364	; 0x554
  405d1e:	428a      	cmp	r2, r1
  405d20:	d805      	bhi.n	405d2e <_malloc_r+0x546>
  405d22:	0c9a      	lsrs	r2, r3, #18
  405d24:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  405d28:	00c9      	lsls	r1, r1, #3
  405d2a:	327c      	adds	r2, #124	; 0x7c
  405d2c:	e716      	b.n	405b5c <_malloc_r+0x374>
  405d2e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  405d32:	227e      	movs	r2, #126	; 0x7e
  405d34:	e712      	b.n	405b5c <_malloc_r+0x374>
  405d36:	687b      	ldr	r3, [r7, #4]
  405d38:	e780      	b.n	405c3c <_malloc_r+0x454>
  405d3a:	08f0      	lsrs	r0, r6, #3
  405d3c:	f106 0308 	add.w	r3, r6, #8
  405d40:	e600      	b.n	405944 <_malloc_r+0x15c>
  405d42:	bf00      	nop
  405d44:	20400a78 	.word	0x20400a78

00405d48 <__ascii_mbtowc>:
  405d48:	b082      	sub	sp, #8
  405d4a:	b149      	cbz	r1, 405d60 <__ascii_mbtowc+0x18>
  405d4c:	b15a      	cbz	r2, 405d66 <__ascii_mbtowc+0x1e>
  405d4e:	b16b      	cbz	r3, 405d6c <__ascii_mbtowc+0x24>
  405d50:	7813      	ldrb	r3, [r2, #0]
  405d52:	600b      	str	r3, [r1, #0]
  405d54:	7812      	ldrb	r2, [r2, #0]
  405d56:	1c10      	adds	r0, r2, #0
  405d58:	bf18      	it	ne
  405d5a:	2001      	movne	r0, #1
  405d5c:	b002      	add	sp, #8
  405d5e:	4770      	bx	lr
  405d60:	a901      	add	r1, sp, #4
  405d62:	2a00      	cmp	r2, #0
  405d64:	d1f3      	bne.n	405d4e <__ascii_mbtowc+0x6>
  405d66:	4610      	mov	r0, r2
  405d68:	b002      	add	sp, #8
  405d6a:	4770      	bx	lr
  405d6c:	f06f 0001 	mvn.w	r0, #1
  405d70:	e7f4      	b.n	405d5c <__ascii_mbtowc+0x14>
  405d72:	bf00      	nop
	...

00405d80 <memchr>:
  405d80:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405d84:	2a10      	cmp	r2, #16
  405d86:	db2b      	blt.n	405de0 <memchr+0x60>
  405d88:	f010 0f07 	tst.w	r0, #7
  405d8c:	d008      	beq.n	405da0 <memchr+0x20>
  405d8e:	f810 3b01 	ldrb.w	r3, [r0], #1
  405d92:	3a01      	subs	r2, #1
  405d94:	428b      	cmp	r3, r1
  405d96:	d02d      	beq.n	405df4 <memchr+0x74>
  405d98:	f010 0f07 	tst.w	r0, #7
  405d9c:	b342      	cbz	r2, 405df0 <memchr+0x70>
  405d9e:	d1f6      	bne.n	405d8e <memchr+0xe>
  405da0:	b4f0      	push	{r4, r5, r6, r7}
  405da2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405da6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  405daa:	f022 0407 	bic.w	r4, r2, #7
  405dae:	f07f 0700 	mvns.w	r7, #0
  405db2:	2300      	movs	r3, #0
  405db4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405db8:	3c08      	subs	r4, #8
  405dba:	ea85 0501 	eor.w	r5, r5, r1
  405dbe:	ea86 0601 	eor.w	r6, r6, r1
  405dc2:	fa85 f547 	uadd8	r5, r5, r7
  405dc6:	faa3 f587 	sel	r5, r3, r7
  405dca:	fa86 f647 	uadd8	r6, r6, r7
  405dce:	faa5 f687 	sel	r6, r5, r7
  405dd2:	b98e      	cbnz	r6, 405df8 <memchr+0x78>
  405dd4:	d1ee      	bne.n	405db4 <memchr+0x34>
  405dd6:	bcf0      	pop	{r4, r5, r6, r7}
  405dd8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405ddc:	f002 0207 	and.w	r2, r2, #7
  405de0:	b132      	cbz	r2, 405df0 <memchr+0x70>
  405de2:	f810 3b01 	ldrb.w	r3, [r0], #1
  405de6:	3a01      	subs	r2, #1
  405de8:	ea83 0301 	eor.w	r3, r3, r1
  405dec:	b113      	cbz	r3, 405df4 <memchr+0x74>
  405dee:	d1f8      	bne.n	405de2 <memchr+0x62>
  405df0:	2000      	movs	r0, #0
  405df2:	4770      	bx	lr
  405df4:	3801      	subs	r0, #1
  405df6:	4770      	bx	lr
  405df8:	2d00      	cmp	r5, #0
  405dfa:	bf06      	itte	eq
  405dfc:	4635      	moveq	r5, r6
  405dfe:	3803      	subeq	r0, #3
  405e00:	3807      	subne	r0, #7
  405e02:	f015 0f01 	tst.w	r5, #1
  405e06:	d107      	bne.n	405e18 <memchr+0x98>
  405e08:	3001      	adds	r0, #1
  405e0a:	f415 7f80 	tst.w	r5, #256	; 0x100
  405e0e:	bf02      	ittt	eq
  405e10:	3001      	addeq	r0, #1
  405e12:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405e16:	3001      	addeq	r0, #1
  405e18:	bcf0      	pop	{r4, r5, r6, r7}
  405e1a:	3801      	subs	r0, #1
  405e1c:	4770      	bx	lr
  405e1e:	bf00      	nop

00405e20 <memmove>:
  405e20:	4288      	cmp	r0, r1
  405e22:	b5f0      	push	{r4, r5, r6, r7, lr}
  405e24:	d90d      	bls.n	405e42 <memmove+0x22>
  405e26:	188b      	adds	r3, r1, r2
  405e28:	4298      	cmp	r0, r3
  405e2a:	d20a      	bcs.n	405e42 <memmove+0x22>
  405e2c:	1884      	adds	r4, r0, r2
  405e2e:	2a00      	cmp	r2, #0
  405e30:	d051      	beq.n	405ed6 <memmove+0xb6>
  405e32:	4622      	mov	r2, r4
  405e34:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405e38:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405e3c:	4299      	cmp	r1, r3
  405e3e:	d1f9      	bne.n	405e34 <memmove+0x14>
  405e40:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405e42:	2a0f      	cmp	r2, #15
  405e44:	d948      	bls.n	405ed8 <memmove+0xb8>
  405e46:	ea41 0300 	orr.w	r3, r1, r0
  405e4a:	079b      	lsls	r3, r3, #30
  405e4c:	d146      	bne.n	405edc <memmove+0xbc>
  405e4e:	f100 0410 	add.w	r4, r0, #16
  405e52:	f101 0310 	add.w	r3, r1, #16
  405e56:	4615      	mov	r5, r2
  405e58:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405e5c:	f844 6c10 	str.w	r6, [r4, #-16]
  405e60:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405e64:	f844 6c0c 	str.w	r6, [r4, #-12]
  405e68:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405e6c:	f844 6c08 	str.w	r6, [r4, #-8]
  405e70:	3d10      	subs	r5, #16
  405e72:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405e76:	f844 6c04 	str.w	r6, [r4, #-4]
  405e7a:	2d0f      	cmp	r5, #15
  405e7c:	f103 0310 	add.w	r3, r3, #16
  405e80:	f104 0410 	add.w	r4, r4, #16
  405e84:	d8e8      	bhi.n	405e58 <memmove+0x38>
  405e86:	f1a2 0310 	sub.w	r3, r2, #16
  405e8a:	f023 030f 	bic.w	r3, r3, #15
  405e8e:	f002 0e0f 	and.w	lr, r2, #15
  405e92:	3310      	adds	r3, #16
  405e94:	f1be 0f03 	cmp.w	lr, #3
  405e98:	4419      	add	r1, r3
  405e9a:	4403      	add	r3, r0
  405e9c:	d921      	bls.n	405ee2 <memmove+0xc2>
  405e9e:	1f1e      	subs	r6, r3, #4
  405ea0:	460d      	mov	r5, r1
  405ea2:	4674      	mov	r4, lr
  405ea4:	3c04      	subs	r4, #4
  405ea6:	f855 7b04 	ldr.w	r7, [r5], #4
  405eaa:	f846 7f04 	str.w	r7, [r6, #4]!
  405eae:	2c03      	cmp	r4, #3
  405eb0:	d8f8      	bhi.n	405ea4 <memmove+0x84>
  405eb2:	f1ae 0404 	sub.w	r4, lr, #4
  405eb6:	f024 0403 	bic.w	r4, r4, #3
  405eba:	3404      	adds	r4, #4
  405ebc:	4421      	add	r1, r4
  405ebe:	4423      	add	r3, r4
  405ec0:	f002 0203 	and.w	r2, r2, #3
  405ec4:	b162      	cbz	r2, 405ee0 <memmove+0xc0>
  405ec6:	3b01      	subs	r3, #1
  405ec8:	440a      	add	r2, r1
  405eca:	f811 4b01 	ldrb.w	r4, [r1], #1
  405ece:	f803 4f01 	strb.w	r4, [r3, #1]!
  405ed2:	428a      	cmp	r2, r1
  405ed4:	d1f9      	bne.n	405eca <memmove+0xaa>
  405ed6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405ed8:	4603      	mov	r3, r0
  405eda:	e7f3      	b.n	405ec4 <memmove+0xa4>
  405edc:	4603      	mov	r3, r0
  405ede:	e7f2      	b.n	405ec6 <memmove+0xa6>
  405ee0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405ee2:	4672      	mov	r2, lr
  405ee4:	e7ee      	b.n	405ec4 <memmove+0xa4>
  405ee6:	bf00      	nop

00405ee8 <__malloc_lock>:
  405ee8:	4801      	ldr	r0, [pc, #4]	; (405ef0 <__malloc_lock+0x8>)
  405eea:	f7ff bbf9 	b.w	4056e0 <__retarget_lock_acquire_recursive>
  405eee:	bf00      	nop
  405ef0:	20400ac8 	.word	0x20400ac8

00405ef4 <__malloc_unlock>:
  405ef4:	4801      	ldr	r0, [pc, #4]	; (405efc <__malloc_unlock+0x8>)
  405ef6:	f7ff bbf5 	b.w	4056e4 <__retarget_lock_release_recursive>
  405efa:	bf00      	nop
  405efc:	20400ac8 	.word	0x20400ac8

00405f00 <_Balloc>:
  405f00:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405f02:	b570      	push	{r4, r5, r6, lr}
  405f04:	4605      	mov	r5, r0
  405f06:	460c      	mov	r4, r1
  405f08:	b14b      	cbz	r3, 405f1e <_Balloc+0x1e>
  405f0a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  405f0e:	b180      	cbz	r0, 405f32 <_Balloc+0x32>
  405f10:	6802      	ldr	r2, [r0, #0]
  405f12:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  405f16:	2300      	movs	r3, #0
  405f18:	6103      	str	r3, [r0, #16]
  405f1a:	60c3      	str	r3, [r0, #12]
  405f1c:	bd70      	pop	{r4, r5, r6, pc}
  405f1e:	2221      	movs	r2, #33	; 0x21
  405f20:	2104      	movs	r1, #4
  405f22:	f000 fe69 	bl	406bf8 <_calloc_r>
  405f26:	64e8      	str	r0, [r5, #76]	; 0x4c
  405f28:	4603      	mov	r3, r0
  405f2a:	2800      	cmp	r0, #0
  405f2c:	d1ed      	bne.n	405f0a <_Balloc+0xa>
  405f2e:	2000      	movs	r0, #0
  405f30:	bd70      	pop	{r4, r5, r6, pc}
  405f32:	2101      	movs	r1, #1
  405f34:	fa01 f604 	lsl.w	r6, r1, r4
  405f38:	1d72      	adds	r2, r6, #5
  405f3a:	4628      	mov	r0, r5
  405f3c:	0092      	lsls	r2, r2, #2
  405f3e:	f000 fe5b 	bl	406bf8 <_calloc_r>
  405f42:	2800      	cmp	r0, #0
  405f44:	d0f3      	beq.n	405f2e <_Balloc+0x2e>
  405f46:	6044      	str	r4, [r0, #4]
  405f48:	6086      	str	r6, [r0, #8]
  405f4a:	e7e4      	b.n	405f16 <_Balloc+0x16>

00405f4c <_Bfree>:
  405f4c:	b131      	cbz	r1, 405f5c <_Bfree+0x10>
  405f4e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405f50:	684a      	ldr	r2, [r1, #4]
  405f52:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  405f56:	6008      	str	r0, [r1, #0]
  405f58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405f5c:	4770      	bx	lr
  405f5e:	bf00      	nop

00405f60 <__multadd>:
  405f60:	b5f0      	push	{r4, r5, r6, r7, lr}
  405f62:	690c      	ldr	r4, [r1, #16]
  405f64:	b083      	sub	sp, #12
  405f66:	460d      	mov	r5, r1
  405f68:	4606      	mov	r6, r0
  405f6a:	f101 0e14 	add.w	lr, r1, #20
  405f6e:	2700      	movs	r7, #0
  405f70:	f8de 0000 	ldr.w	r0, [lr]
  405f74:	b281      	uxth	r1, r0
  405f76:	fb02 3301 	mla	r3, r2, r1, r3
  405f7a:	0c01      	lsrs	r1, r0, #16
  405f7c:	0c18      	lsrs	r0, r3, #16
  405f7e:	fb02 0101 	mla	r1, r2, r1, r0
  405f82:	b29b      	uxth	r3, r3
  405f84:	3701      	adds	r7, #1
  405f86:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  405f8a:	42bc      	cmp	r4, r7
  405f8c:	f84e 3b04 	str.w	r3, [lr], #4
  405f90:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405f94:	dcec      	bgt.n	405f70 <__multadd+0x10>
  405f96:	b13b      	cbz	r3, 405fa8 <__multadd+0x48>
  405f98:	68aa      	ldr	r2, [r5, #8]
  405f9a:	4294      	cmp	r4, r2
  405f9c:	da07      	bge.n	405fae <__multadd+0x4e>
  405f9e:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  405fa2:	3401      	adds	r4, #1
  405fa4:	6153      	str	r3, [r2, #20]
  405fa6:	612c      	str	r4, [r5, #16]
  405fa8:	4628      	mov	r0, r5
  405faa:	b003      	add	sp, #12
  405fac:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405fae:	6869      	ldr	r1, [r5, #4]
  405fb0:	9301      	str	r3, [sp, #4]
  405fb2:	3101      	adds	r1, #1
  405fb4:	4630      	mov	r0, r6
  405fb6:	f7ff ffa3 	bl	405f00 <_Balloc>
  405fba:	692a      	ldr	r2, [r5, #16]
  405fbc:	3202      	adds	r2, #2
  405fbe:	f105 010c 	add.w	r1, r5, #12
  405fc2:	4607      	mov	r7, r0
  405fc4:	0092      	lsls	r2, r2, #2
  405fc6:	300c      	adds	r0, #12
  405fc8:	f7fb fb04 	bl	4015d4 <memcpy>
  405fcc:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  405fce:	6869      	ldr	r1, [r5, #4]
  405fd0:	9b01      	ldr	r3, [sp, #4]
  405fd2:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  405fd6:	6028      	str	r0, [r5, #0]
  405fd8:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  405fdc:	463d      	mov	r5, r7
  405fde:	e7de      	b.n	405f9e <__multadd+0x3e>

00405fe0 <__hi0bits>:
  405fe0:	0c02      	lsrs	r2, r0, #16
  405fe2:	0412      	lsls	r2, r2, #16
  405fe4:	4603      	mov	r3, r0
  405fe6:	b9b2      	cbnz	r2, 406016 <__hi0bits+0x36>
  405fe8:	0403      	lsls	r3, r0, #16
  405fea:	2010      	movs	r0, #16
  405fec:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  405ff0:	bf04      	itt	eq
  405ff2:	021b      	lsleq	r3, r3, #8
  405ff4:	3008      	addeq	r0, #8
  405ff6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  405ffa:	bf04      	itt	eq
  405ffc:	011b      	lsleq	r3, r3, #4
  405ffe:	3004      	addeq	r0, #4
  406000:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406004:	bf04      	itt	eq
  406006:	009b      	lsleq	r3, r3, #2
  406008:	3002      	addeq	r0, #2
  40600a:	2b00      	cmp	r3, #0
  40600c:	db02      	blt.n	406014 <__hi0bits+0x34>
  40600e:	005b      	lsls	r3, r3, #1
  406010:	d403      	bmi.n	40601a <__hi0bits+0x3a>
  406012:	2020      	movs	r0, #32
  406014:	4770      	bx	lr
  406016:	2000      	movs	r0, #0
  406018:	e7e8      	b.n	405fec <__hi0bits+0xc>
  40601a:	3001      	adds	r0, #1
  40601c:	4770      	bx	lr
  40601e:	bf00      	nop

00406020 <__lo0bits>:
  406020:	6803      	ldr	r3, [r0, #0]
  406022:	f013 0207 	ands.w	r2, r3, #7
  406026:	4601      	mov	r1, r0
  406028:	d007      	beq.n	40603a <__lo0bits+0x1a>
  40602a:	07da      	lsls	r2, r3, #31
  40602c:	d421      	bmi.n	406072 <__lo0bits+0x52>
  40602e:	0798      	lsls	r0, r3, #30
  406030:	d421      	bmi.n	406076 <__lo0bits+0x56>
  406032:	089b      	lsrs	r3, r3, #2
  406034:	600b      	str	r3, [r1, #0]
  406036:	2002      	movs	r0, #2
  406038:	4770      	bx	lr
  40603a:	b298      	uxth	r0, r3
  40603c:	b198      	cbz	r0, 406066 <__lo0bits+0x46>
  40603e:	4610      	mov	r0, r2
  406040:	f013 0fff 	tst.w	r3, #255	; 0xff
  406044:	bf04      	itt	eq
  406046:	0a1b      	lsreq	r3, r3, #8
  406048:	3008      	addeq	r0, #8
  40604a:	071a      	lsls	r2, r3, #28
  40604c:	bf04      	itt	eq
  40604e:	091b      	lsreq	r3, r3, #4
  406050:	3004      	addeq	r0, #4
  406052:	079a      	lsls	r2, r3, #30
  406054:	bf04      	itt	eq
  406056:	089b      	lsreq	r3, r3, #2
  406058:	3002      	addeq	r0, #2
  40605a:	07da      	lsls	r2, r3, #31
  40605c:	d407      	bmi.n	40606e <__lo0bits+0x4e>
  40605e:	085b      	lsrs	r3, r3, #1
  406060:	d104      	bne.n	40606c <__lo0bits+0x4c>
  406062:	2020      	movs	r0, #32
  406064:	4770      	bx	lr
  406066:	0c1b      	lsrs	r3, r3, #16
  406068:	2010      	movs	r0, #16
  40606a:	e7e9      	b.n	406040 <__lo0bits+0x20>
  40606c:	3001      	adds	r0, #1
  40606e:	600b      	str	r3, [r1, #0]
  406070:	4770      	bx	lr
  406072:	2000      	movs	r0, #0
  406074:	4770      	bx	lr
  406076:	085b      	lsrs	r3, r3, #1
  406078:	600b      	str	r3, [r1, #0]
  40607a:	2001      	movs	r0, #1
  40607c:	4770      	bx	lr
  40607e:	bf00      	nop

00406080 <__i2b>:
  406080:	b510      	push	{r4, lr}
  406082:	460c      	mov	r4, r1
  406084:	2101      	movs	r1, #1
  406086:	f7ff ff3b 	bl	405f00 <_Balloc>
  40608a:	2201      	movs	r2, #1
  40608c:	6144      	str	r4, [r0, #20]
  40608e:	6102      	str	r2, [r0, #16]
  406090:	bd10      	pop	{r4, pc}
  406092:	bf00      	nop

00406094 <__multiply>:
  406094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406098:	690c      	ldr	r4, [r1, #16]
  40609a:	6915      	ldr	r5, [r2, #16]
  40609c:	42ac      	cmp	r4, r5
  40609e:	b083      	sub	sp, #12
  4060a0:	468b      	mov	fp, r1
  4060a2:	4616      	mov	r6, r2
  4060a4:	da04      	bge.n	4060b0 <__multiply+0x1c>
  4060a6:	4622      	mov	r2, r4
  4060a8:	46b3      	mov	fp, r6
  4060aa:	462c      	mov	r4, r5
  4060ac:	460e      	mov	r6, r1
  4060ae:	4615      	mov	r5, r2
  4060b0:	f8db 3008 	ldr.w	r3, [fp, #8]
  4060b4:	f8db 1004 	ldr.w	r1, [fp, #4]
  4060b8:	eb04 0805 	add.w	r8, r4, r5
  4060bc:	4598      	cmp	r8, r3
  4060be:	bfc8      	it	gt
  4060c0:	3101      	addgt	r1, #1
  4060c2:	f7ff ff1d 	bl	405f00 <_Balloc>
  4060c6:	f100 0914 	add.w	r9, r0, #20
  4060ca:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4060ce:	45d1      	cmp	r9, sl
  4060d0:	9000      	str	r0, [sp, #0]
  4060d2:	d205      	bcs.n	4060e0 <__multiply+0x4c>
  4060d4:	464b      	mov	r3, r9
  4060d6:	2100      	movs	r1, #0
  4060d8:	f843 1b04 	str.w	r1, [r3], #4
  4060dc:	459a      	cmp	sl, r3
  4060de:	d8fb      	bhi.n	4060d8 <__multiply+0x44>
  4060e0:	f106 0c14 	add.w	ip, r6, #20
  4060e4:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4060e8:	f10b 0b14 	add.w	fp, fp, #20
  4060ec:	459c      	cmp	ip, r3
  4060ee:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4060f2:	d24c      	bcs.n	40618e <__multiply+0xfa>
  4060f4:	f8cd a004 	str.w	sl, [sp, #4]
  4060f8:	469a      	mov	sl, r3
  4060fa:	f8dc 5000 	ldr.w	r5, [ip]
  4060fe:	b2af      	uxth	r7, r5
  406100:	b1ef      	cbz	r7, 40613e <__multiply+0xaa>
  406102:	2100      	movs	r1, #0
  406104:	464d      	mov	r5, r9
  406106:	465e      	mov	r6, fp
  406108:	460c      	mov	r4, r1
  40610a:	f856 2b04 	ldr.w	r2, [r6], #4
  40610e:	6828      	ldr	r0, [r5, #0]
  406110:	b293      	uxth	r3, r2
  406112:	b281      	uxth	r1, r0
  406114:	fb07 1303 	mla	r3, r7, r3, r1
  406118:	0c12      	lsrs	r2, r2, #16
  40611a:	0c01      	lsrs	r1, r0, #16
  40611c:	4423      	add	r3, r4
  40611e:	fb07 1102 	mla	r1, r7, r2, r1
  406122:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  406126:	b29b      	uxth	r3, r3
  406128:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40612c:	45b6      	cmp	lr, r6
  40612e:	f845 3b04 	str.w	r3, [r5], #4
  406132:	ea4f 4411 	mov.w	r4, r1, lsr #16
  406136:	d8e8      	bhi.n	40610a <__multiply+0x76>
  406138:	602c      	str	r4, [r5, #0]
  40613a:	f8dc 5000 	ldr.w	r5, [ip]
  40613e:	0c2d      	lsrs	r5, r5, #16
  406140:	d01d      	beq.n	40617e <__multiply+0xea>
  406142:	f8d9 3000 	ldr.w	r3, [r9]
  406146:	4648      	mov	r0, r9
  406148:	461c      	mov	r4, r3
  40614a:	4659      	mov	r1, fp
  40614c:	2200      	movs	r2, #0
  40614e:	880e      	ldrh	r6, [r1, #0]
  406150:	0c24      	lsrs	r4, r4, #16
  406152:	fb05 4406 	mla	r4, r5, r6, r4
  406156:	4422      	add	r2, r4
  406158:	b29b      	uxth	r3, r3
  40615a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40615e:	f840 3b04 	str.w	r3, [r0], #4
  406162:	f851 3b04 	ldr.w	r3, [r1], #4
  406166:	6804      	ldr	r4, [r0, #0]
  406168:	0c1b      	lsrs	r3, r3, #16
  40616a:	b2a6      	uxth	r6, r4
  40616c:	fb05 6303 	mla	r3, r5, r3, r6
  406170:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  406174:	458e      	cmp	lr, r1
  406176:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40617a:	d8e8      	bhi.n	40614e <__multiply+0xba>
  40617c:	6003      	str	r3, [r0, #0]
  40617e:	f10c 0c04 	add.w	ip, ip, #4
  406182:	45e2      	cmp	sl, ip
  406184:	f109 0904 	add.w	r9, r9, #4
  406188:	d8b7      	bhi.n	4060fa <__multiply+0x66>
  40618a:	f8dd a004 	ldr.w	sl, [sp, #4]
  40618e:	f1b8 0f00 	cmp.w	r8, #0
  406192:	dd0b      	ble.n	4061ac <__multiply+0x118>
  406194:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  406198:	f1aa 0a04 	sub.w	sl, sl, #4
  40619c:	b11b      	cbz	r3, 4061a6 <__multiply+0x112>
  40619e:	e005      	b.n	4061ac <__multiply+0x118>
  4061a0:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4061a4:	b913      	cbnz	r3, 4061ac <__multiply+0x118>
  4061a6:	f1b8 0801 	subs.w	r8, r8, #1
  4061aa:	d1f9      	bne.n	4061a0 <__multiply+0x10c>
  4061ac:	9800      	ldr	r0, [sp, #0]
  4061ae:	f8c0 8010 	str.w	r8, [r0, #16]
  4061b2:	b003      	add	sp, #12
  4061b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004061b8 <__pow5mult>:
  4061b8:	f012 0303 	ands.w	r3, r2, #3
  4061bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4061c0:	4614      	mov	r4, r2
  4061c2:	4607      	mov	r7, r0
  4061c4:	d12e      	bne.n	406224 <__pow5mult+0x6c>
  4061c6:	460d      	mov	r5, r1
  4061c8:	10a4      	asrs	r4, r4, #2
  4061ca:	d01c      	beq.n	406206 <__pow5mult+0x4e>
  4061cc:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4061ce:	b396      	cbz	r6, 406236 <__pow5mult+0x7e>
  4061d0:	07e3      	lsls	r3, r4, #31
  4061d2:	f04f 0800 	mov.w	r8, #0
  4061d6:	d406      	bmi.n	4061e6 <__pow5mult+0x2e>
  4061d8:	1064      	asrs	r4, r4, #1
  4061da:	d014      	beq.n	406206 <__pow5mult+0x4e>
  4061dc:	6830      	ldr	r0, [r6, #0]
  4061de:	b1a8      	cbz	r0, 40620c <__pow5mult+0x54>
  4061e0:	4606      	mov	r6, r0
  4061e2:	07e3      	lsls	r3, r4, #31
  4061e4:	d5f8      	bpl.n	4061d8 <__pow5mult+0x20>
  4061e6:	4632      	mov	r2, r6
  4061e8:	4629      	mov	r1, r5
  4061ea:	4638      	mov	r0, r7
  4061ec:	f7ff ff52 	bl	406094 <__multiply>
  4061f0:	b1b5      	cbz	r5, 406220 <__pow5mult+0x68>
  4061f2:	686a      	ldr	r2, [r5, #4]
  4061f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4061f6:	1064      	asrs	r4, r4, #1
  4061f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4061fc:	6029      	str	r1, [r5, #0]
  4061fe:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  406202:	4605      	mov	r5, r0
  406204:	d1ea      	bne.n	4061dc <__pow5mult+0x24>
  406206:	4628      	mov	r0, r5
  406208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40620c:	4632      	mov	r2, r6
  40620e:	4631      	mov	r1, r6
  406210:	4638      	mov	r0, r7
  406212:	f7ff ff3f 	bl	406094 <__multiply>
  406216:	6030      	str	r0, [r6, #0]
  406218:	f8c0 8000 	str.w	r8, [r0]
  40621c:	4606      	mov	r6, r0
  40621e:	e7e0      	b.n	4061e2 <__pow5mult+0x2a>
  406220:	4605      	mov	r5, r0
  406222:	e7d9      	b.n	4061d8 <__pow5mult+0x20>
  406224:	1e5a      	subs	r2, r3, #1
  406226:	4d0b      	ldr	r5, [pc, #44]	; (406254 <__pow5mult+0x9c>)
  406228:	2300      	movs	r3, #0
  40622a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40622e:	f7ff fe97 	bl	405f60 <__multadd>
  406232:	4605      	mov	r5, r0
  406234:	e7c8      	b.n	4061c8 <__pow5mult+0x10>
  406236:	2101      	movs	r1, #1
  406238:	4638      	mov	r0, r7
  40623a:	f7ff fe61 	bl	405f00 <_Balloc>
  40623e:	f240 2171 	movw	r1, #625	; 0x271
  406242:	2201      	movs	r2, #1
  406244:	2300      	movs	r3, #0
  406246:	6141      	str	r1, [r0, #20]
  406248:	6102      	str	r2, [r0, #16]
  40624a:	4606      	mov	r6, r0
  40624c:	64b8      	str	r0, [r7, #72]	; 0x48
  40624e:	6003      	str	r3, [r0, #0]
  406250:	e7be      	b.n	4061d0 <__pow5mult+0x18>
  406252:	bf00      	nop
  406254:	00407c68 	.word	0x00407c68

00406258 <__lshift>:
  406258:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40625c:	4691      	mov	r9, r2
  40625e:	690a      	ldr	r2, [r1, #16]
  406260:	688b      	ldr	r3, [r1, #8]
  406262:	ea4f 1469 	mov.w	r4, r9, asr #5
  406266:	eb04 0802 	add.w	r8, r4, r2
  40626a:	f108 0501 	add.w	r5, r8, #1
  40626e:	429d      	cmp	r5, r3
  406270:	460e      	mov	r6, r1
  406272:	4607      	mov	r7, r0
  406274:	6849      	ldr	r1, [r1, #4]
  406276:	dd04      	ble.n	406282 <__lshift+0x2a>
  406278:	005b      	lsls	r3, r3, #1
  40627a:	429d      	cmp	r5, r3
  40627c:	f101 0101 	add.w	r1, r1, #1
  406280:	dcfa      	bgt.n	406278 <__lshift+0x20>
  406282:	4638      	mov	r0, r7
  406284:	f7ff fe3c 	bl	405f00 <_Balloc>
  406288:	2c00      	cmp	r4, #0
  40628a:	f100 0314 	add.w	r3, r0, #20
  40628e:	dd06      	ble.n	40629e <__lshift+0x46>
  406290:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  406294:	2100      	movs	r1, #0
  406296:	f843 1b04 	str.w	r1, [r3], #4
  40629a:	429a      	cmp	r2, r3
  40629c:	d1fb      	bne.n	406296 <__lshift+0x3e>
  40629e:	6934      	ldr	r4, [r6, #16]
  4062a0:	f106 0114 	add.w	r1, r6, #20
  4062a4:	f019 091f 	ands.w	r9, r9, #31
  4062a8:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4062ac:	d01d      	beq.n	4062ea <__lshift+0x92>
  4062ae:	f1c9 0c20 	rsb	ip, r9, #32
  4062b2:	2200      	movs	r2, #0
  4062b4:	680c      	ldr	r4, [r1, #0]
  4062b6:	fa04 f409 	lsl.w	r4, r4, r9
  4062ba:	4314      	orrs	r4, r2
  4062bc:	f843 4b04 	str.w	r4, [r3], #4
  4062c0:	f851 2b04 	ldr.w	r2, [r1], #4
  4062c4:	458e      	cmp	lr, r1
  4062c6:	fa22 f20c 	lsr.w	r2, r2, ip
  4062ca:	d8f3      	bhi.n	4062b4 <__lshift+0x5c>
  4062cc:	601a      	str	r2, [r3, #0]
  4062ce:	b10a      	cbz	r2, 4062d4 <__lshift+0x7c>
  4062d0:	f108 0502 	add.w	r5, r8, #2
  4062d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4062d6:	6872      	ldr	r2, [r6, #4]
  4062d8:	3d01      	subs	r5, #1
  4062da:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4062de:	6105      	str	r5, [r0, #16]
  4062e0:	6031      	str	r1, [r6, #0]
  4062e2:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4062e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4062ea:	3b04      	subs	r3, #4
  4062ec:	f851 2b04 	ldr.w	r2, [r1], #4
  4062f0:	f843 2f04 	str.w	r2, [r3, #4]!
  4062f4:	458e      	cmp	lr, r1
  4062f6:	d8f9      	bhi.n	4062ec <__lshift+0x94>
  4062f8:	e7ec      	b.n	4062d4 <__lshift+0x7c>
  4062fa:	bf00      	nop

004062fc <__mcmp>:
  4062fc:	b430      	push	{r4, r5}
  4062fe:	690b      	ldr	r3, [r1, #16]
  406300:	4605      	mov	r5, r0
  406302:	6900      	ldr	r0, [r0, #16]
  406304:	1ac0      	subs	r0, r0, r3
  406306:	d10f      	bne.n	406328 <__mcmp+0x2c>
  406308:	009b      	lsls	r3, r3, #2
  40630a:	3514      	adds	r5, #20
  40630c:	3114      	adds	r1, #20
  40630e:	4419      	add	r1, r3
  406310:	442b      	add	r3, r5
  406312:	e001      	b.n	406318 <__mcmp+0x1c>
  406314:	429d      	cmp	r5, r3
  406316:	d207      	bcs.n	406328 <__mcmp+0x2c>
  406318:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40631c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  406320:	4294      	cmp	r4, r2
  406322:	d0f7      	beq.n	406314 <__mcmp+0x18>
  406324:	d302      	bcc.n	40632c <__mcmp+0x30>
  406326:	2001      	movs	r0, #1
  406328:	bc30      	pop	{r4, r5}
  40632a:	4770      	bx	lr
  40632c:	f04f 30ff 	mov.w	r0, #4294967295
  406330:	e7fa      	b.n	406328 <__mcmp+0x2c>
  406332:	bf00      	nop

00406334 <__mdiff>:
  406334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406338:	690f      	ldr	r7, [r1, #16]
  40633a:	460e      	mov	r6, r1
  40633c:	6911      	ldr	r1, [r2, #16]
  40633e:	1a7f      	subs	r7, r7, r1
  406340:	2f00      	cmp	r7, #0
  406342:	4690      	mov	r8, r2
  406344:	d117      	bne.n	406376 <__mdiff+0x42>
  406346:	0089      	lsls	r1, r1, #2
  406348:	f106 0514 	add.w	r5, r6, #20
  40634c:	f102 0e14 	add.w	lr, r2, #20
  406350:	186b      	adds	r3, r5, r1
  406352:	4471      	add	r1, lr
  406354:	e001      	b.n	40635a <__mdiff+0x26>
  406356:	429d      	cmp	r5, r3
  406358:	d25c      	bcs.n	406414 <__mdiff+0xe0>
  40635a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40635e:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  406362:	42a2      	cmp	r2, r4
  406364:	d0f7      	beq.n	406356 <__mdiff+0x22>
  406366:	d25e      	bcs.n	406426 <__mdiff+0xf2>
  406368:	4633      	mov	r3, r6
  40636a:	462c      	mov	r4, r5
  40636c:	4646      	mov	r6, r8
  40636e:	4675      	mov	r5, lr
  406370:	4698      	mov	r8, r3
  406372:	2701      	movs	r7, #1
  406374:	e005      	b.n	406382 <__mdiff+0x4e>
  406376:	db58      	blt.n	40642a <__mdiff+0xf6>
  406378:	f106 0514 	add.w	r5, r6, #20
  40637c:	f108 0414 	add.w	r4, r8, #20
  406380:	2700      	movs	r7, #0
  406382:	6871      	ldr	r1, [r6, #4]
  406384:	f7ff fdbc 	bl	405f00 <_Balloc>
  406388:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40638c:	6936      	ldr	r6, [r6, #16]
  40638e:	60c7      	str	r7, [r0, #12]
  406390:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  406394:	46a6      	mov	lr, r4
  406396:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40639a:	f100 0414 	add.w	r4, r0, #20
  40639e:	2300      	movs	r3, #0
  4063a0:	f85e 1b04 	ldr.w	r1, [lr], #4
  4063a4:	f855 8b04 	ldr.w	r8, [r5], #4
  4063a8:	b28a      	uxth	r2, r1
  4063aa:	fa13 f388 	uxtah	r3, r3, r8
  4063ae:	0c09      	lsrs	r1, r1, #16
  4063b0:	1a9a      	subs	r2, r3, r2
  4063b2:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4063b6:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4063ba:	b292      	uxth	r2, r2
  4063bc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4063c0:	45f4      	cmp	ip, lr
  4063c2:	f844 2b04 	str.w	r2, [r4], #4
  4063c6:	ea4f 4323 	mov.w	r3, r3, asr #16
  4063ca:	d8e9      	bhi.n	4063a0 <__mdiff+0x6c>
  4063cc:	42af      	cmp	r7, r5
  4063ce:	d917      	bls.n	406400 <__mdiff+0xcc>
  4063d0:	46a4      	mov	ip, r4
  4063d2:	46ae      	mov	lr, r5
  4063d4:	f85e 2b04 	ldr.w	r2, [lr], #4
  4063d8:	fa13 f382 	uxtah	r3, r3, r2
  4063dc:	1419      	asrs	r1, r3, #16
  4063de:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4063e2:	b29b      	uxth	r3, r3
  4063e4:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4063e8:	4577      	cmp	r7, lr
  4063ea:	f84c 2b04 	str.w	r2, [ip], #4
  4063ee:	ea4f 4321 	mov.w	r3, r1, asr #16
  4063f2:	d8ef      	bhi.n	4063d4 <__mdiff+0xa0>
  4063f4:	43ed      	mvns	r5, r5
  4063f6:	442f      	add	r7, r5
  4063f8:	f027 0703 	bic.w	r7, r7, #3
  4063fc:	3704      	adds	r7, #4
  4063fe:	443c      	add	r4, r7
  406400:	3c04      	subs	r4, #4
  406402:	b922      	cbnz	r2, 40640e <__mdiff+0xda>
  406404:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  406408:	3e01      	subs	r6, #1
  40640a:	2b00      	cmp	r3, #0
  40640c:	d0fa      	beq.n	406404 <__mdiff+0xd0>
  40640e:	6106      	str	r6, [r0, #16]
  406410:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406414:	2100      	movs	r1, #0
  406416:	f7ff fd73 	bl	405f00 <_Balloc>
  40641a:	2201      	movs	r2, #1
  40641c:	2300      	movs	r3, #0
  40641e:	6102      	str	r2, [r0, #16]
  406420:	6143      	str	r3, [r0, #20]
  406422:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406426:	4674      	mov	r4, lr
  406428:	e7ab      	b.n	406382 <__mdiff+0x4e>
  40642a:	4633      	mov	r3, r6
  40642c:	f106 0414 	add.w	r4, r6, #20
  406430:	f102 0514 	add.w	r5, r2, #20
  406434:	4616      	mov	r6, r2
  406436:	2701      	movs	r7, #1
  406438:	4698      	mov	r8, r3
  40643a:	e7a2      	b.n	406382 <__mdiff+0x4e>

0040643c <__d2b>:
  40643c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406440:	b082      	sub	sp, #8
  406442:	2101      	movs	r1, #1
  406444:	461c      	mov	r4, r3
  406446:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40644a:	4615      	mov	r5, r2
  40644c:	9e08      	ldr	r6, [sp, #32]
  40644e:	f7ff fd57 	bl	405f00 <_Balloc>
  406452:	f3c4 0413 	ubfx	r4, r4, #0, #20
  406456:	4680      	mov	r8, r0
  406458:	b10f      	cbz	r7, 40645e <__d2b+0x22>
  40645a:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40645e:	9401      	str	r4, [sp, #4]
  406460:	b31d      	cbz	r5, 4064aa <__d2b+0x6e>
  406462:	a802      	add	r0, sp, #8
  406464:	f840 5d08 	str.w	r5, [r0, #-8]!
  406468:	f7ff fdda 	bl	406020 <__lo0bits>
  40646c:	2800      	cmp	r0, #0
  40646e:	d134      	bne.n	4064da <__d2b+0x9e>
  406470:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406474:	f8c8 2014 	str.w	r2, [r8, #20]
  406478:	2b00      	cmp	r3, #0
  40647a:	bf0c      	ite	eq
  40647c:	2101      	moveq	r1, #1
  40647e:	2102      	movne	r1, #2
  406480:	f8c8 3018 	str.w	r3, [r8, #24]
  406484:	f8c8 1010 	str.w	r1, [r8, #16]
  406488:	b9df      	cbnz	r7, 4064c2 <__d2b+0x86>
  40648a:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40648e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406492:	6030      	str	r0, [r6, #0]
  406494:	6918      	ldr	r0, [r3, #16]
  406496:	f7ff fda3 	bl	405fe0 <__hi0bits>
  40649a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40649c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4064a0:	6018      	str	r0, [r3, #0]
  4064a2:	4640      	mov	r0, r8
  4064a4:	b002      	add	sp, #8
  4064a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4064aa:	a801      	add	r0, sp, #4
  4064ac:	f7ff fdb8 	bl	406020 <__lo0bits>
  4064b0:	9b01      	ldr	r3, [sp, #4]
  4064b2:	f8c8 3014 	str.w	r3, [r8, #20]
  4064b6:	2101      	movs	r1, #1
  4064b8:	3020      	adds	r0, #32
  4064ba:	f8c8 1010 	str.w	r1, [r8, #16]
  4064be:	2f00      	cmp	r7, #0
  4064c0:	d0e3      	beq.n	40648a <__d2b+0x4e>
  4064c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4064c4:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4064c8:	4407      	add	r7, r0
  4064ca:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4064ce:	6037      	str	r7, [r6, #0]
  4064d0:	6018      	str	r0, [r3, #0]
  4064d2:	4640      	mov	r0, r8
  4064d4:	b002      	add	sp, #8
  4064d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4064da:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4064de:	f1c0 0220 	rsb	r2, r0, #32
  4064e2:	fa03 f202 	lsl.w	r2, r3, r2
  4064e6:	430a      	orrs	r2, r1
  4064e8:	40c3      	lsrs	r3, r0
  4064ea:	9301      	str	r3, [sp, #4]
  4064ec:	f8c8 2014 	str.w	r2, [r8, #20]
  4064f0:	e7c2      	b.n	406478 <__d2b+0x3c>
  4064f2:	bf00      	nop

004064f4 <_realloc_r>:
  4064f4:	2900      	cmp	r1, #0
  4064f6:	f000 8095 	beq.w	406624 <_realloc_r+0x130>
  4064fa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4064fe:	460d      	mov	r5, r1
  406500:	4616      	mov	r6, r2
  406502:	b083      	sub	sp, #12
  406504:	4680      	mov	r8, r0
  406506:	f106 070b 	add.w	r7, r6, #11
  40650a:	f7ff fced 	bl	405ee8 <__malloc_lock>
  40650e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406512:	2f16      	cmp	r7, #22
  406514:	f02e 0403 	bic.w	r4, lr, #3
  406518:	f1a5 0908 	sub.w	r9, r5, #8
  40651c:	d83c      	bhi.n	406598 <_realloc_r+0xa4>
  40651e:	2210      	movs	r2, #16
  406520:	4617      	mov	r7, r2
  406522:	42be      	cmp	r6, r7
  406524:	d83d      	bhi.n	4065a2 <_realloc_r+0xae>
  406526:	4294      	cmp	r4, r2
  406528:	da43      	bge.n	4065b2 <_realloc_r+0xbe>
  40652a:	4bc4      	ldr	r3, [pc, #784]	; (40683c <_realloc_r+0x348>)
  40652c:	6899      	ldr	r1, [r3, #8]
  40652e:	eb09 0004 	add.w	r0, r9, r4
  406532:	4288      	cmp	r0, r1
  406534:	f000 80b4 	beq.w	4066a0 <_realloc_r+0x1ac>
  406538:	6843      	ldr	r3, [r0, #4]
  40653a:	f023 0101 	bic.w	r1, r3, #1
  40653e:	4401      	add	r1, r0
  406540:	6849      	ldr	r1, [r1, #4]
  406542:	07c9      	lsls	r1, r1, #31
  406544:	d54c      	bpl.n	4065e0 <_realloc_r+0xec>
  406546:	f01e 0f01 	tst.w	lr, #1
  40654a:	f000 809b 	beq.w	406684 <_realloc_r+0x190>
  40654e:	4631      	mov	r1, r6
  406550:	4640      	mov	r0, r8
  406552:	f7ff f949 	bl	4057e8 <_malloc_r>
  406556:	4606      	mov	r6, r0
  406558:	2800      	cmp	r0, #0
  40655a:	d03a      	beq.n	4065d2 <_realloc_r+0xde>
  40655c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406560:	f023 0301 	bic.w	r3, r3, #1
  406564:	444b      	add	r3, r9
  406566:	f1a0 0208 	sub.w	r2, r0, #8
  40656a:	429a      	cmp	r2, r3
  40656c:	f000 8121 	beq.w	4067b2 <_realloc_r+0x2be>
  406570:	1f22      	subs	r2, r4, #4
  406572:	2a24      	cmp	r2, #36	; 0x24
  406574:	f200 8107 	bhi.w	406786 <_realloc_r+0x292>
  406578:	2a13      	cmp	r2, #19
  40657a:	f200 80db 	bhi.w	406734 <_realloc_r+0x240>
  40657e:	4603      	mov	r3, r0
  406580:	462a      	mov	r2, r5
  406582:	6811      	ldr	r1, [r2, #0]
  406584:	6019      	str	r1, [r3, #0]
  406586:	6851      	ldr	r1, [r2, #4]
  406588:	6059      	str	r1, [r3, #4]
  40658a:	6892      	ldr	r2, [r2, #8]
  40658c:	609a      	str	r2, [r3, #8]
  40658e:	4629      	mov	r1, r5
  406590:	4640      	mov	r0, r8
  406592:	f7fe fdfd 	bl	405190 <_free_r>
  406596:	e01c      	b.n	4065d2 <_realloc_r+0xde>
  406598:	f027 0707 	bic.w	r7, r7, #7
  40659c:	2f00      	cmp	r7, #0
  40659e:	463a      	mov	r2, r7
  4065a0:	dabf      	bge.n	406522 <_realloc_r+0x2e>
  4065a2:	2600      	movs	r6, #0
  4065a4:	230c      	movs	r3, #12
  4065a6:	4630      	mov	r0, r6
  4065a8:	f8c8 3000 	str.w	r3, [r8]
  4065ac:	b003      	add	sp, #12
  4065ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4065b2:	462e      	mov	r6, r5
  4065b4:	1be3      	subs	r3, r4, r7
  4065b6:	2b0f      	cmp	r3, #15
  4065b8:	d81e      	bhi.n	4065f8 <_realloc_r+0x104>
  4065ba:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4065be:	f003 0301 	and.w	r3, r3, #1
  4065c2:	4323      	orrs	r3, r4
  4065c4:	444c      	add	r4, r9
  4065c6:	f8c9 3004 	str.w	r3, [r9, #4]
  4065ca:	6863      	ldr	r3, [r4, #4]
  4065cc:	f043 0301 	orr.w	r3, r3, #1
  4065d0:	6063      	str	r3, [r4, #4]
  4065d2:	4640      	mov	r0, r8
  4065d4:	f7ff fc8e 	bl	405ef4 <__malloc_unlock>
  4065d8:	4630      	mov	r0, r6
  4065da:	b003      	add	sp, #12
  4065dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4065e0:	f023 0303 	bic.w	r3, r3, #3
  4065e4:	18e1      	adds	r1, r4, r3
  4065e6:	4291      	cmp	r1, r2
  4065e8:	db1f      	blt.n	40662a <_realloc_r+0x136>
  4065ea:	68c3      	ldr	r3, [r0, #12]
  4065ec:	6882      	ldr	r2, [r0, #8]
  4065ee:	462e      	mov	r6, r5
  4065f0:	60d3      	str	r3, [r2, #12]
  4065f2:	460c      	mov	r4, r1
  4065f4:	609a      	str	r2, [r3, #8]
  4065f6:	e7dd      	b.n	4065b4 <_realloc_r+0xc0>
  4065f8:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4065fc:	eb09 0107 	add.w	r1, r9, r7
  406600:	f002 0201 	and.w	r2, r2, #1
  406604:	444c      	add	r4, r9
  406606:	f043 0301 	orr.w	r3, r3, #1
  40660a:	4317      	orrs	r7, r2
  40660c:	f8c9 7004 	str.w	r7, [r9, #4]
  406610:	604b      	str	r3, [r1, #4]
  406612:	6863      	ldr	r3, [r4, #4]
  406614:	f043 0301 	orr.w	r3, r3, #1
  406618:	3108      	adds	r1, #8
  40661a:	6063      	str	r3, [r4, #4]
  40661c:	4640      	mov	r0, r8
  40661e:	f7fe fdb7 	bl	405190 <_free_r>
  406622:	e7d6      	b.n	4065d2 <_realloc_r+0xde>
  406624:	4611      	mov	r1, r2
  406626:	f7ff b8df 	b.w	4057e8 <_malloc_r>
  40662a:	f01e 0f01 	tst.w	lr, #1
  40662e:	d18e      	bne.n	40654e <_realloc_r+0x5a>
  406630:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406634:	eba9 0a01 	sub.w	sl, r9, r1
  406638:	f8da 1004 	ldr.w	r1, [sl, #4]
  40663c:	f021 0103 	bic.w	r1, r1, #3
  406640:	440b      	add	r3, r1
  406642:	4423      	add	r3, r4
  406644:	4293      	cmp	r3, r2
  406646:	db25      	blt.n	406694 <_realloc_r+0x1a0>
  406648:	68c2      	ldr	r2, [r0, #12]
  40664a:	6881      	ldr	r1, [r0, #8]
  40664c:	4656      	mov	r6, sl
  40664e:	60ca      	str	r2, [r1, #12]
  406650:	6091      	str	r1, [r2, #8]
  406652:	f8da 100c 	ldr.w	r1, [sl, #12]
  406656:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40665a:	1f22      	subs	r2, r4, #4
  40665c:	2a24      	cmp	r2, #36	; 0x24
  40665e:	60c1      	str	r1, [r0, #12]
  406660:	6088      	str	r0, [r1, #8]
  406662:	f200 8094 	bhi.w	40678e <_realloc_r+0x29a>
  406666:	2a13      	cmp	r2, #19
  406668:	d96f      	bls.n	40674a <_realloc_r+0x256>
  40666a:	6829      	ldr	r1, [r5, #0]
  40666c:	f8ca 1008 	str.w	r1, [sl, #8]
  406670:	6869      	ldr	r1, [r5, #4]
  406672:	f8ca 100c 	str.w	r1, [sl, #12]
  406676:	2a1b      	cmp	r2, #27
  406678:	f200 80a2 	bhi.w	4067c0 <_realloc_r+0x2cc>
  40667c:	3508      	adds	r5, #8
  40667e:	f10a 0210 	add.w	r2, sl, #16
  406682:	e063      	b.n	40674c <_realloc_r+0x258>
  406684:	f855 3c08 	ldr.w	r3, [r5, #-8]
  406688:	eba9 0a03 	sub.w	sl, r9, r3
  40668c:	f8da 1004 	ldr.w	r1, [sl, #4]
  406690:	f021 0103 	bic.w	r1, r1, #3
  406694:	1863      	adds	r3, r4, r1
  406696:	4293      	cmp	r3, r2
  406698:	f6ff af59 	blt.w	40654e <_realloc_r+0x5a>
  40669c:	4656      	mov	r6, sl
  40669e:	e7d8      	b.n	406652 <_realloc_r+0x15e>
  4066a0:	6841      	ldr	r1, [r0, #4]
  4066a2:	f021 0b03 	bic.w	fp, r1, #3
  4066a6:	44a3      	add	fp, r4
  4066a8:	f107 0010 	add.w	r0, r7, #16
  4066ac:	4583      	cmp	fp, r0
  4066ae:	da56      	bge.n	40675e <_realloc_r+0x26a>
  4066b0:	f01e 0f01 	tst.w	lr, #1
  4066b4:	f47f af4b 	bne.w	40654e <_realloc_r+0x5a>
  4066b8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4066bc:	eba9 0a01 	sub.w	sl, r9, r1
  4066c0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4066c4:	f021 0103 	bic.w	r1, r1, #3
  4066c8:	448b      	add	fp, r1
  4066ca:	4558      	cmp	r0, fp
  4066cc:	dce2      	bgt.n	406694 <_realloc_r+0x1a0>
  4066ce:	4656      	mov	r6, sl
  4066d0:	f8da 100c 	ldr.w	r1, [sl, #12]
  4066d4:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4066d8:	1f22      	subs	r2, r4, #4
  4066da:	2a24      	cmp	r2, #36	; 0x24
  4066dc:	60c1      	str	r1, [r0, #12]
  4066de:	6088      	str	r0, [r1, #8]
  4066e0:	f200 808f 	bhi.w	406802 <_realloc_r+0x30e>
  4066e4:	2a13      	cmp	r2, #19
  4066e6:	f240 808a 	bls.w	4067fe <_realloc_r+0x30a>
  4066ea:	6829      	ldr	r1, [r5, #0]
  4066ec:	f8ca 1008 	str.w	r1, [sl, #8]
  4066f0:	6869      	ldr	r1, [r5, #4]
  4066f2:	f8ca 100c 	str.w	r1, [sl, #12]
  4066f6:	2a1b      	cmp	r2, #27
  4066f8:	f200 808a 	bhi.w	406810 <_realloc_r+0x31c>
  4066fc:	3508      	adds	r5, #8
  4066fe:	f10a 0210 	add.w	r2, sl, #16
  406702:	6829      	ldr	r1, [r5, #0]
  406704:	6011      	str	r1, [r2, #0]
  406706:	6869      	ldr	r1, [r5, #4]
  406708:	6051      	str	r1, [r2, #4]
  40670a:	68a9      	ldr	r1, [r5, #8]
  40670c:	6091      	str	r1, [r2, #8]
  40670e:	eb0a 0107 	add.w	r1, sl, r7
  406712:	ebab 0207 	sub.w	r2, fp, r7
  406716:	f042 0201 	orr.w	r2, r2, #1
  40671a:	6099      	str	r1, [r3, #8]
  40671c:	604a      	str	r2, [r1, #4]
  40671e:	f8da 3004 	ldr.w	r3, [sl, #4]
  406722:	f003 0301 	and.w	r3, r3, #1
  406726:	431f      	orrs	r7, r3
  406728:	4640      	mov	r0, r8
  40672a:	f8ca 7004 	str.w	r7, [sl, #4]
  40672e:	f7ff fbe1 	bl	405ef4 <__malloc_unlock>
  406732:	e751      	b.n	4065d8 <_realloc_r+0xe4>
  406734:	682b      	ldr	r3, [r5, #0]
  406736:	6003      	str	r3, [r0, #0]
  406738:	686b      	ldr	r3, [r5, #4]
  40673a:	6043      	str	r3, [r0, #4]
  40673c:	2a1b      	cmp	r2, #27
  40673e:	d82d      	bhi.n	40679c <_realloc_r+0x2a8>
  406740:	f100 0308 	add.w	r3, r0, #8
  406744:	f105 0208 	add.w	r2, r5, #8
  406748:	e71b      	b.n	406582 <_realloc_r+0x8e>
  40674a:	4632      	mov	r2, r6
  40674c:	6829      	ldr	r1, [r5, #0]
  40674e:	6011      	str	r1, [r2, #0]
  406750:	6869      	ldr	r1, [r5, #4]
  406752:	6051      	str	r1, [r2, #4]
  406754:	68a9      	ldr	r1, [r5, #8]
  406756:	6091      	str	r1, [r2, #8]
  406758:	461c      	mov	r4, r3
  40675a:	46d1      	mov	r9, sl
  40675c:	e72a      	b.n	4065b4 <_realloc_r+0xc0>
  40675e:	eb09 0107 	add.w	r1, r9, r7
  406762:	ebab 0b07 	sub.w	fp, fp, r7
  406766:	f04b 0201 	orr.w	r2, fp, #1
  40676a:	6099      	str	r1, [r3, #8]
  40676c:	604a      	str	r2, [r1, #4]
  40676e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406772:	f003 0301 	and.w	r3, r3, #1
  406776:	431f      	orrs	r7, r3
  406778:	4640      	mov	r0, r8
  40677a:	f845 7c04 	str.w	r7, [r5, #-4]
  40677e:	f7ff fbb9 	bl	405ef4 <__malloc_unlock>
  406782:	462e      	mov	r6, r5
  406784:	e728      	b.n	4065d8 <_realloc_r+0xe4>
  406786:	4629      	mov	r1, r5
  406788:	f7ff fb4a 	bl	405e20 <memmove>
  40678c:	e6ff      	b.n	40658e <_realloc_r+0x9a>
  40678e:	4629      	mov	r1, r5
  406790:	4630      	mov	r0, r6
  406792:	461c      	mov	r4, r3
  406794:	46d1      	mov	r9, sl
  406796:	f7ff fb43 	bl	405e20 <memmove>
  40679a:	e70b      	b.n	4065b4 <_realloc_r+0xc0>
  40679c:	68ab      	ldr	r3, [r5, #8]
  40679e:	6083      	str	r3, [r0, #8]
  4067a0:	68eb      	ldr	r3, [r5, #12]
  4067a2:	60c3      	str	r3, [r0, #12]
  4067a4:	2a24      	cmp	r2, #36	; 0x24
  4067a6:	d017      	beq.n	4067d8 <_realloc_r+0x2e4>
  4067a8:	f100 0310 	add.w	r3, r0, #16
  4067ac:	f105 0210 	add.w	r2, r5, #16
  4067b0:	e6e7      	b.n	406582 <_realloc_r+0x8e>
  4067b2:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4067b6:	f023 0303 	bic.w	r3, r3, #3
  4067ba:	441c      	add	r4, r3
  4067bc:	462e      	mov	r6, r5
  4067be:	e6f9      	b.n	4065b4 <_realloc_r+0xc0>
  4067c0:	68a9      	ldr	r1, [r5, #8]
  4067c2:	f8ca 1010 	str.w	r1, [sl, #16]
  4067c6:	68e9      	ldr	r1, [r5, #12]
  4067c8:	f8ca 1014 	str.w	r1, [sl, #20]
  4067cc:	2a24      	cmp	r2, #36	; 0x24
  4067ce:	d00c      	beq.n	4067ea <_realloc_r+0x2f6>
  4067d0:	3510      	adds	r5, #16
  4067d2:	f10a 0218 	add.w	r2, sl, #24
  4067d6:	e7b9      	b.n	40674c <_realloc_r+0x258>
  4067d8:	692b      	ldr	r3, [r5, #16]
  4067da:	6103      	str	r3, [r0, #16]
  4067dc:	696b      	ldr	r3, [r5, #20]
  4067de:	6143      	str	r3, [r0, #20]
  4067e0:	f105 0218 	add.w	r2, r5, #24
  4067e4:	f100 0318 	add.w	r3, r0, #24
  4067e8:	e6cb      	b.n	406582 <_realloc_r+0x8e>
  4067ea:	692a      	ldr	r2, [r5, #16]
  4067ec:	f8ca 2018 	str.w	r2, [sl, #24]
  4067f0:	696a      	ldr	r2, [r5, #20]
  4067f2:	f8ca 201c 	str.w	r2, [sl, #28]
  4067f6:	3518      	adds	r5, #24
  4067f8:	f10a 0220 	add.w	r2, sl, #32
  4067fc:	e7a6      	b.n	40674c <_realloc_r+0x258>
  4067fe:	4632      	mov	r2, r6
  406800:	e77f      	b.n	406702 <_realloc_r+0x20e>
  406802:	4629      	mov	r1, r5
  406804:	4630      	mov	r0, r6
  406806:	9301      	str	r3, [sp, #4]
  406808:	f7ff fb0a 	bl	405e20 <memmove>
  40680c:	9b01      	ldr	r3, [sp, #4]
  40680e:	e77e      	b.n	40670e <_realloc_r+0x21a>
  406810:	68a9      	ldr	r1, [r5, #8]
  406812:	f8ca 1010 	str.w	r1, [sl, #16]
  406816:	68e9      	ldr	r1, [r5, #12]
  406818:	f8ca 1014 	str.w	r1, [sl, #20]
  40681c:	2a24      	cmp	r2, #36	; 0x24
  40681e:	d003      	beq.n	406828 <_realloc_r+0x334>
  406820:	3510      	adds	r5, #16
  406822:	f10a 0218 	add.w	r2, sl, #24
  406826:	e76c      	b.n	406702 <_realloc_r+0x20e>
  406828:	692a      	ldr	r2, [r5, #16]
  40682a:	f8ca 2018 	str.w	r2, [sl, #24]
  40682e:	696a      	ldr	r2, [r5, #20]
  406830:	f8ca 201c 	str.w	r2, [sl, #28]
  406834:	3518      	adds	r5, #24
  406836:	f10a 0220 	add.w	r2, sl, #32
  40683a:	e762      	b.n	406702 <_realloc_r+0x20e>
  40683c:	204005c8 	.word	0x204005c8

00406840 <_sbrk_r>:
  406840:	b538      	push	{r3, r4, r5, lr}
  406842:	4c07      	ldr	r4, [pc, #28]	; (406860 <_sbrk_r+0x20>)
  406844:	2300      	movs	r3, #0
  406846:	4605      	mov	r5, r0
  406848:	4608      	mov	r0, r1
  40684a:	6023      	str	r3, [r4, #0]
  40684c:	f7fa f92c 	bl	400aa8 <_sbrk>
  406850:	1c43      	adds	r3, r0, #1
  406852:	d000      	beq.n	406856 <_sbrk_r+0x16>
  406854:	bd38      	pop	{r3, r4, r5, pc}
  406856:	6823      	ldr	r3, [r4, #0]
  406858:	2b00      	cmp	r3, #0
  40685a:	d0fb      	beq.n	406854 <_sbrk_r+0x14>
  40685c:	602b      	str	r3, [r5, #0]
  40685e:	bd38      	pop	{r3, r4, r5, pc}
  406860:	20400adc 	.word	0x20400adc

00406864 <__sread>:
  406864:	b510      	push	{r4, lr}
  406866:	460c      	mov	r4, r1
  406868:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40686c:	f000 faa4 	bl	406db8 <_read_r>
  406870:	2800      	cmp	r0, #0
  406872:	db03      	blt.n	40687c <__sread+0x18>
  406874:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406876:	4403      	add	r3, r0
  406878:	6523      	str	r3, [r4, #80]	; 0x50
  40687a:	bd10      	pop	{r4, pc}
  40687c:	89a3      	ldrh	r3, [r4, #12]
  40687e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406882:	81a3      	strh	r3, [r4, #12]
  406884:	bd10      	pop	{r4, pc}
  406886:	bf00      	nop

00406888 <__swrite>:
  406888:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40688c:	4616      	mov	r6, r2
  40688e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406892:	461f      	mov	r7, r3
  406894:	05d3      	lsls	r3, r2, #23
  406896:	460c      	mov	r4, r1
  406898:	4605      	mov	r5, r0
  40689a:	d507      	bpl.n	4068ac <__swrite+0x24>
  40689c:	2200      	movs	r2, #0
  40689e:	2302      	movs	r3, #2
  4068a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4068a4:	f000 fa72 	bl	406d8c <_lseek_r>
  4068a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4068ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4068b0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4068b4:	81a2      	strh	r2, [r4, #12]
  4068b6:	463b      	mov	r3, r7
  4068b8:	4632      	mov	r2, r6
  4068ba:	4628      	mov	r0, r5
  4068bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4068c0:	f000 b922 	b.w	406b08 <_write_r>

004068c4 <__sseek>:
  4068c4:	b510      	push	{r4, lr}
  4068c6:	460c      	mov	r4, r1
  4068c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4068cc:	f000 fa5e 	bl	406d8c <_lseek_r>
  4068d0:	89a3      	ldrh	r3, [r4, #12]
  4068d2:	1c42      	adds	r2, r0, #1
  4068d4:	bf0e      	itee	eq
  4068d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4068da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4068de:	6520      	strne	r0, [r4, #80]	; 0x50
  4068e0:	81a3      	strh	r3, [r4, #12]
  4068e2:	bd10      	pop	{r4, pc}

004068e4 <__sclose>:
  4068e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4068e8:	f000 b9b6 	b.w	406c58 <_close_r>

004068ec <__ssprint_r>:
  4068ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4068f0:	6893      	ldr	r3, [r2, #8]
  4068f2:	b083      	sub	sp, #12
  4068f4:	4690      	mov	r8, r2
  4068f6:	2b00      	cmp	r3, #0
  4068f8:	d070      	beq.n	4069dc <__ssprint_r+0xf0>
  4068fa:	4682      	mov	sl, r0
  4068fc:	460c      	mov	r4, r1
  4068fe:	6817      	ldr	r7, [r2, #0]
  406900:	688d      	ldr	r5, [r1, #8]
  406902:	6808      	ldr	r0, [r1, #0]
  406904:	e042      	b.n	40698c <__ssprint_r+0xa0>
  406906:	89a3      	ldrh	r3, [r4, #12]
  406908:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40690c:	d02e      	beq.n	40696c <__ssprint_r+0x80>
  40690e:	6965      	ldr	r5, [r4, #20]
  406910:	6921      	ldr	r1, [r4, #16]
  406912:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  406916:	eba0 0b01 	sub.w	fp, r0, r1
  40691a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40691e:	f10b 0001 	add.w	r0, fp, #1
  406922:	106d      	asrs	r5, r5, #1
  406924:	4430      	add	r0, r6
  406926:	42a8      	cmp	r0, r5
  406928:	462a      	mov	r2, r5
  40692a:	bf84      	itt	hi
  40692c:	4605      	movhi	r5, r0
  40692e:	462a      	movhi	r2, r5
  406930:	055b      	lsls	r3, r3, #21
  406932:	d538      	bpl.n	4069a6 <__ssprint_r+0xba>
  406934:	4611      	mov	r1, r2
  406936:	4650      	mov	r0, sl
  406938:	f7fe ff56 	bl	4057e8 <_malloc_r>
  40693c:	2800      	cmp	r0, #0
  40693e:	d03c      	beq.n	4069ba <__ssprint_r+0xce>
  406940:	465a      	mov	r2, fp
  406942:	6921      	ldr	r1, [r4, #16]
  406944:	9001      	str	r0, [sp, #4]
  406946:	f7fa fe45 	bl	4015d4 <memcpy>
  40694a:	89a2      	ldrh	r2, [r4, #12]
  40694c:	9b01      	ldr	r3, [sp, #4]
  40694e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  406952:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  406956:	81a2      	strh	r2, [r4, #12]
  406958:	eba5 020b 	sub.w	r2, r5, fp
  40695c:	eb03 000b 	add.w	r0, r3, fp
  406960:	6165      	str	r5, [r4, #20]
  406962:	6123      	str	r3, [r4, #16]
  406964:	6020      	str	r0, [r4, #0]
  406966:	60a2      	str	r2, [r4, #8]
  406968:	4635      	mov	r5, r6
  40696a:	46b3      	mov	fp, r6
  40696c:	465a      	mov	r2, fp
  40696e:	4649      	mov	r1, r9
  406970:	f7ff fa56 	bl	405e20 <memmove>
  406974:	f8d8 3008 	ldr.w	r3, [r8, #8]
  406978:	68a2      	ldr	r2, [r4, #8]
  40697a:	6820      	ldr	r0, [r4, #0]
  40697c:	1b55      	subs	r5, r2, r5
  40697e:	4458      	add	r0, fp
  406980:	1b9e      	subs	r6, r3, r6
  406982:	60a5      	str	r5, [r4, #8]
  406984:	6020      	str	r0, [r4, #0]
  406986:	f8c8 6008 	str.w	r6, [r8, #8]
  40698a:	b33e      	cbz	r6, 4069dc <__ssprint_r+0xf0>
  40698c:	687e      	ldr	r6, [r7, #4]
  40698e:	463b      	mov	r3, r7
  406990:	3708      	adds	r7, #8
  406992:	2e00      	cmp	r6, #0
  406994:	d0fa      	beq.n	40698c <__ssprint_r+0xa0>
  406996:	42ae      	cmp	r6, r5
  406998:	f8d3 9000 	ldr.w	r9, [r3]
  40699c:	46ab      	mov	fp, r5
  40699e:	d2b2      	bcs.n	406906 <__ssprint_r+0x1a>
  4069a0:	4635      	mov	r5, r6
  4069a2:	46b3      	mov	fp, r6
  4069a4:	e7e2      	b.n	40696c <__ssprint_r+0x80>
  4069a6:	4650      	mov	r0, sl
  4069a8:	f7ff fda4 	bl	4064f4 <_realloc_r>
  4069ac:	4603      	mov	r3, r0
  4069ae:	2800      	cmp	r0, #0
  4069b0:	d1d2      	bne.n	406958 <__ssprint_r+0x6c>
  4069b2:	6921      	ldr	r1, [r4, #16]
  4069b4:	4650      	mov	r0, sl
  4069b6:	f7fe fbeb 	bl	405190 <_free_r>
  4069ba:	230c      	movs	r3, #12
  4069bc:	f8ca 3000 	str.w	r3, [sl]
  4069c0:	89a3      	ldrh	r3, [r4, #12]
  4069c2:	2200      	movs	r2, #0
  4069c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4069c8:	f04f 30ff 	mov.w	r0, #4294967295
  4069cc:	81a3      	strh	r3, [r4, #12]
  4069ce:	f8c8 2008 	str.w	r2, [r8, #8]
  4069d2:	f8c8 2004 	str.w	r2, [r8, #4]
  4069d6:	b003      	add	sp, #12
  4069d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4069dc:	2000      	movs	r0, #0
  4069de:	f8c8 0004 	str.w	r0, [r8, #4]
  4069e2:	b003      	add	sp, #12
  4069e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004069e8 <__swbuf_r>:
  4069e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4069ea:	460d      	mov	r5, r1
  4069ec:	4614      	mov	r4, r2
  4069ee:	4606      	mov	r6, r0
  4069f0:	b110      	cbz	r0, 4069f8 <__swbuf_r+0x10>
  4069f2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4069f4:	2b00      	cmp	r3, #0
  4069f6:	d04b      	beq.n	406a90 <__swbuf_r+0xa8>
  4069f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4069fc:	69a3      	ldr	r3, [r4, #24]
  4069fe:	60a3      	str	r3, [r4, #8]
  406a00:	b291      	uxth	r1, r2
  406a02:	0708      	lsls	r0, r1, #28
  406a04:	d539      	bpl.n	406a7a <__swbuf_r+0x92>
  406a06:	6923      	ldr	r3, [r4, #16]
  406a08:	2b00      	cmp	r3, #0
  406a0a:	d036      	beq.n	406a7a <__swbuf_r+0x92>
  406a0c:	b2ed      	uxtb	r5, r5
  406a0e:	0489      	lsls	r1, r1, #18
  406a10:	462f      	mov	r7, r5
  406a12:	d515      	bpl.n	406a40 <__swbuf_r+0x58>
  406a14:	6822      	ldr	r2, [r4, #0]
  406a16:	6961      	ldr	r1, [r4, #20]
  406a18:	1ad3      	subs	r3, r2, r3
  406a1a:	428b      	cmp	r3, r1
  406a1c:	da1c      	bge.n	406a58 <__swbuf_r+0x70>
  406a1e:	3301      	adds	r3, #1
  406a20:	68a1      	ldr	r1, [r4, #8]
  406a22:	1c50      	adds	r0, r2, #1
  406a24:	3901      	subs	r1, #1
  406a26:	60a1      	str	r1, [r4, #8]
  406a28:	6020      	str	r0, [r4, #0]
  406a2a:	7015      	strb	r5, [r2, #0]
  406a2c:	6962      	ldr	r2, [r4, #20]
  406a2e:	429a      	cmp	r2, r3
  406a30:	d01a      	beq.n	406a68 <__swbuf_r+0x80>
  406a32:	89a3      	ldrh	r3, [r4, #12]
  406a34:	07db      	lsls	r3, r3, #31
  406a36:	d501      	bpl.n	406a3c <__swbuf_r+0x54>
  406a38:	2d0a      	cmp	r5, #10
  406a3a:	d015      	beq.n	406a68 <__swbuf_r+0x80>
  406a3c:	4638      	mov	r0, r7
  406a3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406a40:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406a42:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406a46:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  406a4a:	81a2      	strh	r2, [r4, #12]
  406a4c:	6822      	ldr	r2, [r4, #0]
  406a4e:	6661      	str	r1, [r4, #100]	; 0x64
  406a50:	6961      	ldr	r1, [r4, #20]
  406a52:	1ad3      	subs	r3, r2, r3
  406a54:	428b      	cmp	r3, r1
  406a56:	dbe2      	blt.n	406a1e <__swbuf_r+0x36>
  406a58:	4621      	mov	r1, r4
  406a5a:	4630      	mov	r0, r6
  406a5c:	f7fe fa1a 	bl	404e94 <_fflush_r>
  406a60:	b940      	cbnz	r0, 406a74 <__swbuf_r+0x8c>
  406a62:	6822      	ldr	r2, [r4, #0]
  406a64:	2301      	movs	r3, #1
  406a66:	e7db      	b.n	406a20 <__swbuf_r+0x38>
  406a68:	4621      	mov	r1, r4
  406a6a:	4630      	mov	r0, r6
  406a6c:	f7fe fa12 	bl	404e94 <_fflush_r>
  406a70:	2800      	cmp	r0, #0
  406a72:	d0e3      	beq.n	406a3c <__swbuf_r+0x54>
  406a74:	f04f 37ff 	mov.w	r7, #4294967295
  406a78:	e7e0      	b.n	406a3c <__swbuf_r+0x54>
  406a7a:	4621      	mov	r1, r4
  406a7c:	4630      	mov	r0, r6
  406a7e:	f7fd f937 	bl	403cf0 <__swsetup_r>
  406a82:	2800      	cmp	r0, #0
  406a84:	d1f6      	bne.n	406a74 <__swbuf_r+0x8c>
  406a86:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406a8a:	6923      	ldr	r3, [r4, #16]
  406a8c:	b291      	uxth	r1, r2
  406a8e:	e7bd      	b.n	406a0c <__swbuf_r+0x24>
  406a90:	f7fe fa58 	bl	404f44 <__sinit>
  406a94:	e7b0      	b.n	4069f8 <__swbuf_r+0x10>
  406a96:	bf00      	nop

00406a98 <_wcrtomb_r>:
  406a98:	b5f0      	push	{r4, r5, r6, r7, lr}
  406a9a:	4606      	mov	r6, r0
  406a9c:	b085      	sub	sp, #20
  406a9e:	461f      	mov	r7, r3
  406aa0:	b189      	cbz	r1, 406ac6 <_wcrtomb_r+0x2e>
  406aa2:	4c10      	ldr	r4, [pc, #64]	; (406ae4 <_wcrtomb_r+0x4c>)
  406aa4:	4d10      	ldr	r5, [pc, #64]	; (406ae8 <_wcrtomb_r+0x50>)
  406aa6:	6824      	ldr	r4, [r4, #0]
  406aa8:	6b64      	ldr	r4, [r4, #52]	; 0x34
  406aaa:	2c00      	cmp	r4, #0
  406aac:	bf08      	it	eq
  406aae:	462c      	moveq	r4, r5
  406ab0:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  406ab4:	47a0      	blx	r4
  406ab6:	1c43      	adds	r3, r0, #1
  406ab8:	d103      	bne.n	406ac2 <_wcrtomb_r+0x2a>
  406aba:	2200      	movs	r2, #0
  406abc:	238a      	movs	r3, #138	; 0x8a
  406abe:	603a      	str	r2, [r7, #0]
  406ac0:	6033      	str	r3, [r6, #0]
  406ac2:	b005      	add	sp, #20
  406ac4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406ac6:	460c      	mov	r4, r1
  406ac8:	4906      	ldr	r1, [pc, #24]	; (406ae4 <_wcrtomb_r+0x4c>)
  406aca:	4a07      	ldr	r2, [pc, #28]	; (406ae8 <_wcrtomb_r+0x50>)
  406acc:	6809      	ldr	r1, [r1, #0]
  406ace:	6b49      	ldr	r1, [r1, #52]	; 0x34
  406ad0:	2900      	cmp	r1, #0
  406ad2:	bf08      	it	eq
  406ad4:	4611      	moveq	r1, r2
  406ad6:	4622      	mov	r2, r4
  406ad8:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  406adc:	a901      	add	r1, sp, #4
  406ade:	47a0      	blx	r4
  406ae0:	e7e9      	b.n	406ab6 <_wcrtomb_r+0x1e>
  406ae2:	bf00      	nop
  406ae4:	2040002c 	.word	0x2040002c
  406ae8:	2040045c 	.word	0x2040045c

00406aec <__ascii_wctomb>:
  406aec:	b121      	cbz	r1, 406af8 <__ascii_wctomb+0xc>
  406aee:	2aff      	cmp	r2, #255	; 0xff
  406af0:	d804      	bhi.n	406afc <__ascii_wctomb+0x10>
  406af2:	700a      	strb	r2, [r1, #0]
  406af4:	2001      	movs	r0, #1
  406af6:	4770      	bx	lr
  406af8:	4608      	mov	r0, r1
  406afa:	4770      	bx	lr
  406afc:	238a      	movs	r3, #138	; 0x8a
  406afe:	6003      	str	r3, [r0, #0]
  406b00:	f04f 30ff 	mov.w	r0, #4294967295
  406b04:	4770      	bx	lr
  406b06:	bf00      	nop

00406b08 <_write_r>:
  406b08:	b570      	push	{r4, r5, r6, lr}
  406b0a:	460d      	mov	r5, r1
  406b0c:	4c08      	ldr	r4, [pc, #32]	; (406b30 <_write_r+0x28>)
  406b0e:	4611      	mov	r1, r2
  406b10:	4606      	mov	r6, r0
  406b12:	461a      	mov	r2, r3
  406b14:	4628      	mov	r0, r5
  406b16:	2300      	movs	r3, #0
  406b18:	6023      	str	r3, [r4, #0]
  406b1a:	f7f9 fbb3 	bl	400284 <_write>
  406b1e:	1c43      	adds	r3, r0, #1
  406b20:	d000      	beq.n	406b24 <_write_r+0x1c>
  406b22:	bd70      	pop	{r4, r5, r6, pc}
  406b24:	6823      	ldr	r3, [r4, #0]
  406b26:	2b00      	cmp	r3, #0
  406b28:	d0fb      	beq.n	406b22 <_write_r+0x1a>
  406b2a:	6033      	str	r3, [r6, #0]
  406b2c:	bd70      	pop	{r4, r5, r6, pc}
  406b2e:	bf00      	nop
  406b30:	20400adc 	.word	0x20400adc

00406b34 <__register_exitproc>:
  406b34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406b38:	4d2c      	ldr	r5, [pc, #176]	; (406bec <__register_exitproc+0xb8>)
  406b3a:	4606      	mov	r6, r0
  406b3c:	6828      	ldr	r0, [r5, #0]
  406b3e:	4698      	mov	r8, r3
  406b40:	460f      	mov	r7, r1
  406b42:	4691      	mov	r9, r2
  406b44:	f7fe fdcc 	bl	4056e0 <__retarget_lock_acquire_recursive>
  406b48:	4b29      	ldr	r3, [pc, #164]	; (406bf0 <__register_exitproc+0xbc>)
  406b4a:	681c      	ldr	r4, [r3, #0]
  406b4c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  406b50:	2b00      	cmp	r3, #0
  406b52:	d03e      	beq.n	406bd2 <__register_exitproc+0x9e>
  406b54:	685a      	ldr	r2, [r3, #4]
  406b56:	2a1f      	cmp	r2, #31
  406b58:	dc1c      	bgt.n	406b94 <__register_exitproc+0x60>
  406b5a:	f102 0e01 	add.w	lr, r2, #1
  406b5e:	b176      	cbz	r6, 406b7e <__register_exitproc+0x4a>
  406b60:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  406b64:	2401      	movs	r4, #1
  406b66:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  406b6a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  406b6e:	4094      	lsls	r4, r2
  406b70:	4320      	orrs	r0, r4
  406b72:	2e02      	cmp	r6, #2
  406b74:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  406b78:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  406b7c:	d023      	beq.n	406bc6 <__register_exitproc+0x92>
  406b7e:	3202      	adds	r2, #2
  406b80:	f8c3 e004 	str.w	lr, [r3, #4]
  406b84:	6828      	ldr	r0, [r5, #0]
  406b86:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  406b8a:	f7fe fdab 	bl	4056e4 <__retarget_lock_release_recursive>
  406b8e:	2000      	movs	r0, #0
  406b90:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406b94:	4b17      	ldr	r3, [pc, #92]	; (406bf4 <__register_exitproc+0xc0>)
  406b96:	b30b      	cbz	r3, 406bdc <__register_exitproc+0xa8>
  406b98:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406b9c:	f7fe fe1c 	bl	4057d8 <malloc>
  406ba0:	4603      	mov	r3, r0
  406ba2:	b1d8      	cbz	r0, 406bdc <__register_exitproc+0xa8>
  406ba4:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  406ba8:	6002      	str	r2, [r0, #0]
  406baa:	2100      	movs	r1, #0
  406bac:	6041      	str	r1, [r0, #4]
  406bae:	460a      	mov	r2, r1
  406bb0:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  406bb4:	f04f 0e01 	mov.w	lr, #1
  406bb8:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  406bbc:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  406bc0:	2e00      	cmp	r6, #0
  406bc2:	d0dc      	beq.n	406b7e <__register_exitproc+0x4a>
  406bc4:	e7cc      	b.n	406b60 <__register_exitproc+0x2c>
  406bc6:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  406bca:	430c      	orrs	r4, r1
  406bcc:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  406bd0:	e7d5      	b.n	406b7e <__register_exitproc+0x4a>
  406bd2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  406bd6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  406bda:	e7bb      	b.n	406b54 <__register_exitproc+0x20>
  406bdc:	6828      	ldr	r0, [r5, #0]
  406bde:	f7fe fd81 	bl	4056e4 <__retarget_lock_release_recursive>
  406be2:	f04f 30ff 	mov.w	r0, #4294967295
  406be6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406bea:	bf00      	nop
  406bec:	20400458 	.word	0x20400458
  406bf0:	00407acc 	.word	0x00407acc
  406bf4:	004057d9 	.word	0x004057d9

00406bf8 <_calloc_r>:
  406bf8:	b510      	push	{r4, lr}
  406bfa:	fb02 f101 	mul.w	r1, r2, r1
  406bfe:	f7fe fdf3 	bl	4057e8 <_malloc_r>
  406c02:	4604      	mov	r4, r0
  406c04:	b1d8      	cbz	r0, 406c3e <_calloc_r+0x46>
  406c06:	f850 2c04 	ldr.w	r2, [r0, #-4]
  406c0a:	f022 0203 	bic.w	r2, r2, #3
  406c0e:	3a04      	subs	r2, #4
  406c10:	2a24      	cmp	r2, #36	; 0x24
  406c12:	d818      	bhi.n	406c46 <_calloc_r+0x4e>
  406c14:	2a13      	cmp	r2, #19
  406c16:	d914      	bls.n	406c42 <_calloc_r+0x4a>
  406c18:	2300      	movs	r3, #0
  406c1a:	2a1b      	cmp	r2, #27
  406c1c:	6003      	str	r3, [r0, #0]
  406c1e:	6043      	str	r3, [r0, #4]
  406c20:	d916      	bls.n	406c50 <_calloc_r+0x58>
  406c22:	2a24      	cmp	r2, #36	; 0x24
  406c24:	6083      	str	r3, [r0, #8]
  406c26:	60c3      	str	r3, [r0, #12]
  406c28:	bf11      	iteee	ne
  406c2a:	f100 0210 	addne.w	r2, r0, #16
  406c2e:	6103      	streq	r3, [r0, #16]
  406c30:	6143      	streq	r3, [r0, #20]
  406c32:	f100 0218 	addeq.w	r2, r0, #24
  406c36:	2300      	movs	r3, #0
  406c38:	6013      	str	r3, [r2, #0]
  406c3a:	6053      	str	r3, [r2, #4]
  406c3c:	6093      	str	r3, [r2, #8]
  406c3e:	4620      	mov	r0, r4
  406c40:	bd10      	pop	{r4, pc}
  406c42:	4602      	mov	r2, r0
  406c44:	e7f7      	b.n	406c36 <_calloc_r+0x3e>
  406c46:	2100      	movs	r1, #0
  406c48:	f7fa fd5e 	bl	401708 <memset>
  406c4c:	4620      	mov	r0, r4
  406c4e:	bd10      	pop	{r4, pc}
  406c50:	f100 0208 	add.w	r2, r0, #8
  406c54:	e7ef      	b.n	406c36 <_calloc_r+0x3e>
  406c56:	bf00      	nop

00406c58 <_close_r>:
  406c58:	b538      	push	{r3, r4, r5, lr}
  406c5a:	4c07      	ldr	r4, [pc, #28]	; (406c78 <_close_r+0x20>)
  406c5c:	2300      	movs	r3, #0
  406c5e:	4605      	mov	r5, r0
  406c60:	4608      	mov	r0, r1
  406c62:	6023      	str	r3, [r4, #0]
  406c64:	f7f9 ff3c 	bl	400ae0 <_close>
  406c68:	1c43      	adds	r3, r0, #1
  406c6a:	d000      	beq.n	406c6e <_close_r+0x16>
  406c6c:	bd38      	pop	{r3, r4, r5, pc}
  406c6e:	6823      	ldr	r3, [r4, #0]
  406c70:	2b00      	cmp	r3, #0
  406c72:	d0fb      	beq.n	406c6c <_close_r+0x14>
  406c74:	602b      	str	r3, [r5, #0]
  406c76:	bd38      	pop	{r3, r4, r5, pc}
  406c78:	20400adc 	.word	0x20400adc

00406c7c <_fclose_r>:
  406c7c:	b570      	push	{r4, r5, r6, lr}
  406c7e:	b159      	cbz	r1, 406c98 <_fclose_r+0x1c>
  406c80:	4605      	mov	r5, r0
  406c82:	460c      	mov	r4, r1
  406c84:	b110      	cbz	r0, 406c8c <_fclose_r+0x10>
  406c86:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406c88:	2b00      	cmp	r3, #0
  406c8a:	d03c      	beq.n	406d06 <_fclose_r+0x8a>
  406c8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406c8e:	07d8      	lsls	r0, r3, #31
  406c90:	d505      	bpl.n	406c9e <_fclose_r+0x22>
  406c92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406c96:	b92b      	cbnz	r3, 406ca4 <_fclose_r+0x28>
  406c98:	2600      	movs	r6, #0
  406c9a:	4630      	mov	r0, r6
  406c9c:	bd70      	pop	{r4, r5, r6, pc}
  406c9e:	89a3      	ldrh	r3, [r4, #12]
  406ca0:	0599      	lsls	r1, r3, #22
  406ca2:	d53c      	bpl.n	406d1e <_fclose_r+0xa2>
  406ca4:	4621      	mov	r1, r4
  406ca6:	4628      	mov	r0, r5
  406ca8:	f7fe f854 	bl	404d54 <__sflush_r>
  406cac:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406cae:	4606      	mov	r6, r0
  406cb0:	b133      	cbz	r3, 406cc0 <_fclose_r+0x44>
  406cb2:	69e1      	ldr	r1, [r4, #28]
  406cb4:	4628      	mov	r0, r5
  406cb6:	4798      	blx	r3
  406cb8:	2800      	cmp	r0, #0
  406cba:	bfb8      	it	lt
  406cbc:	f04f 36ff 	movlt.w	r6, #4294967295
  406cc0:	89a3      	ldrh	r3, [r4, #12]
  406cc2:	061a      	lsls	r2, r3, #24
  406cc4:	d422      	bmi.n	406d0c <_fclose_r+0x90>
  406cc6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406cc8:	b141      	cbz	r1, 406cdc <_fclose_r+0x60>
  406cca:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406cce:	4299      	cmp	r1, r3
  406cd0:	d002      	beq.n	406cd8 <_fclose_r+0x5c>
  406cd2:	4628      	mov	r0, r5
  406cd4:	f7fe fa5c 	bl	405190 <_free_r>
  406cd8:	2300      	movs	r3, #0
  406cda:	6323      	str	r3, [r4, #48]	; 0x30
  406cdc:	6c61      	ldr	r1, [r4, #68]	; 0x44
  406cde:	b121      	cbz	r1, 406cea <_fclose_r+0x6e>
  406ce0:	4628      	mov	r0, r5
  406ce2:	f7fe fa55 	bl	405190 <_free_r>
  406ce6:	2300      	movs	r3, #0
  406ce8:	6463      	str	r3, [r4, #68]	; 0x44
  406cea:	f7fe f957 	bl	404f9c <__sfp_lock_acquire>
  406cee:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406cf0:	2200      	movs	r2, #0
  406cf2:	07db      	lsls	r3, r3, #31
  406cf4:	81a2      	strh	r2, [r4, #12]
  406cf6:	d50e      	bpl.n	406d16 <_fclose_r+0x9a>
  406cf8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406cfa:	f7fe fcef 	bl	4056dc <__retarget_lock_close_recursive>
  406cfe:	f7fe f953 	bl	404fa8 <__sfp_lock_release>
  406d02:	4630      	mov	r0, r6
  406d04:	bd70      	pop	{r4, r5, r6, pc}
  406d06:	f7fe f91d 	bl	404f44 <__sinit>
  406d0a:	e7bf      	b.n	406c8c <_fclose_r+0x10>
  406d0c:	6921      	ldr	r1, [r4, #16]
  406d0e:	4628      	mov	r0, r5
  406d10:	f7fe fa3e 	bl	405190 <_free_r>
  406d14:	e7d7      	b.n	406cc6 <_fclose_r+0x4a>
  406d16:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406d18:	f7fe fce4 	bl	4056e4 <__retarget_lock_release_recursive>
  406d1c:	e7ec      	b.n	406cf8 <_fclose_r+0x7c>
  406d1e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406d20:	f7fe fcde 	bl	4056e0 <__retarget_lock_acquire_recursive>
  406d24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406d28:	2b00      	cmp	r3, #0
  406d2a:	d1bb      	bne.n	406ca4 <_fclose_r+0x28>
  406d2c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  406d2e:	f016 0601 	ands.w	r6, r6, #1
  406d32:	d1b1      	bne.n	406c98 <_fclose_r+0x1c>
  406d34:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406d36:	f7fe fcd5 	bl	4056e4 <__retarget_lock_release_recursive>
  406d3a:	4630      	mov	r0, r6
  406d3c:	bd70      	pop	{r4, r5, r6, pc}
  406d3e:	bf00      	nop

00406d40 <_fstat_r>:
  406d40:	b538      	push	{r3, r4, r5, lr}
  406d42:	460b      	mov	r3, r1
  406d44:	4c07      	ldr	r4, [pc, #28]	; (406d64 <_fstat_r+0x24>)
  406d46:	4605      	mov	r5, r0
  406d48:	4611      	mov	r1, r2
  406d4a:	4618      	mov	r0, r3
  406d4c:	2300      	movs	r3, #0
  406d4e:	6023      	str	r3, [r4, #0]
  406d50:	f7f9 fec9 	bl	400ae6 <_fstat>
  406d54:	1c43      	adds	r3, r0, #1
  406d56:	d000      	beq.n	406d5a <_fstat_r+0x1a>
  406d58:	bd38      	pop	{r3, r4, r5, pc}
  406d5a:	6823      	ldr	r3, [r4, #0]
  406d5c:	2b00      	cmp	r3, #0
  406d5e:	d0fb      	beq.n	406d58 <_fstat_r+0x18>
  406d60:	602b      	str	r3, [r5, #0]
  406d62:	bd38      	pop	{r3, r4, r5, pc}
  406d64:	20400adc 	.word	0x20400adc

00406d68 <_isatty_r>:
  406d68:	b538      	push	{r3, r4, r5, lr}
  406d6a:	4c07      	ldr	r4, [pc, #28]	; (406d88 <_isatty_r+0x20>)
  406d6c:	2300      	movs	r3, #0
  406d6e:	4605      	mov	r5, r0
  406d70:	4608      	mov	r0, r1
  406d72:	6023      	str	r3, [r4, #0]
  406d74:	f7f9 febc 	bl	400af0 <_isatty>
  406d78:	1c43      	adds	r3, r0, #1
  406d7a:	d000      	beq.n	406d7e <_isatty_r+0x16>
  406d7c:	bd38      	pop	{r3, r4, r5, pc}
  406d7e:	6823      	ldr	r3, [r4, #0]
  406d80:	2b00      	cmp	r3, #0
  406d82:	d0fb      	beq.n	406d7c <_isatty_r+0x14>
  406d84:	602b      	str	r3, [r5, #0]
  406d86:	bd38      	pop	{r3, r4, r5, pc}
  406d88:	20400adc 	.word	0x20400adc

00406d8c <_lseek_r>:
  406d8c:	b570      	push	{r4, r5, r6, lr}
  406d8e:	460d      	mov	r5, r1
  406d90:	4c08      	ldr	r4, [pc, #32]	; (406db4 <_lseek_r+0x28>)
  406d92:	4611      	mov	r1, r2
  406d94:	4606      	mov	r6, r0
  406d96:	461a      	mov	r2, r3
  406d98:	4628      	mov	r0, r5
  406d9a:	2300      	movs	r3, #0
  406d9c:	6023      	str	r3, [r4, #0]
  406d9e:	f7f9 fea9 	bl	400af4 <_lseek>
  406da2:	1c43      	adds	r3, r0, #1
  406da4:	d000      	beq.n	406da8 <_lseek_r+0x1c>
  406da6:	bd70      	pop	{r4, r5, r6, pc}
  406da8:	6823      	ldr	r3, [r4, #0]
  406daa:	2b00      	cmp	r3, #0
  406dac:	d0fb      	beq.n	406da6 <_lseek_r+0x1a>
  406dae:	6033      	str	r3, [r6, #0]
  406db0:	bd70      	pop	{r4, r5, r6, pc}
  406db2:	bf00      	nop
  406db4:	20400adc 	.word	0x20400adc

00406db8 <_read_r>:
  406db8:	b570      	push	{r4, r5, r6, lr}
  406dba:	460d      	mov	r5, r1
  406dbc:	4c08      	ldr	r4, [pc, #32]	; (406de0 <_read_r+0x28>)
  406dbe:	4611      	mov	r1, r2
  406dc0:	4606      	mov	r6, r0
  406dc2:	461a      	mov	r2, r3
  406dc4:	4628      	mov	r0, r5
  406dc6:	2300      	movs	r3, #0
  406dc8:	6023      	str	r3, [r4, #0]
  406dca:	f7f9 fa3d 	bl	400248 <_read>
  406dce:	1c43      	adds	r3, r0, #1
  406dd0:	d000      	beq.n	406dd4 <_read_r+0x1c>
  406dd2:	bd70      	pop	{r4, r5, r6, pc}
  406dd4:	6823      	ldr	r3, [r4, #0]
  406dd6:	2b00      	cmp	r3, #0
  406dd8:	d0fb      	beq.n	406dd2 <_read_r+0x1a>
  406dda:	6033      	str	r3, [r6, #0]
  406ddc:	bd70      	pop	{r4, r5, r6, pc}
  406dde:	bf00      	nop
  406de0:	20400adc 	.word	0x20400adc

00406de4 <__aeabi_drsub>:
  406de4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  406de8:	e002      	b.n	406df0 <__adddf3>
  406dea:	bf00      	nop

00406dec <__aeabi_dsub>:
  406dec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00406df0 <__adddf3>:
  406df0:	b530      	push	{r4, r5, lr}
  406df2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  406df6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  406dfa:	ea94 0f05 	teq	r4, r5
  406dfe:	bf08      	it	eq
  406e00:	ea90 0f02 	teqeq	r0, r2
  406e04:	bf1f      	itttt	ne
  406e06:	ea54 0c00 	orrsne.w	ip, r4, r0
  406e0a:	ea55 0c02 	orrsne.w	ip, r5, r2
  406e0e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  406e12:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406e16:	f000 80e2 	beq.w	406fde <__adddf3+0x1ee>
  406e1a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  406e1e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  406e22:	bfb8      	it	lt
  406e24:	426d      	neglt	r5, r5
  406e26:	dd0c      	ble.n	406e42 <__adddf3+0x52>
  406e28:	442c      	add	r4, r5
  406e2a:	ea80 0202 	eor.w	r2, r0, r2
  406e2e:	ea81 0303 	eor.w	r3, r1, r3
  406e32:	ea82 0000 	eor.w	r0, r2, r0
  406e36:	ea83 0101 	eor.w	r1, r3, r1
  406e3a:	ea80 0202 	eor.w	r2, r0, r2
  406e3e:	ea81 0303 	eor.w	r3, r1, r3
  406e42:	2d36      	cmp	r5, #54	; 0x36
  406e44:	bf88      	it	hi
  406e46:	bd30      	pophi	{r4, r5, pc}
  406e48:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406e4c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406e50:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  406e54:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  406e58:	d002      	beq.n	406e60 <__adddf3+0x70>
  406e5a:	4240      	negs	r0, r0
  406e5c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406e60:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  406e64:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406e68:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  406e6c:	d002      	beq.n	406e74 <__adddf3+0x84>
  406e6e:	4252      	negs	r2, r2
  406e70:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  406e74:	ea94 0f05 	teq	r4, r5
  406e78:	f000 80a7 	beq.w	406fca <__adddf3+0x1da>
  406e7c:	f1a4 0401 	sub.w	r4, r4, #1
  406e80:	f1d5 0e20 	rsbs	lr, r5, #32
  406e84:	db0d      	blt.n	406ea2 <__adddf3+0xb2>
  406e86:	fa02 fc0e 	lsl.w	ip, r2, lr
  406e8a:	fa22 f205 	lsr.w	r2, r2, r5
  406e8e:	1880      	adds	r0, r0, r2
  406e90:	f141 0100 	adc.w	r1, r1, #0
  406e94:	fa03 f20e 	lsl.w	r2, r3, lr
  406e98:	1880      	adds	r0, r0, r2
  406e9a:	fa43 f305 	asr.w	r3, r3, r5
  406e9e:	4159      	adcs	r1, r3
  406ea0:	e00e      	b.n	406ec0 <__adddf3+0xd0>
  406ea2:	f1a5 0520 	sub.w	r5, r5, #32
  406ea6:	f10e 0e20 	add.w	lr, lr, #32
  406eaa:	2a01      	cmp	r2, #1
  406eac:	fa03 fc0e 	lsl.w	ip, r3, lr
  406eb0:	bf28      	it	cs
  406eb2:	f04c 0c02 	orrcs.w	ip, ip, #2
  406eb6:	fa43 f305 	asr.w	r3, r3, r5
  406eba:	18c0      	adds	r0, r0, r3
  406ebc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  406ec0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406ec4:	d507      	bpl.n	406ed6 <__adddf3+0xe6>
  406ec6:	f04f 0e00 	mov.w	lr, #0
  406eca:	f1dc 0c00 	rsbs	ip, ip, #0
  406ece:	eb7e 0000 	sbcs.w	r0, lr, r0
  406ed2:	eb6e 0101 	sbc.w	r1, lr, r1
  406ed6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  406eda:	d31b      	bcc.n	406f14 <__adddf3+0x124>
  406edc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  406ee0:	d30c      	bcc.n	406efc <__adddf3+0x10c>
  406ee2:	0849      	lsrs	r1, r1, #1
  406ee4:	ea5f 0030 	movs.w	r0, r0, rrx
  406ee8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  406eec:	f104 0401 	add.w	r4, r4, #1
  406ef0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  406ef4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  406ef8:	f080 809a 	bcs.w	407030 <__adddf3+0x240>
  406efc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  406f00:	bf08      	it	eq
  406f02:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406f06:	f150 0000 	adcs.w	r0, r0, #0
  406f0a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406f0e:	ea41 0105 	orr.w	r1, r1, r5
  406f12:	bd30      	pop	{r4, r5, pc}
  406f14:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  406f18:	4140      	adcs	r0, r0
  406f1a:	eb41 0101 	adc.w	r1, r1, r1
  406f1e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406f22:	f1a4 0401 	sub.w	r4, r4, #1
  406f26:	d1e9      	bne.n	406efc <__adddf3+0x10c>
  406f28:	f091 0f00 	teq	r1, #0
  406f2c:	bf04      	itt	eq
  406f2e:	4601      	moveq	r1, r0
  406f30:	2000      	moveq	r0, #0
  406f32:	fab1 f381 	clz	r3, r1
  406f36:	bf08      	it	eq
  406f38:	3320      	addeq	r3, #32
  406f3a:	f1a3 030b 	sub.w	r3, r3, #11
  406f3e:	f1b3 0220 	subs.w	r2, r3, #32
  406f42:	da0c      	bge.n	406f5e <__adddf3+0x16e>
  406f44:	320c      	adds	r2, #12
  406f46:	dd08      	ble.n	406f5a <__adddf3+0x16a>
  406f48:	f102 0c14 	add.w	ip, r2, #20
  406f4c:	f1c2 020c 	rsb	r2, r2, #12
  406f50:	fa01 f00c 	lsl.w	r0, r1, ip
  406f54:	fa21 f102 	lsr.w	r1, r1, r2
  406f58:	e00c      	b.n	406f74 <__adddf3+0x184>
  406f5a:	f102 0214 	add.w	r2, r2, #20
  406f5e:	bfd8      	it	le
  406f60:	f1c2 0c20 	rsble	ip, r2, #32
  406f64:	fa01 f102 	lsl.w	r1, r1, r2
  406f68:	fa20 fc0c 	lsr.w	ip, r0, ip
  406f6c:	bfdc      	itt	le
  406f6e:	ea41 010c 	orrle.w	r1, r1, ip
  406f72:	4090      	lslle	r0, r2
  406f74:	1ae4      	subs	r4, r4, r3
  406f76:	bfa2      	ittt	ge
  406f78:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  406f7c:	4329      	orrge	r1, r5
  406f7e:	bd30      	popge	{r4, r5, pc}
  406f80:	ea6f 0404 	mvn.w	r4, r4
  406f84:	3c1f      	subs	r4, #31
  406f86:	da1c      	bge.n	406fc2 <__adddf3+0x1d2>
  406f88:	340c      	adds	r4, #12
  406f8a:	dc0e      	bgt.n	406faa <__adddf3+0x1ba>
  406f8c:	f104 0414 	add.w	r4, r4, #20
  406f90:	f1c4 0220 	rsb	r2, r4, #32
  406f94:	fa20 f004 	lsr.w	r0, r0, r4
  406f98:	fa01 f302 	lsl.w	r3, r1, r2
  406f9c:	ea40 0003 	orr.w	r0, r0, r3
  406fa0:	fa21 f304 	lsr.w	r3, r1, r4
  406fa4:	ea45 0103 	orr.w	r1, r5, r3
  406fa8:	bd30      	pop	{r4, r5, pc}
  406faa:	f1c4 040c 	rsb	r4, r4, #12
  406fae:	f1c4 0220 	rsb	r2, r4, #32
  406fb2:	fa20 f002 	lsr.w	r0, r0, r2
  406fb6:	fa01 f304 	lsl.w	r3, r1, r4
  406fba:	ea40 0003 	orr.w	r0, r0, r3
  406fbe:	4629      	mov	r1, r5
  406fc0:	bd30      	pop	{r4, r5, pc}
  406fc2:	fa21 f004 	lsr.w	r0, r1, r4
  406fc6:	4629      	mov	r1, r5
  406fc8:	bd30      	pop	{r4, r5, pc}
  406fca:	f094 0f00 	teq	r4, #0
  406fce:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  406fd2:	bf06      	itte	eq
  406fd4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  406fd8:	3401      	addeq	r4, #1
  406fda:	3d01      	subne	r5, #1
  406fdc:	e74e      	b.n	406e7c <__adddf3+0x8c>
  406fde:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406fe2:	bf18      	it	ne
  406fe4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  406fe8:	d029      	beq.n	40703e <__adddf3+0x24e>
  406fea:	ea94 0f05 	teq	r4, r5
  406fee:	bf08      	it	eq
  406ff0:	ea90 0f02 	teqeq	r0, r2
  406ff4:	d005      	beq.n	407002 <__adddf3+0x212>
  406ff6:	ea54 0c00 	orrs.w	ip, r4, r0
  406ffa:	bf04      	itt	eq
  406ffc:	4619      	moveq	r1, r3
  406ffe:	4610      	moveq	r0, r2
  407000:	bd30      	pop	{r4, r5, pc}
  407002:	ea91 0f03 	teq	r1, r3
  407006:	bf1e      	ittt	ne
  407008:	2100      	movne	r1, #0
  40700a:	2000      	movne	r0, #0
  40700c:	bd30      	popne	{r4, r5, pc}
  40700e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  407012:	d105      	bne.n	407020 <__adddf3+0x230>
  407014:	0040      	lsls	r0, r0, #1
  407016:	4149      	adcs	r1, r1
  407018:	bf28      	it	cs
  40701a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40701e:	bd30      	pop	{r4, r5, pc}
  407020:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407024:	bf3c      	itt	cc
  407026:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40702a:	bd30      	popcc	{r4, r5, pc}
  40702c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407030:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407034:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407038:	f04f 0000 	mov.w	r0, #0
  40703c:	bd30      	pop	{r4, r5, pc}
  40703e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407042:	bf1a      	itte	ne
  407044:	4619      	movne	r1, r3
  407046:	4610      	movne	r0, r2
  407048:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40704c:	bf1c      	itt	ne
  40704e:	460b      	movne	r3, r1
  407050:	4602      	movne	r2, r0
  407052:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407056:	bf06      	itte	eq
  407058:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40705c:	ea91 0f03 	teqeq	r1, r3
  407060:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407064:	bd30      	pop	{r4, r5, pc}
  407066:	bf00      	nop

00407068 <__aeabi_ui2d>:
  407068:	f090 0f00 	teq	r0, #0
  40706c:	bf04      	itt	eq
  40706e:	2100      	moveq	r1, #0
  407070:	4770      	bxeq	lr
  407072:	b530      	push	{r4, r5, lr}
  407074:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407078:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40707c:	f04f 0500 	mov.w	r5, #0
  407080:	f04f 0100 	mov.w	r1, #0
  407084:	e750      	b.n	406f28 <__adddf3+0x138>
  407086:	bf00      	nop

00407088 <__aeabi_i2d>:
  407088:	f090 0f00 	teq	r0, #0
  40708c:	bf04      	itt	eq
  40708e:	2100      	moveq	r1, #0
  407090:	4770      	bxeq	lr
  407092:	b530      	push	{r4, r5, lr}
  407094:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407098:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40709c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4070a0:	bf48      	it	mi
  4070a2:	4240      	negmi	r0, r0
  4070a4:	f04f 0100 	mov.w	r1, #0
  4070a8:	e73e      	b.n	406f28 <__adddf3+0x138>
  4070aa:	bf00      	nop

004070ac <__aeabi_f2d>:
  4070ac:	0042      	lsls	r2, r0, #1
  4070ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4070b2:	ea4f 0131 	mov.w	r1, r1, rrx
  4070b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4070ba:	bf1f      	itttt	ne
  4070bc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4070c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4070c4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4070c8:	4770      	bxne	lr
  4070ca:	f092 0f00 	teq	r2, #0
  4070ce:	bf14      	ite	ne
  4070d0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4070d4:	4770      	bxeq	lr
  4070d6:	b530      	push	{r4, r5, lr}
  4070d8:	f44f 7460 	mov.w	r4, #896	; 0x380
  4070dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4070e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4070e4:	e720      	b.n	406f28 <__adddf3+0x138>
  4070e6:	bf00      	nop

004070e8 <__aeabi_ul2d>:
  4070e8:	ea50 0201 	orrs.w	r2, r0, r1
  4070ec:	bf08      	it	eq
  4070ee:	4770      	bxeq	lr
  4070f0:	b530      	push	{r4, r5, lr}
  4070f2:	f04f 0500 	mov.w	r5, #0
  4070f6:	e00a      	b.n	40710e <__aeabi_l2d+0x16>

004070f8 <__aeabi_l2d>:
  4070f8:	ea50 0201 	orrs.w	r2, r0, r1
  4070fc:	bf08      	it	eq
  4070fe:	4770      	bxeq	lr
  407100:	b530      	push	{r4, r5, lr}
  407102:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  407106:	d502      	bpl.n	40710e <__aeabi_l2d+0x16>
  407108:	4240      	negs	r0, r0
  40710a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40710e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407112:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407116:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40711a:	f43f aedc 	beq.w	406ed6 <__adddf3+0xe6>
  40711e:	f04f 0203 	mov.w	r2, #3
  407122:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407126:	bf18      	it	ne
  407128:	3203      	addne	r2, #3
  40712a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40712e:	bf18      	it	ne
  407130:	3203      	addne	r2, #3
  407132:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  407136:	f1c2 0320 	rsb	r3, r2, #32
  40713a:	fa00 fc03 	lsl.w	ip, r0, r3
  40713e:	fa20 f002 	lsr.w	r0, r0, r2
  407142:	fa01 fe03 	lsl.w	lr, r1, r3
  407146:	ea40 000e 	orr.w	r0, r0, lr
  40714a:	fa21 f102 	lsr.w	r1, r1, r2
  40714e:	4414      	add	r4, r2
  407150:	e6c1      	b.n	406ed6 <__adddf3+0xe6>
  407152:	bf00      	nop

00407154 <__aeabi_dmul>:
  407154:	b570      	push	{r4, r5, r6, lr}
  407156:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40715a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40715e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407162:	bf1d      	ittte	ne
  407164:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407168:	ea94 0f0c 	teqne	r4, ip
  40716c:	ea95 0f0c 	teqne	r5, ip
  407170:	f000 f8de 	bleq	407330 <__aeabi_dmul+0x1dc>
  407174:	442c      	add	r4, r5
  407176:	ea81 0603 	eor.w	r6, r1, r3
  40717a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40717e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  407182:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  407186:	bf18      	it	ne
  407188:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40718c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407190:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  407194:	d038      	beq.n	407208 <__aeabi_dmul+0xb4>
  407196:	fba0 ce02 	umull	ip, lr, r0, r2
  40719a:	f04f 0500 	mov.w	r5, #0
  40719e:	fbe1 e502 	umlal	lr, r5, r1, r2
  4071a2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4071a6:	fbe0 e503 	umlal	lr, r5, r0, r3
  4071aa:	f04f 0600 	mov.w	r6, #0
  4071ae:	fbe1 5603 	umlal	r5, r6, r1, r3
  4071b2:	f09c 0f00 	teq	ip, #0
  4071b6:	bf18      	it	ne
  4071b8:	f04e 0e01 	orrne.w	lr, lr, #1
  4071bc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4071c0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4071c4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4071c8:	d204      	bcs.n	4071d4 <__aeabi_dmul+0x80>
  4071ca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4071ce:	416d      	adcs	r5, r5
  4071d0:	eb46 0606 	adc.w	r6, r6, r6
  4071d4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4071d8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4071dc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4071e0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4071e4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4071e8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4071ec:	bf88      	it	hi
  4071ee:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4071f2:	d81e      	bhi.n	407232 <__aeabi_dmul+0xde>
  4071f4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4071f8:	bf08      	it	eq
  4071fa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4071fe:	f150 0000 	adcs.w	r0, r0, #0
  407202:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407206:	bd70      	pop	{r4, r5, r6, pc}
  407208:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40720c:	ea46 0101 	orr.w	r1, r6, r1
  407210:	ea40 0002 	orr.w	r0, r0, r2
  407214:	ea81 0103 	eor.w	r1, r1, r3
  407218:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40721c:	bfc2      	ittt	gt
  40721e:	ebd4 050c 	rsbsgt	r5, r4, ip
  407222:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407226:	bd70      	popgt	{r4, r5, r6, pc}
  407228:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40722c:	f04f 0e00 	mov.w	lr, #0
  407230:	3c01      	subs	r4, #1
  407232:	f300 80ab 	bgt.w	40738c <__aeabi_dmul+0x238>
  407236:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40723a:	bfde      	ittt	le
  40723c:	2000      	movle	r0, #0
  40723e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  407242:	bd70      	pople	{r4, r5, r6, pc}
  407244:	f1c4 0400 	rsb	r4, r4, #0
  407248:	3c20      	subs	r4, #32
  40724a:	da35      	bge.n	4072b8 <__aeabi_dmul+0x164>
  40724c:	340c      	adds	r4, #12
  40724e:	dc1b      	bgt.n	407288 <__aeabi_dmul+0x134>
  407250:	f104 0414 	add.w	r4, r4, #20
  407254:	f1c4 0520 	rsb	r5, r4, #32
  407258:	fa00 f305 	lsl.w	r3, r0, r5
  40725c:	fa20 f004 	lsr.w	r0, r0, r4
  407260:	fa01 f205 	lsl.w	r2, r1, r5
  407264:	ea40 0002 	orr.w	r0, r0, r2
  407268:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40726c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407270:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407274:	fa21 f604 	lsr.w	r6, r1, r4
  407278:	eb42 0106 	adc.w	r1, r2, r6
  40727c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407280:	bf08      	it	eq
  407282:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407286:	bd70      	pop	{r4, r5, r6, pc}
  407288:	f1c4 040c 	rsb	r4, r4, #12
  40728c:	f1c4 0520 	rsb	r5, r4, #32
  407290:	fa00 f304 	lsl.w	r3, r0, r4
  407294:	fa20 f005 	lsr.w	r0, r0, r5
  407298:	fa01 f204 	lsl.w	r2, r1, r4
  40729c:	ea40 0002 	orr.w	r0, r0, r2
  4072a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4072a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4072a8:	f141 0100 	adc.w	r1, r1, #0
  4072ac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4072b0:	bf08      	it	eq
  4072b2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4072b6:	bd70      	pop	{r4, r5, r6, pc}
  4072b8:	f1c4 0520 	rsb	r5, r4, #32
  4072bc:	fa00 f205 	lsl.w	r2, r0, r5
  4072c0:	ea4e 0e02 	orr.w	lr, lr, r2
  4072c4:	fa20 f304 	lsr.w	r3, r0, r4
  4072c8:	fa01 f205 	lsl.w	r2, r1, r5
  4072cc:	ea43 0302 	orr.w	r3, r3, r2
  4072d0:	fa21 f004 	lsr.w	r0, r1, r4
  4072d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4072d8:	fa21 f204 	lsr.w	r2, r1, r4
  4072dc:	ea20 0002 	bic.w	r0, r0, r2
  4072e0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4072e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4072e8:	bf08      	it	eq
  4072ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4072ee:	bd70      	pop	{r4, r5, r6, pc}
  4072f0:	f094 0f00 	teq	r4, #0
  4072f4:	d10f      	bne.n	407316 <__aeabi_dmul+0x1c2>
  4072f6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4072fa:	0040      	lsls	r0, r0, #1
  4072fc:	eb41 0101 	adc.w	r1, r1, r1
  407300:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407304:	bf08      	it	eq
  407306:	3c01      	subeq	r4, #1
  407308:	d0f7      	beq.n	4072fa <__aeabi_dmul+0x1a6>
  40730a:	ea41 0106 	orr.w	r1, r1, r6
  40730e:	f095 0f00 	teq	r5, #0
  407312:	bf18      	it	ne
  407314:	4770      	bxne	lr
  407316:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40731a:	0052      	lsls	r2, r2, #1
  40731c:	eb43 0303 	adc.w	r3, r3, r3
  407320:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  407324:	bf08      	it	eq
  407326:	3d01      	subeq	r5, #1
  407328:	d0f7      	beq.n	40731a <__aeabi_dmul+0x1c6>
  40732a:	ea43 0306 	orr.w	r3, r3, r6
  40732e:	4770      	bx	lr
  407330:	ea94 0f0c 	teq	r4, ip
  407334:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407338:	bf18      	it	ne
  40733a:	ea95 0f0c 	teqne	r5, ip
  40733e:	d00c      	beq.n	40735a <__aeabi_dmul+0x206>
  407340:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407344:	bf18      	it	ne
  407346:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40734a:	d1d1      	bne.n	4072f0 <__aeabi_dmul+0x19c>
  40734c:	ea81 0103 	eor.w	r1, r1, r3
  407350:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407354:	f04f 0000 	mov.w	r0, #0
  407358:	bd70      	pop	{r4, r5, r6, pc}
  40735a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40735e:	bf06      	itte	eq
  407360:	4610      	moveq	r0, r2
  407362:	4619      	moveq	r1, r3
  407364:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407368:	d019      	beq.n	40739e <__aeabi_dmul+0x24a>
  40736a:	ea94 0f0c 	teq	r4, ip
  40736e:	d102      	bne.n	407376 <__aeabi_dmul+0x222>
  407370:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  407374:	d113      	bne.n	40739e <__aeabi_dmul+0x24a>
  407376:	ea95 0f0c 	teq	r5, ip
  40737a:	d105      	bne.n	407388 <__aeabi_dmul+0x234>
  40737c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  407380:	bf1c      	itt	ne
  407382:	4610      	movne	r0, r2
  407384:	4619      	movne	r1, r3
  407386:	d10a      	bne.n	40739e <__aeabi_dmul+0x24a>
  407388:	ea81 0103 	eor.w	r1, r1, r3
  40738c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407390:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407394:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407398:	f04f 0000 	mov.w	r0, #0
  40739c:	bd70      	pop	{r4, r5, r6, pc}
  40739e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4073a2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4073a6:	bd70      	pop	{r4, r5, r6, pc}

004073a8 <__aeabi_ddiv>:
  4073a8:	b570      	push	{r4, r5, r6, lr}
  4073aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4073ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4073b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4073b6:	bf1d      	ittte	ne
  4073b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4073bc:	ea94 0f0c 	teqne	r4, ip
  4073c0:	ea95 0f0c 	teqne	r5, ip
  4073c4:	f000 f8a7 	bleq	407516 <__aeabi_ddiv+0x16e>
  4073c8:	eba4 0405 	sub.w	r4, r4, r5
  4073cc:	ea81 0e03 	eor.w	lr, r1, r3
  4073d0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4073d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4073d8:	f000 8088 	beq.w	4074ec <__aeabi_ddiv+0x144>
  4073dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4073e0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4073e4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4073e8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4073ec:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4073f0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4073f4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4073f8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4073fc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  407400:	429d      	cmp	r5, r3
  407402:	bf08      	it	eq
  407404:	4296      	cmpeq	r6, r2
  407406:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40740a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40740e:	d202      	bcs.n	407416 <__aeabi_ddiv+0x6e>
  407410:	085b      	lsrs	r3, r3, #1
  407412:	ea4f 0232 	mov.w	r2, r2, rrx
  407416:	1ab6      	subs	r6, r6, r2
  407418:	eb65 0503 	sbc.w	r5, r5, r3
  40741c:	085b      	lsrs	r3, r3, #1
  40741e:	ea4f 0232 	mov.w	r2, r2, rrx
  407422:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  407426:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40742a:	ebb6 0e02 	subs.w	lr, r6, r2
  40742e:	eb75 0e03 	sbcs.w	lr, r5, r3
  407432:	bf22      	ittt	cs
  407434:	1ab6      	subcs	r6, r6, r2
  407436:	4675      	movcs	r5, lr
  407438:	ea40 000c 	orrcs.w	r0, r0, ip
  40743c:	085b      	lsrs	r3, r3, #1
  40743e:	ea4f 0232 	mov.w	r2, r2, rrx
  407442:	ebb6 0e02 	subs.w	lr, r6, r2
  407446:	eb75 0e03 	sbcs.w	lr, r5, r3
  40744a:	bf22      	ittt	cs
  40744c:	1ab6      	subcs	r6, r6, r2
  40744e:	4675      	movcs	r5, lr
  407450:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  407454:	085b      	lsrs	r3, r3, #1
  407456:	ea4f 0232 	mov.w	r2, r2, rrx
  40745a:	ebb6 0e02 	subs.w	lr, r6, r2
  40745e:	eb75 0e03 	sbcs.w	lr, r5, r3
  407462:	bf22      	ittt	cs
  407464:	1ab6      	subcs	r6, r6, r2
  407466:	4675      	movcs	r5, lr
  407468:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40746c:	085b      	lsrs	r3, r3, #1
  40746e:	ea4f 0232 	mov.w	r2, r2, rrx
  407472:	ebb6 0e02 	subs.w	lr, r6, r2
  407476:	eb75 0e03 	sbcs.w	lr, r5, r3
  40747a:	bf22      	ittt	cs
  40747c:	1ab6      	subcs	r6, r6, r2
  40747e:	4675      	movcs	r5, lr
  407480:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  407484:	ea55 0e06 	orrs.w	lr, r5, r6
  407488:	d018      	beq.n	4074bc <__aeabi_ddiv+0x114>
  40748a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40748e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  407492:	ea4f 1606 	mov.w	r6, r6, lsl #4
  407496:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40749a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40749e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4074a2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4074a6:	d1c0      	bne.n	40742a <__aeabi_ddiv+0x82>
  4074a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4074ac:	d10b      	bne.n	4074c6 <__aeabi_ddiv+0x11e>
  4074ae:	ea41 0100 	orr.w	r1, r1, r0
  4074b2:	f04f 0000 	mov.w	r0, #0
  4074b6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4074ba:	e7b6      	b.n	40742a <__aeabi_ddiv+0x82>
  4074bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4074c0:	bf04      	itt	eq
  4074c2:	4301      	orreq	r1, r0
  4074c4:	2000      	moveq	r0, #0
  4074c6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4074ca:	bf88      	it	hi
  4074cc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4074d0:	f63f aeaf 	bhi.w	407232 <__aeabi_dmul+0xde>
  4074d4:	ebb5 0c03 	subs.w	ip, r5, r3
  4074d8:	bf04      	itt	eq
  4074da:	ebb6 0c02 	subseq.w	ip, r6, r2
  4074de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4074e2:	f150 0000 	adcs.w	r0, r0, #0
  4074e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4074ea:	bd70      	pop	{r4, r5, r6, pc}
  4074ec:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4074f0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4074f4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4074f8:	bfc2      	ittt	gt
  4074fa:	ebd4 050c 	rsbsgt	r5, r4, ip
  4074fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407502:	bd70      	popgt	{r4, r5, r6, pc}
  407504:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407508:	f04f 0e00 	mov.w	lr, #0
  40750c:	3c01      	subs	r4, #1
  40750e:	e690      	b.n	407232 <__aeabi_dmul+0xde>
  407510:	ea45 0e06 	orr.w	lr, r5, r6
  407514:	e68d      	b.n	407232 <__aeabi_dmul+0xde>
  407516:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40751a:	ea94 0f0c 	teq	r4, ip
  40751e:	bf08      	it	eq
  407520:	ea95 0f0c 	teqeq	r5, ip
  407524:	f43f af3b 	beq.w	40739e <__aeabi_dmul+0x24a>
  407528:	ea94 0f0c 	teq	r4, ip
  40752c:	d10a      	bne.n	407544 <__aeabi_ddiv+0x19c>
  40752e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407532:	f47f af34 	bne.w	40739e <__aeabi_dmul+0x24a>
  407536:	ea95 0f0c 	teq	r5, ip
  40753a:	f47f af25 	bne.w	407388 <__aeabi_dmul+0x234>
  40753e:	4610      	mov	r0, r2
  407540:	4619      	mov	r1, r3
  407542:	e72c      	b.n	40739e <__aeabi_dmul+0x24a>
  407544:	ea95 0f0c 	teq	r5, ip
  407548:	d106      	bne.n	407558 <__aeabi_ddiv+0x1b0>
  40754a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40754e:	f43f aefd 	beq.w	40734c <__aeabi_dmul+0x1f8>
  407552:	4610      	mov	r0, r2
  407554:	4619      	mov	r1, r3
  407556:	e722      	b.n	40739e <__aeabi_dmul+0x24a>
  407558:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40755c:	bf18      	it	ne
  40755e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407562:	f47f aec5 	bne.w	4072f0 <__aeabi_dmul+0x19c>
  407566:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40756a:	f47f af0d 	bne.w	407388 <__aeabi_dmul+0x234>
  40756e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  407572:	f47f aeeb 	bne.w	40734c <__aeabi_dmul+0x1f8>
  407576:	e712      	b.n	40739e <__aeabi_dmul+0x24a>

00407578 <__gedf2>:
  407578:	f04f 3cff 	mov.w	ip, #4294967295
  40757c:	e006      	b.n	40758c <__cmpdf2+0x4>
  40757e:	bf00      	nop

00407580 <__ledf2>:
  407580:	f04f 0c01 	mov.w	ip, #1
  407584:	e002      	b.n	40758c <__cmpdf2+0x4>
  407586:	bf00      	nop

00407588 <__cmpdf2>:
  407588:	f04f 0c01 	mov.w	ip, #1
  40758c:	f84d cd04 	str.w	ip, [sp, #-4]!
  407590:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407594:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407598:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40759c:	bf18      	it	ne
  40759e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4075a2:	d01b      	beq.n	4075dc <__cmpdf2+0x54>
  4075a4:	b001      	add	sp, #4
  4075a6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4075aa:	bf0c      	ite	eq
  4075ac:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4075b0:	ea91 0f03 	teqne	r1, r3
  4075b4:	bf02      	ittt	eq
  4075b6:	ea90 0f02 	teqeq	r0, r2
  4075ba:	2000      	moveq	r0, #0
  4075bc:	4770      	bxeq	lr
  4075be:	f110 0f00 	cmn.w	r0, #0
  4075c2:	ea91 0f03 	teq	r1, r3
  4075c6:	bf58      	it	pl
  4075c8:	4299      	cmppl	r1, r3
  4075ca:	bf08      	it	eq
  4075cc:	4290      	cmpeq	r0, r2
  4075ce:	bf2c      	ite	cs
  4075d0:	17d8      	asrcs	r0, r3, #31
  4075d2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4075d6:	f040 0001 	orr.w	r0, r0, #1
  4075da:	4770      	bx	lr
  4075dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4075e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4075e4:	d102      	bne.n	4075ec <__cmpdf2+0x64>
  4075e6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4075ea:	d107      	bne.n	4075fc <__cmpdf2+0x74>
  4075ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4075f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4075f4:	d1d6      	bne.n	4075a4 <__cmpdf2+0x1c>
  4075f6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4075fa:	d0d3      	beq.n	4075a4 <__cmpdf2+0x1c>
  4075fc:	f85d 0b04 	ldr.w	r0, [sp], #4
  407600:	4770      	bx	lr
  407602:	bf00      	nop

00407604 <__aeabi_cdrcmple>:
  407604:	4684      	mov	ip, r0
  407606:	4610      	mov	r0, r2
  407608:	4662      	mov	r2, ip
  40760a:	468c      	mov	ip, r1
  40760c:	4619      	mov	r1, r3
  40760e:	4663      	mov	r3, ip
  407610:	e000      	b.n	407614 <__aeabi_cdcmpeq>
  407612:	bf00      	nop

00407614 <__aeabi_cdcmpeq>:
  407614:	b501      	push	{r0, lr}
  407616:	f7ff ffb7 	bl	407588 <__cmpdf2>
  40761a:	2800      	cmp	r0, #0
  40761c:	bf48      	it	mi
  40761e:	f110 0f00 	cmnmi.w	r0, #0
  407622:	bd01      	pop	{r0, pc}

00407624 <__aeabi_dcmpeq>:
  407624:	f84d ed08 	str.w	lr, [sp, #-8]!
  407628:	f7ff fff4 	bl	407614 <__aeabi_cdcmpeq>
  40762c:	bf0c      	ite	eq
  40762e:	2001      	moveq	r0, #1
  407630:	2000      	movne	r0, #0
  407632:	f85d fb08 	ldr.w	pc, [sp], #8
  407636:	bf00      	nop

00407638 <__aeabi_dcmplt>:
  407638:	f84d ed08 	str.w	lr, [sp, #-8]!
  40763c:	f7ff ffea 	bl	407614 <__aeabi_cdcmpeq>
  407640:	bf34      	ite	cc
  407642:	2001      	movcc	r0, #1
  407644:	2000      	movcs	r0, #0
  407646:	f85d fb08 	ldr.w	pc, [sp], #8
  40764a:	bf00      	nop

0040764c <__aeabi_dcmple>:
  40764c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407650:	f7ff ffe0 	bl	407614 <__aeabi_cdcmpeq>
  407654:	bf94      	ite	ls
  407656:	2001      	movls	r0, #1
  407658:	2000      	movhi	r0, #0
  40765a:	f85d fb08 	ldr.w	pc, [sp], #8
  40765e:	bf00      	nop

00407660 <__aeabi_dcmpge>:
  407660:	f84d ed08 	str.w	lr, [sp, #-8]!
  407664:	f7ff ffce 	bl	407604 <__aeabi_cdrcmple>
  407668:	bf94      	ite	ls
  40766a:	2001      	movls	r0, #1
  40766c:	2000      	movhi	r0, #0
  40766e:	f85d fb08 	ldr.w	pc, [sp], #8
  407672:	bf00      	nop

00407674 <__aeabi_dcmpgt>:
  407674:	f84d ed08 	str.w	lr, [sp, #-8]!
  407678:	f7ff ffc4 	bl	407604 <__aeabi_cdrcmple>
  40767c:	bf34      	ite	cc
  40767e:	2001      	movcc	r0, #1
  407680:	2000      	movcs	r0, #0
  407682:	f85d fb08 	ldr.w	pc, [sp], #8
  407686:	bf00      	nop

00407688 <__aeabi_dcmpun>:
  407688:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40768c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407690:	d102      	bne.n	407698 <__aeabi_dcmpun+0x10>
  407692:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  407696:	d10a      	bne.n	4076ae <__aeabi_dcmpun+0x26>
  407698:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40769c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4076a0:	d102      	bne.n	4076a8 <__aeabi_dcmpun+0x20>
  4076a2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4076a6:	d102      	bne.n	4076ae <__aeabi_dcmpun+0x26>
  4076a8:	f04f 0000 	mov.w	r0, #0
  4076ac:	4770      	bx	lr
  4076ae:	f04f 0001 	mov.w	r0, #1
  4076b2:	4770      	bx	lr

004076b4 <__aeabi_d2iz>:
  4076b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4076b8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4076bc:	d215      	bcs.n	4076ea <__aeabi_d2iz+0x36>
  4076be:	d511      	bpl.n	4076e4 <__aeabi_d2iz+0x30>
  4076c0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4076c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4076c8:	d912      	bls.n	4076f0 <__aeabi_d2iz+0x3c>
  4076ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4076ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4076d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4076d6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4076da:	fa23 f002 	lsr.w	r0, r3, r2
  4076de:	bf18      	it	ne
  4076e0:	4240      	negne	r0, r0
  4076e2:	4770      	bx	lr
  4076e4:	f04f 0000 	mov.w	r0, #0
  4076e8:	4770      	bx	lr
  4076ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4076ee:	d105      	bne.n	4076fc <__aeabi_d2iz+0x48>
  4076f0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4076f4:	bf08      	it	eq
  4076f6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4076fa:	4770      	bx	lr
  4076fc:	f04f 0000 	mov.w	r0, #0
  407700:	4770      	bx	lr
  407702:	bf00      	nop

00407704 <__aeabi_uldivmod>:
  407704:	b953      	cbnz	r3, 40771c <__aeabi_uldivmod+0x18>
  407706:	b94a      	cbnz	r2, 40771c <__aeabi_uldivmod+0x18>
  407708:	2900      	cmp	r1, #0
  40770a:	bf08      	it	eq
  40770c:	2800      	cmpeq	r0, #0
  40770e:	bf1c      	itt	ne
  407710:	f04f 31ff 	movne.w	r1, #4294967295
  407714:	f04f 30ff 	movne.w	r0, #4294967295
  407718:	f000 b97a 	b.w	407a10 <__aeabi_idiv0>
  40771c:	f1ad 0c08 	sub.w	ip, sp, #8
  407720:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  407724:	f000 f806 	bl	407734 <__udivmoddi4>
  407728:	f8dd e004 	ldr.w	lr, [sp, #4]
  40772c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  407730:	b004      	add	sp, #16
  407732:	4770      	bx	lr

00407734 <__udivmoddi4>:
  407734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407738:	468c      	mov	ip, r1
  40773a:	460d      	mov	r5, r1
  40773c:	4604      	mov	r4, r0
  40773e:	9e08      	ldr	r6, [sp, #32]
  407740:	2b00      	cmp	r3, #0
  407742:	d151      	bne.n	4077e8 <__udivmoddi4+0xb4>
  407744:	428a      	cmp	r2, r1
  407746:	4617      	mov	r7, r2
  407748:	d96d      	bls.n	407826 <__udivmoddi4+0xf2>
  40774a:	fab2 fe82 	clz	lr, r2
  40774e:	f1be 0f00 	cmp.w	lr, #0
  407752:	d00b      	beq.n	40776c <__udivmoddi4+0x38>
  407754:	f1ce 0c20 	rsb	ip, lr, #32
  407758:	fa01 f50e 	lsl.w	r5, r1, lr
  40775c:	fa20 fc0c 	lsr.w	ip, r0, ip
  407760:	fa02 f70e 	lsl.w	r7, r2, lr
  407764:	ea4c 0c05 	orr.w	ip, ip, r5
  407768:	fa00 f40e 	lsl.w	r4, r0, lr
  40776c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  407770:	0c25      	lsrs	r5, r4, #16
  407772:	fbbc f8fa 	udiv	r8, ip, sl
  407776:	fa1f f987 	uxth.w	r9, r7
  40777a:	fb0a cc18 	mls	ip, sl, r8, ip
  40777e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  407782:	fb08 f309 	mul.w	r3, r8, r9
  407786:	42ab      	cmp	r3, r5
  407788:	d90a      	bls.n	4077a0 <__udivmoddi4+0x6c>
  40778a:	19ed      	adds	r5, r5, r7
  40778c:	f108 32ff 	add.w	r2, r8, #4294967295
  407790:	f080 8123 	bcs.w	4079da <__udivmoddi4+0x2a6>
  407794:	42ab      	cmp	r3, r5
  407796:	f240 8120 	bls.w	4079da <__udivmoddi4+0x2a6>
  40779a:	f1a8 0802 	sub.w	r8, r8, #2
  40779e:	443d      	add	r5, r7
  4077a0:	1aed      	subs	r5, r5, r3
  4077a2:	b2a4      	uxth	r4, r4
  4077a4:	fbb5 f0fa 	udiv	r0, r5, sl
  4077a8:	fb0a 5510 	mls	r5, sl, r0, r5
  4077ac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4077b0:	fb00 f909 	mul.w	r9, r0, r9
  4077b4:	45a1      	cmp	r9, r4
  4077b6:	d909      	bls.n	4077cc <__udivmoddi4+0x98>
  4077b8:	19e4      	adds	r4, r4, r7
  4077ba:	f100 33ff 	add.w	r3, r0, #4294967295
  4077be:	f080 810a 	bcs.w	4079d6 <__udivmoddi4+0x2a2>
  4077c2:	45a1      	cmp	r9, r4
  4077c4:	f240 8107 	bls.w	4079d6 <__udivmoddi4+0x2a2>
  4077c8:	3802      	subs	r0, #2
  4077ca:	443c      	add	r4, r7
  4077cc:	eba4 0409 	sub.w	r4, r4, r9
  4077d0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4077d4:	2100      	movs	r1, #0
  4077d6:	2e00      	cmp	r6, #0
  4077d8:	d061      	beq.n	40789e <__udivmoddi4+0x16a>
  4077da:	fa24 f40e 	lsr.w	r4, r4, lr
  4077de:	2300      	movs	r3, #0
  4077e0:	6034      	str	r4, [r6, #0]
  4077e2:	6073      	str	r3, [r6, #4]
  4077e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4077e8:	428b      	cmp	r3, r1
  4077ea:	d907      	bls.n	4077fc <__udivmoddi4+0xc8>
  4077ec:	2e00      	cmp	r6, #0
  4077ee:	d054      	beq.n	40789a <__udivmoddi4+0x166>
  4077f0:	2100      	movs	r1, #0
  4077f2:	e886 0021 	stmia.w	r6, {r0, r5}
  4077f6:	4608      	mov	r0, r1
  4077f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4077fc:	fab3 f183 	clz	r1, r3
  407800:	2900      	cmp	r1, #0
  407802:	f040 808e 	bne.w	407922 <__udivmoddi4+0x1ee>
  407806:	42ab      	cmp	r3, r5
  407808:	d302      	bcc.n	407810 <__udivmoddi4+0xdc>
  40780a:	4282      	cmp	r2, r0
  40780c:	f200 80fa 	bhi.w	407a04 <__udivmoddi4+0x2d0>
  407810:	1a84      	subs	r4, r0, r2
  407812:	eb65 0503 	sbc.w	r5, r5, r3
  407816:	2001      	movs	r0, #1
  407818:	46ac      	mov	ip, r5
  40781a:	2e00      	cmp	r6, #0
  40781c:	d03f      	beq.n	40789e <__udivmoddi4+0x16a>
  40781e:	e886 1010 	stmia.w	r6, {r4, ip}
  407822:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407826:	b912      	cbnz	r2, 40782e <__udivmoddi4+0xfa>
  407828:	2701      	movs	r7, #1
  40782a:	fbb7 f7f2 	udiv	r7, r7, r2
  40782e:	fab7 fe87 	clz	lr, r7
  407832:	f1be 0f00 	cmp.w	lr, #0
  407836:	d134      	bne.n	4078a2 <__udivmoddi4+0x16e>
  407838:	1beb      	subs	r3, r5, r7
  40783a:	0c3a      	lsrs	r2, r7, #16
  40783c:	fa1f fc87 	uxth.w	ip, r7
  407840:	2101      	movs	r1, #1
  407842:	fbb3 f8f2 	udiv	r8, r3, r2
  407846:	0c25      	lsrs	r5, r4, #16
  407848:	fb02 3318 	mls	r3, r2, r8, r3
  40784c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407850:	fb0c f308 	mul.w	r3, ip, r8
  407854:	42ab      	cmp	r3, r5
  407856:	d907      	bls.n	407868 <__udivmoddi4+0x134>
  407858:	19ed      	adds	r5, r5, r7
  40785a:	f108 30ff 	add.w	r0, r8, #4294967295
  40785e:	d202      	bcs.n	407866 <__udivmoddi4+0x132>
  407860:	42ab      	cmp	r3, r5
  407862:	f200 80d1 	bhi.w	407a08 <__udivmoddi4+0x2d4>
  407866:	4680      	mov	r8, r0
  407868:	1aed      	subs	r5, r5, r3
  40786a:	b2a3      	uxth	r3, r4
  40786c:	fbb5 f0f2 	udiv	r0, r5, r2
  407870:	fb02 5510 	mls	r5, r2, r0, r5
  407874:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  407878:	fb0c fc00 	mul.w	ip, ip, r0
  40787c:	45a4      	cmp	ip, r4
  40787e:	d907      	bls.n	407890 <__udivmoddi4+0x15c>
  407880:	19e4      	adds	r4, r4, r7
  407882:	f100 33ff 	add.w	r3, r0, #4294967295
  407886:	d202      	bcs.n	40788e <__udivmoddi4+0x15a>
  407888:	45a4      	cmp	ip, r4
  40788a:	f200 80b8 	bhi.w	4079fe <__udivmoddi4+0x2ca>
  40788e:	4618      	mov	r0, r3
  407890:	eba4 040c 	sub.w	r4, r4, ip
  407894:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  407898:	e79d      	b.n	4077d6 <__udivmoddi4+0xa2>
  40789a:	4631      	mov	r1, r6
  40789c:	4630      	mov	r0, r6
  40789e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4078a2:	f1ce 0420 	rsb	r4, lr, #32
  4078a6:	fa05 f30e 	lsl.w	r3, r5, lr
  4078aa:	fa07 f70e 	lsl.w	r7, r7, lr
  4078ae:	fa20 f804 	lsr.w	r8, r0, r4
  4078b2:	0c3a      	lsrs	r2, r7, #16
  4078b4:	fa25 f404 	lsr.w	r4, r5, r4
  4078b8:	ea48 0803 	orr.w	r8, r8, r3
  4078bc:	fbb4 f1f2 	udiv	r1, r4, r2
  4078c0:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4078c4:	fb02 4411 	mls	r4, r2, r1, r4
  4078c8:	fa1f fc87 	uxth.w	ip, r7
  4078cc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4078d0:	fb01 f30c 	mul.w	r3, r1, ip
  4078d4:	42ab      	cmp	r3, r5
  4078d6:	fa00 f40e 	lsl.w	r4, r0, lr
  4078da:	d909      	bls.n	4078f0 <__udivmoddi4+0x1bc>
  4078dc:	19ed      	adds	r5, r5, r7
  4078de:	f101 30ff 	add.w	r0, r1, #4294967295
  4078e2:	f080 808a 	bcs.w	4079fa <__udivmoddi4+0x2c6>
  4078e6:	42ab      	cmp	r3, r5
  4078e8:	f240 8087 	bls.w	4079fa <__udivmoddi4+0x2c6>
  4078ec:	3902      	subs	r1, #2
  4078ee:	443d      	add	r5, r7
  4078f0:	1aeb      	subs	r3, r5, r3
  4078f2:	fa1f f588 	uxth.w	r5, r8
  4078f6:	fbb3 f0f2 	udiv	r0, r3, r2
  4078fa:	fb02 3310 	mls	r3, r2, r0, r3
  4078fe:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407902:	fb00 f30c 	mul.w	r3, r0, ip
  407906:	42ab      	cmp	r3, r5
  407908:	d907      	bls.n	40791a <__udivmoddi4+0x1e6>
  40790a:	19ed      	adds	r5, r5, r7
  40790c:	f100 38ff 	add.w	r8, r0, #4294967295
  407910:	d26f      	bcs.n	4079f2 <__udivmoddi4+0x2be>
  407912:	42ab      	cmp	r3, r5
  407914:	d96d      	bls.n	4079f2 <__udivmoddi4+0x2be>
  407916:	3802      	subs	r0, #2
  407918:	443d      	add	r5, r7
  40791a:	1aeb      	subs	r3, r5, r3
  40791c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  407920:	e78f      	b.n	407842 <__udivmoddi4+0x10e>
  407922:	f1c1 0720 	rsb	r7, r1, #32
  407926:	fa22 f807 	lsr.w	r8, r2, r7
  40792a:	408b      	lsls	r3, r1
  40792c:	fa05 f401 	lsl.w	r4, r5, r1
  407930:	ea48 0303 	orr.w	r3, r8, r3
  407934:	fa20 fe07 	lsr.w	lr, r0, r7
  407938:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40793c:	40fd      	lsrs	r5, r7
  40793e:	ea4e 0e04 	orr.w	lr, lr, r4
  407942:	fbb5 f9fc 	udiv	r9, r5, ip
  407946:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40794a:	fb0c 5519 	mls	r5, ip, r9, r5
  40794e:	fa1f f883 	uxth.w	r8, r3
  407952:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  407956:	fb09 f408 	mul.w	r4, r9, r8
  40795a:	42ac      	cmp	r4, r5
  40795c:	fa02 f201 	lsl.w	r2, r2, r1
  407960:	fa00 fa01 	lsl.w	sl, r0, r1
  407964:	d908      	bls.n	407978 <__udivmoddi4+0x244>
  407966:	18ed      	adds	r5, r5, r3
  407968:	f109 30ff 	add.w	r0, r9, #4294967295
  40796c:	d243      	bcs.n	4079f6 <__udivmoddi4+0x2c2>
  40796e:	42ac      	cmp	r4, r5
  407970:	d941      	bls.n	4079f6 <__udivmoddi4+0x2c2>
  407972:	f1a9 0902 	sub.w	r9, r9, #2
  407976:	441d      	add	r5, r3
  407978:	1b2d      	subs	r5, r5, r4
  40797a:	fa1f fe8e 	uxth.w	lr, lr
  40797e:	fbb5 f0fc 	udiv	r0, r5, ip
  407982:	fb0c 5510 	mls	r5, ip, r0, r5
  407986:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40798a:	fb00 f808 	mul.w	r8, r0, r8
  40798e:	45a0      	cmp	r8, r4
  407990:	d907      	bls.n	4079a2 <__udivmoddi4+0x26e>
  407992:	18e4      	adds	r4, r4, r3
  407994:	f100 35ff 	add.w	r5, r0, #4294967295
  407998:	d229      	bcs.n	4079ee <__udivmoddi4+0x2ba>
  40799a:	45a0      	cmp	r8, r4
  40799c:	d927      	bls.n	4079ee <__udivmoddi4+0x2ba>
  40799e:	3802      	subs	r0, #2
  4079a0:	441c      	add	r4, r3
  4079a2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4079a6:	eba4 0408 	sub.w	r4, r4, r8
  4079aa:	fba0 8902 	umull	r8, r9, r0, r2
  4079ae:	454c      	cmp	r4, r9
  4079b0:	46c6      	mov	lr, r8
  4079b2:	464d      	mov	r5, r9
  4079b4:	d315      	bcc.n	4079e2 <__udivmoddi4+0x2ae>
  4079b6:	d012      	beq.n	4079de <__udivmoddi4+0x2aa>
  4079b8:	b156      	cbz	r6, 4079d0 <__udivmoddi4+0x29c>
  4079ba:	ebba 030e 	subs.w	r3, sl, lr
  4079be:	eb64 0405 	sbc.w	r4, r4, r5
  4079c2:	fa04 f707 	lsl.w	r7, r4, r7
  4079c6:	40cb      	lsrs	r3, r1
  4079c8:	431f      	orrs	r7, r3
  4079ca:	40cc      	lsrs	r4, r1
  4079cc:	6037      	str	r7, [r6, #0]
  4079ce:	6074      	str	r4, [r6, #4]
  4079d0:	2100      	movs	r1, #0
  4079d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4079d6:	4618      	mov	r0, r3
  4079d8:	e6f8      	b.n	4077cc <__udivmoddi4+0x98>
  4079da:	4690      	mov	r8, r2
  4079dc:	e6e0      	b.n	4077a0 <__udivmoddi4+0x6c>
  4079de:	45c2      	cmp	sl, r8
  4079e0:	d2ea      	bcs.n	4079b8 <__udivmoddi4+0x284>
  4079e2:	ebb8 0e02 	subs.w	lr, r8, r2
  4079e6:	eb69 0503 	sbc.w	r5, r9, r3
  4079ea:	3801      	subs	r0, #1
  4079ec:	e7e4      	b.n	4079b8 <__udivmoddi4+0x284>
  4079ee:	4628      	mov	r0, r5
  4079f0:	e7d7      	b.n	4079a2 <__udivmoddi4+0x26e>
  4079f2:	4640      	mov	r0, r8
  4079f4:	e791      	b.n	40791a <__udivmoddi4+0x1e6>
  4079f6:	4681      	mov	r9, r0
  4079f8:	e7be      	b.n	407978 <__udivmoddi4+0x244>
  4079fa:	4601      	mov	r1, r0
  4079fc:	e778      	b.n	4078f0 <__udivmoddi4+0x1bc>
  4079fe:	3802      	subs	r0, #2
  407a00:	443c      	add	r4, r7
  407a02:	e745      	b.n	407890 <__udivmoddi4+0x15c>
  407a04:	4608      	mov	r0, r1
  407a06:	e708      	b.n	40781a <__udivmoddi4+0xe6>
  407a08:	f1a8 0802 	sub.w	r8, r8, #2
  407a0c:	443d      	add	r5, r7
  407a0e:	e72b      	b.n	407868 <__udivmoddi4+0x134>

00407a10 <__aeabi_idiv0>:
  407a10:	4770      	bx	lr
  407a12:	bf00      	nop
  407a14:	5d30435b 	.word	0x5d30435b
  407a18:	3a207325 	.word	0x3a207325
  407a1c:	0d752520 	.word	0x0d752520
  407a20:	0000000a 	.word	0x0000000a
  407a24:	5d31435b 	.word	0x5d31435b
  407a28:	3a207325 	.word	0x3a207325
  407a2c:	0d752520 	.word	0x0d752520
  407a30:	0000000a 	.word	0x0000000a
  407a34:	5d32435b 	.word	0x5d32435b
  407a38:	3a207325 	.word	0x3a207325
  407a3c:	0d752520 	.word	0x0d752520
  407a40:	0000000a 	.word	0x0000000a
  407a44:	5d33435b 	.word	0x5d33435b
  407a48:	3a207325 	.word	0x3a207325
  407a4c:	0d752520 	.word	0x0d752520
  407a50:	0000000a 	.word	0x0000000a
  407a54:	6e756f43 	.word	0x6e756f43
  407a58:	25203a74 	.word	0x25203a74
  407a5c:	000a0d75 	.word	0x000a0d75
  407a60:	5d30425b 	.word	0x5d30425b
  407a64:	3a207325 	.word	0x3a207325
  407a68:	0d752520 	.word	0x0d752520
  407a6c:	0000000a 	.word	0x0000000a
  407a70:	5d31425b 	.word	0x5d31425b
  407a74:	3a207325 	.word	0x3a207325
  407a78:	0d752520 	.word	0x0d752520
  407a7c:	0000000a 	.word	0x0000000a
  407a80:	5d32425b 	.word	0x5d32425b
  407a84:	3a207325 	.word	0x3a207325
  407a88:	0d752520 	.word	0x0d752520
  407a8c:	0000000a 	.word	0x0000000a
  407a90:	5d33425b 	.word	0x5d33425b
  407a94:	3a207325 	.word	0x3a207325
  407a98:	0d752520 	.word	0x0d752520
  407a9c:	0000000a 	.word	0x0000000a
  407aa0:	532d2d2d 	.word	0x532d2d2d
  407aa4:	74726174 	.word	0x74726174
  407aa8:	2d676e69 	.word	0x2d676e69
  407aac:	0a0d2d2d 	.word	0x0a0d2d2d
  407ab0:	00000a0d 	.word	0x00000a0d
  407ab4:	204f2f49 	.word	0x204f2f49
  407ab8:	666e6f43 	.word	0x666e6f43
  407abc:	72756769 	.word	0x72756769
  407ac0:	0a0d6465 	.word	0x0a0d6465
  407ac4:	00000a0d 	.word	0x00000a0d
  407ac8:	00007525 	.word	0x00007525

00407acc <_global_impure_ptr>:
  407acc:	20400030 00464e49 00666e69 004e414e     0.@ INF.inf.NAN.
  407adc:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  407aec:	46454443 00000000 33323130 37363534     CDEF....01234567
  407afc:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  407b0c:	0000296c 00000030                       l)..0...

00407b14 <blanks.7223>:
  407b14:	20202020 20202020 20202020 20202020                     

00407b24 <zeroes.7224>:
  407b24:	30303030 30303030 30303030 30303030     0000000000000000

00407b34 <blanks.7217>:
  407b34:	20202020 20202020 20202020 20202020                     

00407b44 <zeroes.7218>:
  407b44:	30303030 30303030 30303030 30303030     0000000000000000
  407b54:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  407b64:	00000043 49534f50 00000058 0000002e     C...POSIX.......
  407b74:	00000000                                ....

00407b78 <__mprec_bigtens>:
  407b78:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  407b88:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  407b98:	7f73bf3c 75154fdd                       <.s..O.u

00407ba0 <__mprec_tens>:
  407ba0:	00000000 3ff00000 00000000 40240000     .......?......$@
  407bb0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  407bc0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  407bd0:	00000000 412e8480 00000000 416312d0     .......A......cA
  407be0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  407bf0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  407c00:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  407c10:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  407c20:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  407c30:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  407c40:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  407c50:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  407c60:	79d99db4 44ea7843                       ...yCx.D

00407c68 <p05.6055>:
  407c68:	00000005 00000019 0000007d              ........}...

00407c74 <_ctype_>:
  407c74:	20202000 20202020 28282020 20282828     .         ((((( 
  407c84:	20202020 20202020 20202020 20202020                     
  407c94:	10108820 10101010 10101010 10101010      ...............
  407ca4:	04040410 04040404 10040404 10101010     ................
  407cb4:	41411010 41414141 01010101 01010101     ..AAAAAA........
  407cc4:	01010101 01010101 01010101 10101010     ................
  407cd4:	42421010 42424242 02020202 02020202     ..BBBBBB........
  407ce4:	02020202 02020202 02020202 10101010     ................
  407cf4:	00000020 00000000 00000000 00000000      ...............
	...

00407d78 <_init>:
  407d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407d7a:	bf00      	nop
  407d7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407d7e:	bc08      	pop	{r3}
  407d80:	469e      	mov	lr, r3
  407d82:	4770      	bx	lr

00407d84 <__init_array_start>:
  407d84:	00403db9 	.word	0x00403db9

00407d88 <__frame_dummy_init_array_entry>:
  407d88:	0040018d                                ..@.

00407d8c <_fini>:
  407d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407d8e:	bf00      	nop
  407d90:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407d92:	bc08      	pop	{r3}
  407d94:	469e      	mov	lr, r3
  407d96:	4770      	bx	lr

00407d98 <__fini_array_start>:
  407d98:	00400169 	.word	0x00400169
