{"vcs1":{"timestamp_begin":1708614560.505560687, "rt":3.38, "ut":0.20, "st":0.27}}
{"vcselab":{"timestamp_begin":1708614563.968942567, "rt":2.42, "ut":0.25, "st":0.17}}
{"link":{"timestamp_begin":1708614566.466565751, "rt":0.41, "ut":0.16, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1708614559.720525666}
{"VCS_COMP_START_TIME": 1708614559.720525666}
{"VCS_COMP_END_TIME": 1708614569.597015684}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329956}}
{"stitch_vcselab": {"peak_mem": 231640}}
