# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do four_bit_sync_counter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/czhe/Documents/fpga_proj/four_bit_sync_counter {C:/Users/czhe/Documents/fpga_proj/four_bit_sync_counter/four_bit_sync_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:00 on Oct 30,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/czhe/Documents/fpga_proj/four_bit_sync_counter" C:/Users/czhe/Documents/fpga_proj/four_bit_sync_counter/four_bit_sync_counter.v 
# -- Compiling module four_bit_sync_counter
# -- Compiling module t_ff
# 
# Top level modules:
# 	four_bit_sync_counter
# End time: 10:03:00 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Documents/fpga_proj/four_bit_sync_counter/four_bit_sync_counter_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:03:15 on Oct 30,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Documents/fpga_proj/four_bit_sync_counter/four_bit_sync_counter_tb.v 
# -- Compiling module four_bit_sync_counter_tb
# 
# Top level modules:
# 	four_bit_sync_counter_tb
# End time: 10:03:15 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.four_bit_sync_counter_tb
# vsim work.four_bit_sync_counter_tb 
# Start time: 10:03:29 on Oct 30,2019
# Loading work.four_bit_sync_counter_tb
# ** Error: (vsim-3037) C:/Users/czhe/Documents/fpga_proj/four_bit_sync_counter/four_bit_sync_counter_tb.v(9): Missing instance name in instantiation of 'four_bit_sync_counter'.
#    Time: 0 ps  Iteration: 0  Instance: /four_bit_sync_counter_tb File: C:/Users/czhe/Documents/fpga_proj/four_bit_sync_counter/four_bit_sync_counter_tb.v
# Error loading design
# End time: 10:03:29 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/czhe/Documents/fpga_proj/four_bit_sync_counter/four_bit_sync_counter_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:04 on Oct 30,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Documents/fpga_proj/four_bit_sync_counter/four_bit_sync_counter_tb.v 
# -- Compiling module four_bit_sync_counter_tb
# 
# Top level modules:
# 	four_bit_sync_counter_tb
# End time: 10:04:04 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.four_bit_sync_counter_tb
# vsim work.four_bit_sync_counter_tb 
# Start time: 10:04:06 on Oct 30,2019
# Loading work.four_bit_sync_counter_tb
# Loading work.four_bit_sync_counter
# Loading work.t_ff
add wave -position insertpoint  \
sim:/four_bit_sync_counter_tb/rstn \
sim:/four_bit_sync_counter_tb/clk \
sim:/four_bit_sync_counter_tb/cnt_en \
sim:/four_bit_sync_counter_tb/count \
sim:/four_bit_sync_counter_tb/carry
vlog -work work C:/Users/czhe/Documents/fpga_proj/four_bit_sync_counter/four_bit_sync_counter_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:04:58 on Oct 30,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Documents/fpga_proj/four_bit_sync_counter/four_bit_sync_counter_tb.v 
# -- Compiling module four_bit_sync_counter_tb
# 
# Top level modules:
# 	four_bit_sync_counter_tb
# End time: 10:04:58 on Oct 30,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.four_bit_sync_counter_tb
run
# ** Note: $finish    : C:/Users/czhe/Documents/fpga_proj/four_bit_sync_counter/four_bit_sync_counter_tb.v(21)
#    Time: 1 ns  Iteration: 0  Instance: /four_bit_sync_counter_tb
# 1
# Break in Module four_bit_sync_counter_tb at C:/Users/czhe/Documents/fpga_proj/four_bit_sync_counter/four_bit_sync_counter_tb.v line 21
# End time: 10:10:16 on Oct 30,2019, Elapsed time: 0:06:10
# Errors: 0, Warnings: 0
