/*
 * Mediatek's MT6873 SoC device tree source
 *
 * Copyright (C) 2019 MediaTek Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 * See http://www.gnu.org/licenses/gpl-2.0.html for more details.
 */

/dts-v1/;
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/gce/mt6873-gce.h>
#include <dt-bindings/mmc/mt6873-msdc.h>
#include <generated/autoconf.h>

/ {
	model = "MT6873";
	compatible = "mediatek,MT6873";
	interrupt-parent = <&sysirq>;
	#address-cells = <2>;
	#size-cells = <2>;

	/* chosen */
	chosen: chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram \
			vmalloc=400M slub_debug=OFZPU swiotlb=noforce \
			firmware_class.path=/vendor/firmware \
			page_owner=on";
	};

	cpus {
		/*TODO: add cpus node here*/
	};

	memory {
		device_type = "memory";
		reg = <0 0x40000000 0 0x3e605000>;
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
	};

	gic: interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c000000 0 0x40000>, // distributor
		      <0 0x0c040000 0 0x200000>, // redistributor
		      <0 0x0c53a650 0 0x50>; //INTPOL
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
	};

	sysirq: intpol-controller@0 {
		compatible = "mediatek,mt6577-sysirq";
		interrupt-controller;
		#interrupt-cells = <3>;
		interrupt-parent = <&gic>;
		reg = <0 0x0c53a650 0 0x50>;
	};


	topckgen@10000000 {
		compatible = "mediatek,topckgen";
		reg = <0 0x10000000 0 0x1000>;
	};

	infracfg_ao@10001000 {
		compatible = "mediatek,infracfg_ao";
		reg = <0 0x10001000 0 0x1000>;
	};

	infracfg_ao_mem@10002000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0 0x10002000 0 0x1000>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg";
		reg = <0 0x10003000 0 0x1000>;
	};

	iocfg_rm: iocfg_rm@11c20000 {
		compatible = "mediatek,iocfg_rm";
		reg = <0 0x11c20000 0 0x1000>;
	};

	iocfg_bm: iocfg_bm@11d10000 {
		compatible = "mediatek,iocfg_bm";
		reg = <0 0x11d10000 0 0x1000>;
	};

	iocfg_bl: iocfg_bl@11d30000 {
		compatible = "mediatek,iocfg_bl";
		reg = <0 0x11d30000 0 0x1000>;
	};

	iocfg_br: iocfg_br@11d40000 {
		compatible = "mediatek,iocfg_br";
		reg = <0 0x11d40000 0 0x1000>;
	};

	iocfg_lm: iocfg_lm@11e20000 {
		compatible = "mediatek,iocfg_lm";
		reg = <0 0x11e20000 0 0x1000>;
	};

	iocfg_lb: iocfg_lb@11e70000 {
		compatible = "mediatek,iocfg_lb";
		reg = <0 0x11e70000 0 0x1000>;
	};

	iocfg_rt: iocfg_rt@11ea0000 {
		compatible = "mediatek,iocfg_rt";
		reg = <0 0x11ea0000 0 0x1000>;
	};

	iocfg_lt: iocfg_lt@11f20000 {
		compatible = "mediatek,iocfg_lt";
		reg = <0 0x11f20000 0 0x1000>;
	};

	iocfg_tl: iocfg_tl@11f30000 {
		compatible = "mediatek,iocfg_tl";
		reg = <0 0x11f30000 0 0x1000>;
	};

	gpio: gpio@10005000 {
		compatible = "mediatek,gpio";
		reg = <0 0x10005000 0 0x1000>;
	};

	pio: pinctrl {
		compatible = "mediatek,mt6873-pinctrl";
		reg_bases = <&gpio>,
			    <&iocfg_rm>,
			    <&iocfg_bm>,
			    <&iocfg_bl>,
			    <&iocfg_br>,
			    <&iocfg_lm>,
			    <&iocfg_lb>,
			    <&iocfg_rt>,
			    <&iocfg_lt>,
			    <&iocfg_tl>;
		pins-are-numbered;
		gpio-controller;
		gpio-ranges = <&pio 0 0 219>;
		#gpio-cells = <2>;
		#interrupt-cells = <4>;
	};

	msdc0: msdc@11F60000 {
		compatible = "mediatek,msdc";
		reg = <0 0x11F60000 0 0x10000>;
		interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_LOW>;
	};

	msdc1: msdc@11F70000{
		compatible = "mediatek,msdc";
		reg = <0 0x11F70000 0 0x1000>;
		interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_LOW>;
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		reg = <0 0x10006000 0 0x1000>;
		interrupts = <GIC_SPI 222 IRQ_TYPE_LEVEL_LOW>;
	};

	toprgu@10007000 {
		compatible = "mediatek,toprgu";
		reg = <0 0x10007000 0 0x1000>;
		interrupts = <GIC_SPI 77 IRQ_TYPE_EDGE_FALLING>;
	};

	apxgpt@10008000 {
		compatible = "mediatek,apxgpt";
		reg = <0 0x10008000 0 0x1000>;
		interrupts = <GIC_SPI 211 IRQ_TYPE_LEVEL_LOW>;
	};

	sej@1000a000 {
		compatible = "mediatek,sej";
		reg = <0 0x1000a000 0 0x1000>;
		interrupts = <GIC_SPI 230 IRQ_TYPE_LEVEL_LOW>;
	};

	apirq@1000b000 {
		compatible = "mediatek,apirq";
		reg = <0 0x1000b000 0 0x1000>;
		interrupts = <GIC_SPI 212 IRQ_TYPE_LEVEL_LOW>;
	};

	apmixed@1000c000 {
		compatible = "mediatek,apmixed";
		reg = <0 0x1000c000 0 0xe00>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,fhctl";
		reg = <0 0x1000ce00 0 0x200>;
	};

	pwrap@1000d000 {
		compatible = "mediatek,pwrap";
		reg = <0 0x1000d000 0 0x1000>;
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		reg = <0 0x10010000 0 0x1000>;
		interrupts = <GIC_SPI 74 IRQ_TYPE_EDGE_FALLING>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0 0x10011000 0 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		reg = <0 0x10012000 0 0x1000>;
		interrupts = <GIC_SPI 249 IRQ_TYPE_LEVEL_LOW>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0 0x10013000 0 0x1000>;
	};

	dpmaif_ao@10014000 {
		compatible = "mediatek,dpmaif_ao";
		reg = <0 0x10014000 0 0x1000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0 0x10016000 0 0x1000>;
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
				<GIC_PPI 14 IRQ_TYPE_LEVEL_LOW>,
				<GIC_PPI 11 IRQ_TYPE_LEVEL_LOW>,
				<GIC_PPI 10 IRQ_TYPE_LEVEL_LOW>;
		clock-frequency = <13000000>;
	};

	sys_timer@10017000 {
		/* compatible = "mediatek,sys_timer"; */
		reg = <0 0x10017000 0 0x1000>;
		interrupts = <GIC_SPI 233 IRQ_TYPE_LEVEL_LOW>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0 0x10018000 0 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0 0x1001a000 0 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0 0x1001b000 0 0x1000>;
	};

	devapc_ao_mm@1001c000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0 0x1001c000 0 0x1000>;
	};

	sleep_sram@1001e000 {
		compatible = "mediatek,sleep_sram";
		reg = <0 0x1001e000 0 0x4000>;
	};

	bcrm_ao_peri@10022000 {
		compatible = "mediatek,bcrm_ao_peri";
		reg = <0 0x10022000 0 0x1000>;
	};

	debug_ao_peri@10023000 {
		compatible = "mediatek,debug_ao_peri";
		reg = <0 0x10023000 0 0x1000>;
	};

	pmic@10026000 {
		compatible = "mediatek,pmic";
		reg = <0 0x10026000 0 0x1000>;
	};

	pmif1@10027000 {
		compatible = "mediatek,pmif1";
		reg = <0 0x10027000 0 0x1000>;
	};

	pmicspi_mst@10028000 {
		compatible = "mediatek,pmicspi_mst";
		reg = <0 0x10028000 0 0x1000>;
	};

	spmi_mst@10029000 {
		compatible = "mediatek,spmi_mst";
		reg = <0 0x10029000 0 0x1000>;
	};

	bcrm_peri_ao@1002a000 {
		compatible = "mediatek,bcrm_peri_ao";
		reg = <0 0x1002a000 0 0x1000>;
	};

	debug_ao_peri@1002b000 {
		compatible = "mediatek,debug_ao_peri";
		reg = <0 0x1002b000 0 0x1000>;
	};

	bcrm_peri_ao2@1002d000 {
		compatible = "mediatek,bcrm_peri_ao2";
		reg = <0 0x1002d000 0 0x1000>;
	};

	debug_ao_peri2@1002e000 {
		compatible = "mediatek,debug_ao_peri2";
		reg = <0 0x1002e000 0 0x1000>;
	};

	devapc_ao_infra@10030000 {
		compatible = "mediatek,devapc_ao_infra";
		reg = <0 0x10030000 0 0x4000>;
	};

	devapc_ao_peri@10034000 {
		compatible = "mediatek,devapc_ao_peri";
		reg = <0 0x10034000 0 0x4000>;
	};

	devapc_ao_peri2@10038000 {
		compatible = "mediatek,devapc_ao_peri2";
		reg = <0 0x10038000 0 0x4000>;
	};

	devapc_ao_peri_par@1003c000 {
		compatible = "mediatek,devapc_ao_peri_par";
		reg = <0 0x1003c000 0 0x4000>;
	};

	debug_ao_peri_par@10040000 {
		compatible = "mediatek,debug_ao_peri_par";
		reg = <0 0x10040000 0 0x1000>;
	};

	bcrm_peri_par_ao@10041000 {
		compatible = "mediatek,bcrm_peri_par_ao";
		reg = <0 0x10041000 0 0x1000>;
	};

	debug_ao_fmem@10042000 {
		compatible = "mediatek,debug_ao_fmem";
		reg = <0 0x10042000 0 0x1000>;
	};

	bcrm_fmem_ao@10043000 {
		compatible = "mediatek,bcrm_fmem_ao";
		reg = <0 0x10043000 0 0x1000>;
	};

	devapc_ao_fmem@10044000 {
		compatible = "mediatek,devapc_ao_fmem";
		reg = <0 0x10044000 0 0x4000>;
	};

	pwm@10048000 {
		compatible = "mediatek,pwm";
		reg = <0 0x10048000 0 0x1000>;
		interrupts = <GIC_SPI 210 IRQ_TYPE_LEVEL_LOW>;
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		reg = <0 0x10204000 0 0x1000>;
		interrupts = <GIC_SPI 503 IRQ_TYPE_LEVEL_LOW>;
	};

	devapc@10207000 {
		compatible = "mediatek,devapc";
		reg = <0 0x10207000 0 0x1000>;
		interrupts = <GIC_SPI 187 IRQ_TYPE_LEVEL_LOW>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg";
		reg = <0 0x10208000 0 0x1000>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		reg = <0 0x10209000 0 0x1000>;
		interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_LOW>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0 0x1020a000 0 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		reg = <0 0x1020b000 0 0x1000>;
		interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_LOW>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0 0x1020c000 0 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0 0x1020d000 0 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0 0x1020e000 0 0x1000>;
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		reg = <0 0x1020f000 0 0x1000>;
		interrupts = <GIC_SPI 207 IRQ_TYPE_LEVEL_LOW>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		reg = <0 0x10210000 0 0x1000>;
		interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_LOW>;
	};

	md2md_md1_ccif0@10211000 {
		compatible = "mediatek,md2md_md1_ccif0";
		reg = <0 0x10211000 0 0x1000>;
	};

	cq_dma@10212000 {
		compatible = "mediatek,cq_dma";
		reg = <0 0x10212000 0 0x1000>;
		interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_LOW>;
	};

	md2md_md2_ccif0@10213000 {
		compatible = "mediatek,md2md_md2_ccif0";
		reg = <0 0x10213000 0 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0 0x10214000 0 0x1000>;
	};

	bcrm_infra@10215000 {
		compatible = "mediatek,bcrm_infra";
		reg = <0 0x10215000 0 0x1000>;
	};

	apdma@10217000 {
		compatible = "mediatek,apdma";
		reg = <0 0x10217000 0 0x1000>;
	};

	dbg_tracker2@10218000 {
		compatible = "mediatek,dbg_tracker2";
		reg = <0 0x10218000 0 0x1000>;
	};

	emi@10219000 {
		compatible = "mediatek,emi";
		reg = <0 0x10219000 0 0x1000>;
		interrupts = <GIC_SPI 189 IRQ_TYPE_LEVEL_LOW>;
	};

	infra_device_mpu@1021a000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0 0x1021a000 0 0x1000>;
	};

	infra_device_mpu@1021b000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0 0x1021b000 0 0x1000>;
	};

	infracfg_mem@1021c000 {
		compatible = "mediatek,infracfg_mem";
		reg = <0 0x1021c000 0 0x1000>;
	};

	apcldmain@1021f000 {
		compatible = "mediatek,apcldmain";
		reg = <0 0x1021f000 0 0x1000>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0 0x1021b400 0 0x400>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0 0x1021b800 0 0x400>;
	};

	apcldmamisc@1021bc00 {
		compatible = "mediatek,apcldmamisc";
		reg = <0 0x1021bc00 0 0x400>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0 0x1021c000 0 0x400>;
	};

	infra_md@1021d000 {
		compatible = "mediatek,infra_md";
		reg = <0 0x1021d000 0 0x1000>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0 0x1021e000 0 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0 0x1021f000 0 0x1000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0 0x10225000 0 0x1000>;
	};

	m4u0@10220000 {
		compatible = "mediatek,m4u0";
		reg = <0 0x10220000 0 0x1000>;
	};

	m4u1@10221000 {
		compatible = "mediatek,m4u1";
		reg = <0 0x10221000 0 0x1000>;
	};

	m4u2@10222000 {
		compatible = "mediatek,m4u2";
		reg = <0 0x10222000 0 0x1000>;
	};

	m4u3@10223000 {
		compatible = "mediatek,m4u3";
		reg = <0 0x10223000 0 0x1000>;
	};

	m4u4@10224000 {
		compatible = "mediatek,m4u4";
		reg = <0 0x10224000 0 0x1000>;
	};

	infra_device_mpu@10225000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0 0x10225000 0 0x1000>;
	};

	emi_mpu@10226000 {
		compatible = "mediatek,emi_mpu";
		reg = <0 0x10226000 0 0x1000>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0 0x10227000 0 0x1000>;
	};

	gce_mbox: gce_mbox@10228000 {
		compatible = "mediatek,mailbox-gce";
		reg = <0 0x10228000 0 0x4000>;
		interrupts = <GIC_SPI 203 IRQ_TYPE_LEVEL_HIGH>;
		#mbox-cells = <3>;
		#gce-event-cells = <1>;
		#gce-subsys-cells = <2>;
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mediatek,gce = <&gce_mbox>;
		mmsys_config = <&mmsys_config>;
		mediatek,gce-subsys = <99>, <SUBSYS_1400XXXX>;
		mboxes = <&gce_mbox 22 0 CMDQ_THR_PRIO_1>,
			 <&gce_mbox 23 0 CMDQ_THR_PRIO_1>;
	};

	infra_dpmaif@1022c000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0 0x1022c000 0 0x10>;
	};

	dramc_ch0_top0@10230000 {
		compatible = "mediatek,dramc_ch0_top0";
		reg = <0 0x10230000 0 0x2000>;
	};

	dramc_ch0_top1@10232000 {
		compatible = "mediatek,dramc_ch0_top1";
		reg = <0 0x10232000 0 0x2000>;
	};

	dramc_ch0_top2@10234000 {
		compatible = "mediatek,dramc_ch0_top2";
		reg = <0 0x10234000 0 0x1000>;
	};

	dramc_ch0_top3@10235000 {
		compatible = "mediatek,dramc_ch0_top3";
		reg = <0 0x10235000 0 0x1000>;
	};

	dramc_ch0_top4@10236000 {
		compatible = "mediatek,dramc_ch0_top4";
		reg = <0 0x10236000 0 0x2000>;
	};

	dramc_ch0_top5@10238000 {
		compatible = "mediatek,dramc_ch0_top5";
		reg = <0 0x10238000 0 0x2000>;
	};

	dramc_ch0_top6@1023a000 {
		compatible = "mediatek,dramc_ch0_top6";
		reg = <0 0x1023a000 0 0x2000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		reg = <0 0x1023c000 0 0x1000>;
		interrupts = <GIC_SPI 198 IRQ_TYPE_LEVEL_LOW>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0 0x1023d000 0 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		reg = <0 0x1023e000 0 0x1000>;
		interrupts = <GIC_SPI 199 IRQ_TYPE_LEVEL_LOW>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0 0x1023f000 0 0x1000>;
	};

	apdma: dma-controller@11000980 {
		compatible = "mediatek,mt6577-uart-dma";
		reg = <0 0x11000a80 0 0x80>,
		      <0 0x11000b00 0 0x80>,
		      <0 0x11000b80 0 0x80>,
		      <0 0x11000c00 0 0x80>;
		interrupts = <GIC_SPI 146 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_SPI 147 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_SPI 148 IRQ_TYPE_LEVEL_LOW>,
			     <GIC_SPI 149 IRQ_TYPE_LEVEL_LOW>;
		#dma-cells = <1>;
		dma-bits = <34>;
	};

	apuart0: serial@11002000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0 0x11002000 0 0x1000>;
		interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_LOW>;
		dmas = <&apdma 0
				&apdma 1>;
		dma-names = "tx", "rx";
	};

	apuart1: serial@11003000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0 0x11003000 0 0x1000>;
		interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_LOW>;
		dmas = <&apdma 2
				&apdma 3>;
		dma-names = "tx", "rx";
	};

	usb0:usb3@11200000 {
		compatible = "mediatek,usb3";
		reg = <0 0x11200000 0 0x10000>,
			<0 0x11203e00 0 0x100>,
			<0 0x11e40000 0 0x10000>;
		reg-names = "ssusb_base",
				"ssusb_ippc",
				"ssusb_sif2";
		interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_LOW>;
		interrupt-names = "musb-hdrc";
		debug_level = <6>;
		fpga_i2c_physical_base = <0x11d01000>;
	};

	usbphy0:usbphy {
		compatible = "usb-nop-xceiv";
	};

	dramc_ch1_top0@10240000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0 0x10240000 0 0x2000>;
	};

	dramc_ch1_top1@10242000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0 0x10242000 0 0x2000>;
	};

	dramc_ch1_top2@10244000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0 0x10244000 0 0x1000>;
	};

	dramc_ch1_top3@10245000 {
		compatible = "mediatek,dramc_ch1_top3";
		reg = <0 0x10245000 0 0x1000>;
	};

	dramc_ch1_top4@10246000 {
		compatible = "mediatek,dramc_ch1_top4";
		reg = <0 0x10246000 0 0x2000>;
	};

	dramc_ch1_top5@10248000 {
		compatible = "mediatek,dramc_ch1_top5";
		reg = <0 0x10248000 0 0x2000>;
	};

	dramc_ch1_top6@1024a000 {
		compatible = "mediatek,dramc_ch1_top6";
		reg = <0 0x1024a000 0 0x2000>;
	};

	ap_ccif4@1024c000 {
		compatible = "mediatek,ap_ccif4";
		reg = <0 0x1024c000 0 0x1000>;
	};

	md_ccif4@1024d000 {
		compatible = "mediatek,md_ccif4";
		reg = <0 0x1024d000 0 0x1000>;
	};

	md_ccif4@1024e000 {
		compatible = "mediatek,md_ccif4";
		reg = <0 0x1024e000 0 0x1000>;
	};

	dramc_ch2_top0@10250000 {
		compatible = "mediatek,dramc_ch2_top0";
		reg = <0 0x10250000 0 0x2000>;
	};

	dramc_ch2_top1@10252000 {
		compatible = "mediatek,dramc_ch2_top1";
		reg = <0 0x10252000 0 0x2000>;
	};

	dramc_ch2_top2@10254000 {
		compatible = "mediatek,dramc_ch2_top2";
		reg = <0 0x10254000 0 0x1000>;
	};

	dramc_ch2_top3@10255000 {
		compatible = "mediatek,dramc_ch2_top3";
		reg = <0 0x10255000 0 0x1000>;
	};

	dramc_ch2_top4@10256000 {
		compatible = "mediatek,dramc_ch2_top4";
		reg = <0 0x10256000 0 0x2000>;
	};

	dramc_ch2_top5@10258000 {
		compatible = "mediatek,dramc_ch2_top5";
		reg = <0 0x10258000 0 0x2000>;
	};

	dramc_ch2_top6@1025a000 {
		compatible = "mediatek,dramc_ch2_top6";
		reg = <0 0x1025a000 0 0x2000>;
	};

	ap_ccif5@1025c000 {
		compatible = "mediatek,ap_ccif5";
		reg = <0 0x1025c000 0 0x1000>;
	};

	md_ccif5@1025d000 {
		compatible = "mediatek,md_ccif5";
		reg = <0 0x1025d000 0 0x1000>;
	};

	mm_vpu_m0_sub_common@1025e000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0 0x1025e000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@1025f000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x1025f000 0 0x1000>;
	};

	dramc_ch3_top0@10260000 {
		compatible = "mediatek,dramc_ch3_top0";
		reg = <0 0x10260000 0 0x2000>;
	};

	dramc_ch3_top1@10262000 {
		compatible = "mediatek,dramc_ch3_top1";
		reg = <0 0x10262000 0 0x2000>;
	};

	dramc_ch3_top2@10264000 {
		compatible = "mediatek,dramc_ch3_top2";
		reg = <0 0x10264000 0 0x1000>;
	};

	dramc_ch3_top3@10265000 {
		compatible = "mediatek,dramc_ch3_top3";
		reg = <0 0x10265000 0 0x1000>;
	};

	dramc_ch3_top4@10266000 {
		compatible = "mediatek,dramc_ch3_top4";
		reg = <0 0x10266000 0 0x2000>;
	};

	dramc_ch3_top5@10268000 {
		compatible = "mediatek,dramc_ch3_top5";
		reg = <0 0x10268000 0 0x2000>;
	};

	dramc_ch3_top6@1026a000 {
		compatible = "mediatek,dramc_ch3_top6";
		reg = <0 0x1026a000 0 0x2000>;
	};

	bcrm_peri@10272000 {
		compatible = "mediatek,bcrm_peri";
		reg = <0 0x10272000 0 0x1000>;
	};

	bcrm_peri2@10273000 {
		compatible = "mediatek,bcrm_peri2";
		reg = <0 0x10273000 0 0x1000>;
	};

	devapc_peri@10274000 {
		compatible = "mediatek,devapc_peri";
		reg = <0 0x10274000 0 0x1000>;
	};

	devapc_peri2@10275000 {
		compatible = "mediatek,devapc_peri2";
		reg = <0 0x10275000 0 0x1000>;
	};

	bcrm_fmem@10276000 {
		compatible = "mediatek,bcrm_fmem";
		reg = <0 0x10276000 0 0x1000>;
	};

	mm_vpu_m0_sub_common@10309000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0 0x10309000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030a000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x1030a000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030b000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x1030b000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030c000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x1030c000 0 0x1000>;
	};

	mm_vpu_m1_sub_common@1030d000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0 0x1030d000 0 0x1000>;
	};

	sys_cirq1@10312000 {
		compatible = "mediatek,sys_cirq1";
		reg = <0 0x10312000 0 0x1000>;
	};

	sys_cirq2@10313000 {
		compatible = "mediatek,sys_cirq2";
		reg = <0 0x10313000 0 0x1000>;
	};

	dbg_tracker@10314000 {
		compatible = "mediatek,dbg_tracker";
		reg = <0 0x10314000 0 0x1000>;
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		reg = <0 0x10400000 0 0x100000>;
	};

	tinsys@10500000 {
		compatible = "mediatek,tinsys";
		reg = <0 0x10500000 0 0x0>;
	};

	dramc_ch1_rsv0@10900000 {
		compatible = "mediatek,dramc_ch1_rsv0";
		reg = <0 0x10900000 0 0x40000>;
	};

	dramc_ch1_rsv1@10940000 {
		compatible = "mediatek,dramc_ch1_rsv1";
		reg = <0 0x10940000 0 0xc0000>;
	};

	gic500@0c000000 {
		compatible = "mediatek,gic500";
		reg = <0 0x0c000000 0 0x400000>;
	};

	gic_cpu@0c400000 {
		compatible = "mediatek,gic_cpu";
		reg = <0 0x0c400000 0 0x40000>;
	};

	dfd@0c600000 {
		compatible = "mediatek,dfd";
		reg = <0 0x0c600000 0 0x100000>;
	};

	dbg_ao@0d000000 {
		compatible = "mediatek,dbg_ao";
		reg = <0 0x0d000000 0 0x10000>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0 0x0d020000 0 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0 0x0d030000 0 0x10000>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		reg = <0 0x0d0a0000 0 0x10000>;
		interrupts = <GIC_SPI 174 IRQ_TYPE_LEVEL_LOW>;
	};

	dbg_mdsys1@0d0c0000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0 0x0d0c0000 0 0x40000>;
	};

	dfd@13e00000 {
		compatible = "mediatek,dfd";
		reg = <0 0x13e00000 0 0x112000>;
	};

	g3d_config@13fbb000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fbb000 0 0x1000>;
	};

	g3d_dvfs@13fbc000 {
		compatible = "mediatek,g3d_dvfs";
		reg = <0 0x13fbc000 0 0x1000>;
	};

	g3d_config@13fbd000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fbd000 0 0x1000>;
	};

	g3d_config@13fbf000 {
		compatible = "mediatek,g3d_config";
		reg = <0 0x13fbf000 0 0x1000>;
	};

	mmsys_config: mmsys_config@14000000 {
		compatible = "mediatek,mmsys_config";
		reg = <0 0x14000000 0 0x1000>;
		interrupts = <GIC_SPI 274 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_mutex0@14001000 {
		compatible = "mediatek,disp_mutex0";
		reg = <0 0x14001000 0 0x1000>;
	};

	smi_common@14002000 {
		compatible = "mediatek,smi_common";
		reg = <0 0x14002000 0 0x1000>;
	};

	smi_larb0@14003000 {
		compatible = "mediatek,smi_larb0";
		reg = <0 0x14003000 0 0x1000>;
		interrupts = <GIC_SPI 275 IRQ_TYPE_LEVEL_LOW>;
	};

	smi_larb1@14004000 {
		compatible = "mediatek,smi_larb1";
		reg = <0 0x14004000 0 0x1000>;
	};

	disp_ovl0@14005000 {
		compatible = "mediatek,disp_ovl0";
		reg = <0 0x14005000 0 0x1000>;
		interrupts = <GIC_SPI 260 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_ovl0_2l@14006000 {
		compatible = "mediatek,disp_ovl0_2l";
		reg = <0 0x14006000 0 0x1000>;
		interrupts = <GIC_SPI 261 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_rdma0@14007000 {
		compatible = "mediatek,disp_rdma0";
		reg = <0 0x14007000 0 0x1000>;
		interrupts = <GIC_SPI 263 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_rsz0@14008000 {
		compatible = "mediatek,disp_rsz0";
		reg = <0 0x14008000 0 0x1000>;
	};

	disp_color0@14009000 {
		compatible = "mediatek,disp_color0";
		reg = <0 0x14009000 0 0x1000>;
		interrupts = <GIC_SPI 266 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_ccorr0@1400a000 {
		compatible = "mediatek,disp_ccorr0";
		reg = <0 0x1400a000 0 0x1000>;
		interrupts = <GIC_SPI 267 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_aal0@1400b000 {
		compatible = "mediatek,disp_aal0";
		reg = <0 0x1400b000 0 0x1000>;
		interrupts = <GIC_SPI 268 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_gamma0@1400c000 {
		compatible = "mediatek,disp_gamma0";
		reg = <0 0x1400c000 0 0x1000>;
		interrupts = <GIC_SPI 269 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_postmask0@1400d000 {
		compatible = "mediatek,disp_postmask0";
		reg = <0 0x1400d000 0 0x1000>;
	};

	disp_dither0@1400e000 {
		compatible = "mediatek,disp_dither0";
		reg = <0 0x1400e000 0 0x1000>;
		interrupts = <GIC_SPI 270 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_dsc_wrap@1400f000 {
		compatible = "mediatek,disp_dsc_wrap";
		reg = <0 0x1400f000 0 0x1000>;
	};

	dsi0@14010000 {
		compatible = "mediatek,dsi0";
		reg = <0 0x14010000 0 0x1000>;
		interrupts = <GIC_SPI 271 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_wdma0@14011000 {
		compatible = "mediatek,disp_wdma0";
		reg = <0 0x14011000 0 0x1000>;
		interrupts = <GIC_SPI 265 IRQ_TYPE_LEVEL_LOW>;
	};

	disp_ufbc_wdma0@14012000 {
		compatible = "mediatek,disp_ufbc_wdma0";
		reg = <0 0x14012000 0 0x1000>;
	};

	disp_ovl2_2l@14014000 {
		compatible = "mediatek,disp_ovl2_2l";
		reg = <0 0x14014000 0 0x1000>;
	};

	disp_rdma4@14015000 {
		compatible = "mediatek,disp_rdma4";
		reg = <0 0x14015000 0 0x1000>;
	};

	disp_dpi0@14016000 {
		compatible = "mediatek,disp_dpi0";
		reg = <0 0x14016000 0 0x1000>;
	};

	mdp_rdma4@14017000 {
		compatible = "mediatek,mdp_rdma4";
		reg = <0 0x14017000 0 0x1000>;
	};

	mdp_hdr4@14018000 {
		compatible = "mediatek,mdp_hdr4";
		reg = <0 0x14018000 0 0x1000>;
	};

	mdp_rsz4@14019000 {
		compatible = "mediatek,mdp_rsz4";
		reg = <0 0x14019000 0 0x1000>;
	};

	mdp_aal4@1401a000 {
		compatible = "mediatek,mdp_aal4";
		reg = <0 0x1401a000 0 0x1000>;
	};

	mdp_tdshp4@1401b000 {
		compatible = "mediatek,mdp_tdshp4";
		reg = <0 0x1401b000 0 0x1000>;
	};

	mdp_color4@1401c000 {
		compatible = "mediatek,mdp_color4";
		reg = <0 0x1401c000 0 0x1000>;
	};

	mm_iommu_0@1401d000 {
		compatible = "mediatek,mm_iommu_0";
		reg = <0 0x1401d000 0 0x1000>;
	};

	mm_iommu_1@1401e000 {
		compatible = "mediatek,mm_iommu_1";
		reg = <0 0x1401e000 0 0x1000>;
	};

	mm_iommu_2@1401f000 {
		compatible = "mediatek,mm_iommu_2";
		reg = <0 0x1401f000 0 0x1000>;
	};

	mm_iommu_3@14020000 {
		compatible = "mediatek,mm_iommu_3";
		reg = <0 0x14020000 0 0x1000>;
	};

	mm_iommu_4@14021000 {
		compatible = "mediatek,mm_iommu_4";
		reg = <0 0x14021000 0 0x1000>;
	};

	disp_smi_2x1_sub_common_u0@14022000 {
		compatible = "mediatek,disp_smi_2x1_sub_common_u0";
		reg = <0 0x14022000 0 0x1000>;
	};

	disp_smi_2x1_sub_common_u1@14023000 {
		compatible = "mediatek,disp_smi_2x1_sub_common_u1";
		reg = <0 0x14023000 0 0x1000>;
	};

	img0_smi_2x1_sub_common@14024000 {
		compatible = "mediatek,img0_smi_2x1_sub_common";
		reg = <0 0x14024000 0 0x1000>;
	};

	img1_smi_2x1_sub_common@14025000 {
		compatible = "mediatek,img1_smi_2x1_sub_common";
		reg = <0 0x14025000 0 0x1000>;
	};

	imgsys_config@15020000 {
		compatible = "mediatek,imgsys_config";
		reg = <0 0x15020000 0 0x1000>;
	};

	dip_a0@15021000 {
		compatible = "mediatek,dip_a0";
		reg = <0 0x15021000 0 0x1000>;
		interrupts = <GIC_SPI 345 IRQ_TYPE_LEVEL_LOW>;
	};

	dip_a1@15022000 {
		compatible = "mediatek,dip_a1";
		reg = <0 0x15022000 0 0x1000>;
	};

	dip_a2@15023000 {
		compatible = "mediatek,dip_a2";
		reg = <0 0x15023000 0 0x1000>;
	};

	dip_a3@15024000 {
		compatible = "mediatek,dip_a3";
		reg = <0 0x15024000 0 0x1000>;
	};

	dip_a4@15025000 {
		compatible = "mediatek,dip_a4";
		reg = <0 0x15025000 0 0x1000>;
	};

	dip_a5@15026000 {
		compatible = "mediatek,dip_a5";
		reg = <0 0x15026000 0 0x1000>;
	};

	dip_a6@15027000 {
		compatible = "mediatek,dip_a6";
		reg = <0 0x15027000 0 0x1000>;
	};

	dip_a7@15028000 {
		compatible = "mediatek,dip_a7";
		reg = <0 0x15028000 0 0x1000>;
	};

	dip_a8@15029000 {
		compatible = "mediatek,dip_a8";
		reg = <0 0x15029000 0 0x1000>;
	};

	dip_a9@1502a000 {
		compatible = "mediatek,dip_a9";
		reg = <0 0x1502a000 0 0x1000>;
	};

	dip_a10@1502b000 {
		compatible = "mediatek,dip_a10";
		reg = <0 0x1502b000 0 0x1000>;
	};

	dip_a11@1502c000 {
		compatible = "mediatek,dip_a11";
		reg = <0 0x1502c000 0 0x1000>;
	};

	smi_larb9@1502e000 {
		compatible = "mediatek,smi_larb9";
		reg = <0 0x1502e000 0 0x1000>;
		interrupts = <GIC_SPI 344 IRQ_TYPE_LEVEL_LOW>;
	};

	smi_larb10@1502f000 {
		compatible = "mediatek,smi_larb10";
		reg = <0 0x1502f000 0 0x1000>;
		interrupts = <GIC_SPI 346 IRQ_TYPE_LEVEL_LOW>;
	};

	mfb@15010000 {
		compatible = "mediatek,mfb";
		reg = <0 0x15010000 0 0x1000>;
		interrupts = <GIC_SPI 347 IRQ_TYPE_LEVEL_LOW>;
	};

	wpe_a@15011000 {
		compatible = "mediatek,wpe_a";
		reg = <0 0x15011000 0 0x1000>;
		interrupts = <GIC_SPI 348 IRQ_TYPE_LEVEL_LOW>;
	};

	mfb@15012000 {
		compatible = "mediatek,mfb";
		reg = <0 0x15012000 0 0x1000>;
	};

	imgsys2_config@15820000 {
		compatible = "mediatek,imgsys2_config";
		reg = <0 0x15820000 0 0x1000>;
	};

	dip_b0@15821000 {
		compatible = "mediatek,dip_b0";
		reg = <0 0x15821000 0 0x1000>;
		interrupts = <GIC_SPI 352 IRQ_TYPE_LEVEL_LOW>;
	};

	dip_b1@15822000 {
		compatible = "mediatek,dip_b1";
		reg = <0 0x15822000 0 0x1000>;
	};

	dip_b2@15823000 {
		compatible = "mediatek,dip_b2";
		reg = <0 0x15823000 0 0x1000>;
	};

	dip_b3@15824000 {
		compatible = "mediatek,dip_b3";
		reg = <0 0x15824000 0 0x1000>;
	};

	dip_b4@15825000 {
		compatible = "mediatek,dip_b4";
		reg = <0 0x15825000 0 0x1000>;
	};

	dip_b5@15826000 {
		compatible = "mediatek,dip_b5";
		reg = <0 0x15826000 0 0x1000>;
	};

	dip_b6@15827000 {
		compatible = "mediatek,dip_b6";
		reg = <0 0x15827000 0 0x1000>;
	};

	dip_b7@15828000 {
		compatible = "mediatek,dip_b7";
		reg = <0 0x15828000 0 0x1000>;
	};

	dip_b8@15829000 {
		compatible = "mediatek,dip_b8";
		reg = <0 0x15829000 0 0x1000>;
	};

	dip_b9@1582a000 {
		compatible = "mediatek,dip_b9";
		reg = <0 0x1582a000 0 0x1000>;
	};

	dip_b10@1582b000 {
		compatible = "mediatek,dip_b10";
		reg = <0 0x1582b000 0 0x1000>;
	};

	dip_b11@1582c000 {
		compatible = "mediatek,dip_b11";
		reg = <0 0x1582c000 0 0x1000>;
	};

	smi_larb11@1582e000 {
		compatible = "mediatek,smi_larb11";
		reg = <0 0x1582e000 0 0x1000>;
		interrupts = <GIC_SPI 351 IRQ_TYPE_LEVEL_LOW>;
	};

	smi_larb12@1582f000 {
		compatible = "mediatek,smi_larb12";
		reg = <0 0x1582f000 0 0x1000>;
		interrupts = <GIC_SPI 353 IRQ_TYPE_LEVEL_LOW>;
	};

	mfb_b@15810000 {
		compatible = "mediatek,mfb_b";
		reg = <0 0x15810000 0 0x1000>;
		interrupts = <GIC_SPI 501 IRQ_TYPE_LEVEL_LOW>;
	};

	wpe_b@15811000 {
		compatible = "mediatek,wpe_b";
		reg = <0 0x15811000 0 0x1000>;
	};

	mss_b@15812000 {
		compatible = "mediatek,mss_b";
		reg = <0 0x15812000 0 0x1000>;
		interrupts = <GIC_SPI 502 IRQ_TYPE_LEVEL_LOW>;
	};

	vdec_gcon@16000000 {
		compatible = "mediatek,vdec_gcon";
		reg = <0 0x16000000 0 0x10000>;
	};

	vdec_gcon@16010000 {
		compatible = "mediatek,vdec_gcon";
		reg = <0 0x16010000 0 0x8000>;
	};

	vdec_gcon@16018000 {
		compatible = "mediatek,vdec_gcon";
		reg = <0 0x16018000 0 0x8000>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		reg = <0 0x16020000 0 0xd000>;
		interrupts = <GIC_SPI 425 IRQ_TYPE_LEVEL_LOW>;
	};

	venc_gcon@17000000 {
		compatible = "mediatek,venc_gcon";
		reg = <0 0x17000000 0 0x10000>;
	};

	smi_larb7@17010000 {
		compatible = "mediatek,smi_larb7";
		reg = <0 0x17010000 0 0x10000>;
		interrupts = <GIC_SPI 308 IRQ_TYPE_LEVEL_LOW>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		reg = <0 0x17020000 0 0x10000>;
		interrupts = <GIC_SPI 309 IRQ_TYPE_LEVEL_LOW>;
	};

	jpgenc@17030000 {
		compatible = "mediatek,jpgenc";
		reg = <0 0x17030000 0 0x10000>;
		interrupts = <GIC_SPI 310 IRQ_TYPE_LEVEL_LOW>;
	};

	mbist@17060000 {
		compatible = "mediatek,mbist";
		reg = <0 0x17060000 0 0x10000>;
	};

	ipesys_config@1b000000 {
		compatible = "mediatek,ipesys_config";
		reg = <0 0x1b000000 0 0x1000>;
	};

	fdvt@1b001000 {
		compatible = "mediatek,fdvt";
		reg = <0 0x1b001000 0 0x1000>;
		interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_LOW>;
	};

	fe@1b002000 {
		compatible = "mediatek,fe";
		reg = <0 0x1b002000 0 0x1000>;
		interrupts = <GIC_SPI 360 IRQ_TYPE_LEVEL_LOW>;
	};

	rsc@1b003000 {
		compatible = "mediatek,rsc";
		reg = <0 0x1b003000 0 0x1000>;
		interrupts = <GIC_SPI 359 IRQ_TYPE_LEVEL_LOW>;
	};

	ipe_smi_subcom@1b00e000 {
		compatible = "mediatek,ipe_smi_subcom";
		reg = <0 0x1b00e000 0 0x1000>;
	};

	smi_larb8@1b00f000 {
		compatible = "mediatek,smi_larb8";
		reg = <0 0x1b00f000 0 0x1000>;
		interrupts = <GIC_SPI 313 IRQ_TYPE_LEVEL_LOW>;
	};

	depth@1b100000 {
		compatible = "mediatek,depth";
		reg = <0 0x1b100000 0 0x1000>;
		interrupts = <GIC_SPI 361 IRQ_TYPE_LEVEL_LOW>;
	};

	smi_larb7@1b10f000 {
		compatible = "mediatek,smi_larb7";
		reg = <0 0x1b10f000 0 0x1000>;
	};

	mmsys_config@1f000000 {
		compatible = "mediatek,mmsys_config";
		reg = <0 0x1f000000 0 0x1000>;
	};

	mdp_rdma0@1f001000 {
		compatible = "mediatek,mdp_rdma0";
		reg = <0 0x1f001000 0 0x1000>;
		interrupts = <GIC_SPI 253 IRQ_TYPE_LEVEL_LOW>;
	};

	mdp_rdma1@1f002000 {
		compatible = "mediatek,mdp_rdma1";
		reg = <0 0x1f002000 0 0x1000>;
		interrupts = <GIC_SPI 254 IRQ_TYPE_LEVEL_LOW>;
	};

	mdp_rsz0@1f003000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0 0x1f003000 0 0x1000>;
		interrupts = <GIC_SPI 255 IRQ_TYPE_LEVEL_LOW>;
	};

	odm: odm {
		compatible = "simple-bus";
		/* reserved for overlay by odm */
	};

	i2c_common: i2c_common {
		compatible = "mediatek,i2c_common";
		dma_support = /bits/ 8 <2>;
		idvfs = /bits/ 8 <1>;
		set_dt_div = /bits/ 8 <1>;
		check_max_freq = /bits/ 8 <1>;
		ver = /bits/ 8 <2>;
		set_ltiming = /bits/ 8 <1>;
		ext_time_config = /bits/ 16 <0x1801>;
		cnt_constraint = /bits/ 8 <1>;
		dma_ver = /bits/ 8 <1>;
	};

	i2c0: i2c0@11F00000 {
		compatible = "mediatek,i2c";
		id = <0>;
		reg = <0 0x11F00000 0 0x1000>,
			<0 0x10217080 0 0x80>;
		interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_LOW>;
		/* clocks = <&infracfg_ao CLK_IFR_I2C_AP>, */
			/* <&infracfg_ao CLK_IFR_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <83>;
		sda-gpio-id = <82>;
		gpio_start = <0x10002a00>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x70>;
		rsel_cfg = <0x90>;
		aed = <0x1a>;
	};

	i2c1: i2c1@11D20000 {
		compatible = "mediatek,i2c";
		id = <1>;
		reg = <0 0x11D20000 0 0x1000>,
			<0 0x10217100 0 0x80>;
		interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_LOW>;
		/* clocks = <&infracfg_ao CLK_IFR_I2C_AP>, */
			/* <&infracfg_ao CLK_IFR_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <84>;
		sda-gpio-id = <81>;
		gpio_start = <0x10002a00>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x70>;
		rsel_cfg = <0x90>;
		aed = <0x1a>;
	};

	i2c2: i2c2@11D21000 {
		compatible = "mediatek,i2c";
		id = <2>;
		reg = <0 0x11D21000 0 0x1000>,
			<0 0x10217180 0 0x180>;
		interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_LOW>;
		/* clocks = <&infracfg_ao CLK_IFR_I2C_AP>, */
			/* <&infracfg_ao CLK_IFR_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <103>;
		sda-gpio-id = <104>;
		gpio_start = <0x10002800>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0xf0>;
		aed = <0x1a>;
		ch_offset_default = <0x100>;
		ch_offset_ccu = <0x200>;
	};

	i2c3: i2c3@11CB0000 {
		compatible = "mediatek,i2c";
		id = <3>;
		reg = <0 0x11CB0000 0 0x1000>,
			<0 0x10217300 0 0x80>;
		interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_LOW>;
		/* clocks = <&infracfg_ao CLK_IFR_I2C_AP>, */
			/* <&infracfg_ao CLK_IFR_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <50>;
		sda-gpio-id = <51>;
		gpio_start = <0x10002600>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x60>;
		rsel_cfg = <0x90>;
		aed = <0x1a>;
		ch_offset_default = <0x100>;
		ch_offset_ccu = <0x200>;
	};

	i2c4: i2c4@11D22000 {
		compatible = "mediatek,i2c";
		id = <4>;
		reg = <0 0x11D22000 0 0x1000>,
			<0 0x10217380 0 0x180>;
		interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_LOW>;
		/* clocks = <&infracfg_ao CLK_IFR_I2C_AP>, */
			/* <&infracfg_ao CLK_IFR_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <105>;
		sda-gpio-id = <106>;
		gpio_start = <0x10002800>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0xf0>;
		aed = <0x1a>;
		ch_offset_default = <0x100>;
		ch_offset_ccu = <0x200>;
	};

	i2c5: i2c5@11E00000 {
		compatible = "mediatek,i2c";
		id = <5>;
		reg = <0 0x11E00000 0 0x1000>,
			<0 0x10217500 0 0x80>;
		interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_LOW>;
		/* clocks = <&infracfg_ao CLK_IFR_I2C_AP>, */
			/* <&infracfg_ao CLK_IFR_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <48>;
		sda-gpio-id = <49>;
		gpio_start = <0x10002600>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x60>;
		rsel_cfg = <0x90>;
		aed = <0x1a>;
	};

	i2c6: i2c6@11F01000 {
		compatible = "mediatek,i2c";
		id = <6>;
		reg = <0 0x11F01000 0 0x1000>,
			<0 0x10217580 0 0x80>;
		interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_LOW>;
		/* clocks = <&infracfg_ao CLK_IFR_I2C_AP>, */
			/* <&infracfg_ao CLK_IFR_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <89>;
		sda-gpio-id = <90>;
		gpio_start = <0x10002000>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x60>;
		rsel_cfg = <0x90>;
		aed = <0x1a>;
		ch_offset_default = <0x100>;
	};

	i2c7: i2c7@11D00000 {
		compatible = "mediatek,i2c";
		id = <7>;
		reg = <0 0x11D00000 0 0x1000>,
			<0 0x10217600 0 0x180>;
		interrupts = <GIC_SPI 119 IRQ_TYPE_LEVEL_LOW>;
		/* clocks = <&infracfg_ao CLK_IFR_I2C_AP>, */
			/* <&infracfg_ao CLK_IFR_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		scl-gpio-id = <175>;
		sda-gpio-id = <176>;
		gpio_start = <0x10002600>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x60>;
		rsel_cfg = <0x90>;
		aed = <0x1a>;
	};

	i2c8: i2c8@11D01000 {
		compatible = "mediatek,i2c";
		id = <8>;
		reg = <0 0x11D01000 0 0x1000>,
			<0 0x10217780 0 0x180>;
		interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_LOW>;
		/* clocks = <&infracfg_ao CLK_IFR_I2C_AP>, */
			/* <&infracfg_ao CLK_IFR_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		aed = <0x1a>;
	};

	i2c9: i2c9@11D02000 {
		compatible = "mediatek,i2c";
		id = <9>;
		reg = <0 0x11D02000 0 0x1000>,
			<0 0x10217900 0 0x180>;
		interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_LOW>;
		/* clocks = <&infracfg_ao CLK_IFR_I2C_AP>, */
			/* <&infracfg_ao CLK_IFR_AP_DMA>; */
		clock-names = "main", "dma";
		clock-div = <5>;
		aed = <0x1a>;
	};

};
#include "cust_mt6873_msdc.dtsi"
