The clock divider parameter specifies the relation between the main hardware clock (which is assumed to be unique) and the clock of the corresponding hardware node.

Said differently, a clock divider of "x" means that the clock of this nodes runs at mainclock/x MHz.