+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                          Name | Instance | Type |                       Values |         Default | Documentation |
+===============================+==========+======+==============================+=================+===============+
|                   FPLL_DRV_EN |          | Bool |                          t/f |                 |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|  FPLL_REFCLK_SEL_IQ_TX_RX_CLK |          |  Mux | - iq_tx_rx_clk0              |              pd |          TODO |
|                               |          |      | - iq_tx_rx_clk1              |                 |               |
|                               |          |      | - iq_tx_rx_clk2              |                 |               |
|                               |          |      | - iq_tx_rx_clk3              |                 |               |
|                               |          |      | - iq_tx_rx_clk4              |                 |               |
|                               |          |      | - iq_tx_rx_clk5              |                 |               |
|                               |          |      | - pd                         |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|         FPLL_SEL_IQ_TX_RX_CLK |          |  Mux | - iq_tx_rx_clk0              |              pd |          TODO |
|                               |          |      | - iq_tx_rx_clk1              |                 |               |
|                               |          |      | - iq_tx_rx_clk2              |                 |               |
|                               |          |      | - pd                         |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|            FPLL_SEL_REF_IQCLK |          |  Mux | - ffpll_top                  |              pd |          TODO |
|                               |          |      | - ref_iqclk0                 |                 |               |
|                               |          |      | - ref_iqclk1                 |                 |               |
|                               |          |      | - ref_iqclk2                 |                 |               |
|                               |          |      | - ref_iqclk3                 |                 |               |
|                               |          |      | - ffpll_bot                  |                 |               |
|                               |          |      | - pd                         |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|             FPLL_SEL_RX_IQCLK |          |  Mux | - rx_iqclk0                  |              pd |          TODO |
|                               |          |      | - rx_iqclk1                  |                 |               |
|                               |          |      | - rx_iqclk2                  |                 |               |
|                               |          |      | - rx_iqclk3                  |                 |               |
|                               |          |      | - pd                         |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|           HCLK_TOP_OUT_DRIVER |          |  Mux | - tristate                   |                 |          TODO |
|                               |          |      | - up_en                      |                 |               |
|                               |          |      | - down_en                    |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|        SEGMENTED_0_UP_MUX_SEL |          |  Mux | - other_segmented            |       ch0_txpll |          TODO |
|                               |          |      | - pd_1                       |                 |               |
|                               |          |      | - ch0_txpll                  |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                  X6_DRIVER_EN |          | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|              AUTO_NEGOTIATION |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                   CDR_PLL_ATB |      0-2 |  Ram |                          0-f |               0 |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|      CDR_PLL_BBPD_CLK0_OFFSET |      0-2 |  Mux | - delta_0                    |         delta_0 |          TODO |
|                               |          |      | - delta_1_left               |                 |               |
|                               |          |      | - delta_2_left               |                 |               |
|                               |          |      | - delta_3_left               |                 |               |
|                               |          |      | - delta_4_left               |                 |               |
|                               |          |      | - delta_5_left               |                 |               |
|                               |          |      | - delta_6_left               |                 |               |
|                               |          |      | - delta_7_left               |                 |               |
|                               |          |      | - delta_1_right              |                 |               |
|                               |          |      | - delta_2_right              |                 |               |
|                               |          |      | - delta_3_right              |                 |               |
|                               |          |      | - delta_4_right              |                 |               |
|                               |          |      | - delta_5_right              |                 |               |
|                               |          |      | - delta_6_right              |                 |               |
|                               |          |      | - delta_7_right              |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|    CDR_PLL_BBPD_CLK180_OFFSET |      0-2 |  Mux | - delta_0                    |         delta_0 |          TODO |
|                               |          |      | - delta_1_left               |                 |               |
|                               |          |      | - delta_2_left               |                 |               |
|                               |          |      | - delta_3_left               |                 |               |
|                               |          |      | - delta_4_left               |                 |               |
|                               |          |      | - delta_5_left               |                 |               |
|                               |          |      | - delta_6_left               |                 |               |
|                               |          |      | - delta_7_left               |                 |               |
|                               |          |      | - delta_1_right              |                 |               |
|                               |          |      | - delta_2_right              |                 |               |
|                               |          |      | - delta_3_right              |                 |               |
|                               |          |      | - delta_4_right              |                 |               |
|                               |          |      | - delta_5_right              |                 |               |
|                               |          |      | - delta_6_right              |                 |               |
|                               |          |      | - delta_7_right              |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|    CDR_PLL_BBPD_CLK270_OFFSET |      0-2 |  Mux | - delta_0                    |         delta_0 |          TODO |
|                               |          |      | - delta_1_left               |                 |               |
|                               |          |      | - delta_2_left               |                 |               |
|                               |          |      | - delta_3_left               |                 |               |
|                               |          |      | - delta_4_left               |                 |               |
|                               |          |      | - delta_5_left               |                 |               |
|                               |          |      | - delta_6_left               |                 |               |
|                               |          |      | - delta_7_left               |                 |               |
|                               |          |      | - delta_1_right              |                 |               |
|                               |          |      | - delta_2_right              |                 |               |
|                               |          |      | - delta_3_right              |                 |               |
|                               |          |      | - delta_4_right              |                 |               |
|                               |          |      | - delta_5_right              |                 |               |
|                               |          |      | - delta_6_right              |                 |               |
|                               |          |      | - delta_7_right              |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|     CDR_PLL_BBPD_CLK90_OFFSET |      0-2 |  Mux | - delta_0                    |         delta_0 |          TODO |
|                               |          |      | - delta_1_left               |                 |               |
|                               |          |      | - delta_2_left               |                 |               |
|                               |          |      | - delta_3_left               |                 |               |
|                               |          |      | - delta_4_left               |                 |               |
|                               |          |      | - delta_5_left               |                 |               |
|                               |          |      | - delta_6_left               |                 |               |
|                               |          |      | - delta_7_left               |                 |               |
|                               |          |      | - delta_1_right              |                 |               |
|                               |          |      | - delta_2_right              |                 |               |
|                               |          |      | - delta_3_right              |                 |               |
|                               |          |      | - delta_4_right              |                 |               |
|                               |          |      | - delta_5_right              |                 |               |
|                               |          |      | - delta_6_right              |                 |               |
|                               |          |      | - delta_7_right              |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|              CDR_PLL_BBPD_SEL |      0-2 |  Mux | - normal                     |          normal |          TODO |
|                               |          |      | - testmux                    |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|            CDR_PLL_CGB_CLK_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|              CDR_PLL_CLOCK_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|    CDR_PLL_COUNTER_PD_CLK_DIS |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|    CDR_PLL_CPUMP_CURRENT_TEST |      0-2 |  Mux | - normal                     |          normal |          TODO |
|                               |          |      | - disable                    |                 |               |
|                               |          |      | - test_down                  |                 |               |
|                               |          |      | - test_up                    |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|     CDR_PLL_CP_RGLA_BYPASS_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|     CDR_PLL_DIAG_REV_LOOPBACK |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|     CDR_PLL_FAST_LOCK_MODE_EN |      0-2 | Bool |                          t/f |               t |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                CDR_PLL_FB_SEL |      0-2 |  Mux | - vco_clk                    |         vco_clk |          TODO |
|                               |          |      | - external_clk               |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|      CDR_PLL_FREF_PPM_DIV2_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|     CDR_PLL_GPON_DETECTION_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|   CDR_PLL_IGNORE_PHASELOCK_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|    CDR_PLL_LEVSHIFT_POWER_TAP |      0-2 |  Ram |                          0-3 |               1 |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|             CDR_PLL_L_COUNTER |      0-2 |  Num | - 1-2                        |               1 |          TODO |
|                               |          |      | - 4                          |                 |               |
|                               |          |      | - 8                          |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|             CDR_PLL_M_COUNTER |      0-2 |  Num | - 0                          |              20 |          TODO |
|                               |          |      | - 4-5                        |                 |               |
|                               |          |      | - 8                          |                 |               |
|                               |          |      | - 10                         |                 |               |
|                               |          |      | - 12                         |                 |               |
|                               |          |      | - 16                         |                 |               |
|                               |          |      | - 20                         |                 |               |
|                               |          |      | - 25                         |                 |               |
|                               |          |      | - 32                         |                 |               |
|                               |          |      | - 40                         |                 |               |
|                               |          |      | - 50                         |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                    CDR_PLL_ON |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|         CDR_PLL_PCIE_FREQ_MHZ |      0-2 |  Num | - 100                        |             100 |          TODO |
|                               |          |      | - 125                        |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|   CDR_PLL_PD_CPUMP_CURRENT_UA |      0-2 |  Num | - 5                          |               5 |          TODO |
|                               |          |      | - 10                         |                 |               |
|                               |          |      | - 20                         |                 |               |
|                               |          |      | - 30                         |                 |               |
|                               |          |      | - 40                         |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|          CDR_PLL_PD_L_COUNTER |      0-2 |  Num | - 1-2                        |               1 |          TODO |
|                               |          |      | - 4                          |                 |               |
|                               |          |      | - 8                          |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|  CDR_PLL_PFD_CPUMP_CURRENT_UA |      0-2 |  Num | - 5                          |              20 |          TODO |
|                               |          |      | - 10                         |                 |               |
|                               |          |      | - 20                         |                 |               |
|                               |          |      | - 30                         |                 |               |
|                               |          |      | - 40                         |                 |               |
|                               |          |      | - 50                         |                 |               |
|                               |          |      | - 60                         |                 |               |
|                               |          |      | - 80                         |                 |               |
|                               |          |      | - 100                        |                 |               |
|                               |          |      | - 120                        |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|           CDR_PLL_REF_CLK_DIV |      0-2 |  Num | - 1-2                        |               1 |          TODO |
|                               |          |      | - 4                          |                 |               |
|                               |          |      | - 8                          |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|     CDR_PLL_REGULATOR_INC_PCT |      0-2 |  Mux | - p0                         |              p5 |          TODO |
|                               |          |      | - p5                         |                 |               |
|                               |          |      | - p10                        |                 |               |
|                               |          |      | - p15                        |                 |               |
|                               |          |      | - p20                        |                 |               |
|                               |          |      | - p25                        |                 |               |
|                               |          |      | - disabled                   |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|      CDR_PLL_REPLICA_BIAS_DIS |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|   CDR_PLL_RESERVE_LOOPBACK_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|     CDR_PLL_RIPPL_CAP_CTRL_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|      CDR_PLL_RXPLL_PD_BW_CTRL |      0-2 |  Num | - 170                        |             300 |          TODO |
|                               |          |      | - 240                        |                 |               |
|                               |          |      | - 300                        |                 |               |
|                               |          |      | - 600                        |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|     CDR_PLL_RXPLL_PFD_BW_CTRL |      0-2 |  Num | - 1600                       |            3200 |          TODO |
|                               |          |      | - 3200                       |                 |               |
|                               |          |      | - 4800                       |                 |               |
|                               |          |      | - 6400                       |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|  CDR_PLL_TXPLL_HCLK_DRIVER_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|     CDR_PLL_VCO_AUTO_RESET_EN |      0-2 | Bool |                          t/f |               t |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|      CDR_PLL_VCO_OVERANGE_REF |      0-2 |  Ram |                          0-3 |               2 |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|         CDR_PLL_VLOCK_MONITOR |      0-2 |  Mux | - mon_clk                    |         mon_clk |          TODO |
|                               |          |      | - mon_data                   |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                        CVP_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|    DPRIO_REG_PLD_PMA_IF_BADDR |      0-2 |  Ram |                      000-7ff |                 |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|        FORCE_MDIO_DIS_CSR_END |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|            HCLK_PCS_DRIVER_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|            INT_EARLY_EIOS_SEL |      0-2 |  Mux | - pcs                        |             pcs |          TODO |
|                               |          |      | - core                       |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                  INT_FFCLK_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                   INT_LTR_SEL |      0-2 |  Mux | - pcs                        |             pcs |          TODO |
|                               |          |      | - core                       |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|           INT_PCIE_SWITCH_SEL |      0-2 |  Mux | - pcs                        |             pcs |          TODO |
|                               |          |      | - core                       |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|            INT_TXDERECTRX_SEL |      0-2 |  Mux | - pcs                        |             pcs |          TODO |
|                               |          |      | - core                       |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|          INT_TX_ELEC_IDLE_SEL |      0-2 |  Mux | - pcs                        |             pcs |          TODO |
|                               |          |      | - core                       |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|             IQ_CLK_TO_CH2_SEL |      0-2 |  Mux | - ffpll_top                  |          pd_pma |          TODO |
|                               |          |      | - ffpll_bot                  |                 |               |
|                               |          |      | - ref_clk0                   |                 |               |
|                               |          |      | - ref_clk1                   |                 |               |
|                               |          |      | - ref_clk2                   |                 |               |
|                               |          |      | - ref_clk3                   |                 |               |
|                               |          |      | - rx_clk0                    |                 |               |
|                               |          |      | - rx_clk1                    |                 |               |
|                               |          |      | - rx_clk2                    |                 |               |
|                               |          |      | - rx_clk3                    |                 |               |
|                               |          |      | - pd_pma                     |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|           IQ_TX_RX_CLK_AB_SEL |      0-2 |  Mux | - a_pma_rx_b_pma_rx          |        tristate |          TODO |
|                               |          |      | - a_pcs_rx_b_pcs_rx          |                 |               |
|                               |          |      | - a_pma_tx_b_pma_rx          |                 |               |
|                               |          |      | - a_pcs_tx_b_pcs_tx          |                 |               |
|                               |          |      | - a_tri_b_pcs_rx             |                 |               |
|                               |          |      | - a_tri_b_pcs_tx             |                 |               |
|                               |          |      | - a_pcs_tx_b_tri             |                 |               |
|                               |          |      | - tristate                   |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|             IQ_TX_RX_TO_CH_FB |      0-2 |  Mux | - clk0                       |              pd |          TODO |
|                               |          |      | - clk1                       |                 |               |
|                               |          |      | - clk2                       |                 |               |
|                               |          |      | - pd                         |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                     PCLK0_SEL |      0-2 |  Ram |                          0-7 |               0 |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                     PCLK1_SEL |      0-2 |  Ram |                          0-7 |               0 |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                      PCLK_SEL |      0-2 |  Mux | - a_pma_rx_b_pma_rx          |        tristate |          TODO |
|                               |          |      | - a_pcs_rx_b_pcs_rx          |                 |               |
|                               |          |      | - a_pma_tx_b_pma_rx          |                 |               |
|                               |          |      | - a_pcs_tx_b_pcs_tx          |                 |               |
|                               |          |      | - a_tri_b_pcs_rx             |                 |               |
|                               |          |      | - a_tri_b_pcs_tx             |                 |               |
|                               |          |      | - a_pcs_tx_b_tri             |                 |               |
|                               |          |      | - tristate                   |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|         RX_BIT_SLIP_BYPASS_EN |      0-2 | Bool |                          t/f |               t |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                 RX_BUF_RX_ATB |      0-2 |  Ram |                          0-f |               0 |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|         RX_BUF_SD_3DB_GAIN_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|    RX_BUF_SD_CDRCLK_TO_CGB_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|       RX_BUF_SD_DIAG_LOOPBACK |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                  RX_BUF_SD_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|          RX_BUF_SD_HALF_BW_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                 RX_BUF_SD_OFF |      0-2 |  Mux | - divrx_1                    |         divrx_2 |          TODO |
|                               |          |      | - divrx_2                    |                 |               |
|                               |          |      | - divrx_3                    |                 |               |
|                               |          |      | - divrx_4                    |                 |               |
|                               |          |      | - divrx_5                    |                 |               |
|                               |          |      | - divrx_6                    |                 |               |
|                               |          |      | - divrx_7                    |                 |               |
|                               |          |      | - divrx_8                    |                 |               |
|                               |          |      | - divrx_9                    |                 |               |
|                               |          |      | - divrx_10                   |                 |               |
|                               |          |      | - divrx_11                   |                 |               |
|                               |          |      | - divrx_12                   |                 |               |
|                               |          |      | - divrx_13                   |                 |               |
|                               |          |      | - divrx_14                   |                 |               |
|                               |          |      | - reserved_off_1             |                 |               |
|                               |          |      | - reserved_off_2             |                 |               |
|                               |          |      | - off_on_tx_divrx_1          |                 |               |
|                               |          |      | - off_on_tx_divrx_2          |                 |               |
|                               |          |      | - off_on_tx_divrx_3          |                 |               |
|                               |          |      | - off_on_tx_divrx_4          |                 |               |
|                               |          |      | - off_on_tx_divrx_5          |                 |               |
|                               |          |      | - off_on_tx_divrx_6          |                 |               |
|                               |          |      | - off_on_tx_divrx_7          |                 |               |
|                               |          |      | - off_on_tx_divrx_8          |                 |               |
|                               |          |      | - off_on_tx_divrx_9          |                 |               |
|                               |          |      | - off_on_tx_divrx_10         |                 |               |
|                               |          |      | - off_on_tx_divrx_11         |                 |               |
|                               |          |      | - off_on_tx_divrx_12         |                 |               |
|                               |          |      | - off_on_tx_divrx_13         |                 |               |
|                               |          |      | - off_on_tx_divrx_14         |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                  RX_BUF_SD_ON |      0-2 |  Mux | - pulse_4                    |         pulse_6 |          TODO |
|                               |          |      | - pulse_6                    |                 |               |
|                               |          |      | - pulse_8                    |                 |               |
|                               |          |      | - pulse_10                   |                 |               |
|                               |          |      | - pulse_12                   |                 |               |
|                               |          |      | - pulse_14                   |                 |               |
|                               |          |      | - pulse_16                   |                 |               |
|                               |          |      | - pulse_18                   |                 |               |
|                               |          |      | - pulse_20                   |                 |               |
|                               |          |      | - pulse_22                   |                 |               |
|                               |          |      | - pulse_24                   |                 |               |
|                               |          |      | - pulse_26                   |                 |               |
|                               |          |      | - pulse_28                   |                 |               |
|                               |          |      | - pulse_30                   |                 |               |
|                               |          |      | - reserved_on_1              |                 |               |
|                               |          |      | - reserved_on_2              |                 |               |
|                               |          |      | - force_on                   |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|         RX_BUF_SD_RX_ACGAIN_A |      0-2 |  Mux | - v0                         |              v0 |          TODO |
|                               |          |      | - v0p5                       |                 |               |
|                               |          |      | - v0p75                      |                 |               |
|                               |          |      | - v1                         |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|         RX_BUF_SD_RX_ACGAIN_V |      0-2 |  Mux | - v0                         |              v1 |          TODO |
|                               |          |      | - v0p5                       |                 |               |
|                               |          |      | - v0p75                      |                 |               |
|                               |          |      | - v1                         |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|      RX_BUF_SD_RX_CLK_DIV2_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|        RX_BUF_SD_RX_REFCLK_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|            RX_BUF_SD_TERM_SEL |      0-2 |  Mux | - external                   |         r100ohm |          TODO |
|                               |          |      | - r150ohm                    |                 |               |
|                               |          |      | - r120ohm                    |                 |               |
|                               |          |      | - r100ohm                    |                 |               |
|                               |          |      | - r85ohm                     |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|        RX_BUF_SD_THRESHOLD_MV |      0-2 |  Num | - 15                         |              30 |          TODO |
|                               |          |      | - 20                         |                 |               |
|                               |          |      | - 25                         |                 |               |
|                               |          |      | - 30                         |                 |               |
|                               |          |      | - 35                         |                 |               |
|                               |          |      | - 40                         |                 |               |
|                               |          |      | - 45                         |                 |               |
|                               |          |      | - 50                         |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|             RX_BUF_SD_VCM_SEL |      0-2 |  Mux | - tristated1                 |           v0p80 |          TODO |
|                               |          |      | - tristated2                 |                 |               |
|                               |          |      | - tristated3                 |                 |               |
|                               |          |      | - tristated4                 |                 |               |
|                               |          |      | - v0p35                      |                 |               |
|                               |          |      | - v0p50                      |                 |               |
|                               |          |      | - v0p55                      |                 |               |
|                               |          |      | - v0p60                      |                 |               |
|                               |          |      | - v0p65                      |                 |               |
|                               |          |      | - v0p70                      |                 |               |
|                               |          |      | - v0p75                      |                 |               |
|                               |          |      | - v0p80                      |                 |               |
|                               |          |      | - pull_down_strong           |                 |               |
|                               |          |      | - pull_down_weak             |                 |               |
|                               |          |      | - pull_up_strong             |                 |               |
|                               |          |      | - pull_up_weak               |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|              RX_BUF_SX_PDB_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|        RX_BUF_VCM_CURRENT_ADD |      0-2 |  Ram |                          0-3 |               1 |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|              RX_DESER_CLK_SEL |      0-2 |  Mux | - or_cal                     |          or_cal |          TODO |
|                               |          |      | - lc                         |                 |               |
|                               |          |      | - pld                        |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|     RX_DESER_REVERSE_LOOPBACK |      0-2 |  Mux | - rx                         |              rx |          TODO |
|                               |          |      | - cdr                        |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                         RX_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                  RX_MODE_BITS |      0-2 |  Num | - 8                          |               8 |          TODO |
|                               |          |      | - 10                         |                 |               |
|                               |          |      | - 16                         |                 |               |
|                               |          |      | - 20                         |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                   RX_SDCLK_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                 RX_VCO_BYPASS |      0-2 |  Mux | - clklow                     |          normal |          TODO |
|                               |          |      | - fref                       |                 |               |
|                               |          |      | - normal                     |                 |               |
|                               |          |      | - normal_dont_care           |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                 TX_BUF_CML_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
| TX_BUF_COMMON_MODE_DRIVER_SEL |      0-2 |  Mux | - grounded                   |           v0p65 |          TODO |
|                               |          |      | - pull_down                  |                 |               |
|                               |          |      | - pull_up                    |                 |               |
|                               |          |      | - pull_up_vccela             |                 |               |
|                               |          |      | - tristated1                 |                 |               |
|                               |          |      | - tristated2                 |                 |               |
|                               |          |      | - tristated3                 |                 |               |
|                               |          |      | - tristated4                 |                 |               |
|                               |          |      | - v0p35                      |                 |               |
|                               |          |      | - v0p50                      |                 |               |
|                               |          |      | - v0p55                      |                 |               |
|                               |          |      | - v0p60                      |                 |               |
|                               |          |      | - v0p65                      |                 |               |
|                               |          |      | - v0p70                      |                 |               |
|                               |          |      | - v0p75                      |                 |               |
|                               |          |      | - v0p80                      |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                TX_BUF_DFT_SEL |      0-2 |  Mux | - vod_en_lsb                 |   pre_en_po2_en |          TODO |
|                               |          |      | - vod_en_msb                 |                 |               |
|                               |          |      | - po1_en                     |                 |               |
|                               |          |      | - disabled                   |                 |               |
|                               |          |      | - pre_en_po2_en              |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
| TX_BUF_DRIVER_RESOLUTION_CTRL |      0-2 |  Mux | - combination                |     offset_main |          TODO |
|                               |          |      | - disabled                   |                 |               |
|                               |          |      | - offset_main                |                 |               |
|                               |          |      | - offset_po1                 |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                     TX_BUF_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|           TX_BUF_FIR_COEF_SEL |      0-2 |  Mux | - ram                        |             ram |          TODO |
|                               |          |      | - dynamic                    |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|           TX_BUF_LOCAL_IB_CTL |      0-2 |  Mux | - r49ohm                     |          r29ohm |          TODO |
|                               |          |      | - r29ohm                     |                 |               |
|                               |          |      | - r42ohm                     |                 |               |
|                               |          |      | - r22ohm                     |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                TX_BUF_LST_ATB |      0-2 |  Ram |                          0-f |               0 |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|            TX_BUF_RX_DET_MODE |      0-2 |  Ram |                          0-f |               0 |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|          TX_BUF_RX_DET_PDB_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|         TX_BUF_SLEW_RATE_CTRL |      0-2 |  Num | - 15                         |              30 |          TODO |
|                               |          |      | - 30                         |                 |               |
|                               |          |      | - 50                         |                 |               |
|                               |          |      | - 90                         |                 |               |
|                               |          |      | - 160                        |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|        TX_BUF_SWING_BOOST_DIS |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|               TX_BUF_TERM_SEL |      0-2 |  Mux | - r150ohm                    |         r100ohm |          TODO |
|                               |          |      | - r120ohm                    |                 |               |
|                               |          |      | - r100ohm                    |                 |               |
|                               |          |      | - r85ohm                     |                 |               |
|                               |          |      | - external                   |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|        TX_BUF_VCM_CURRENT_ADD |      0-2 |  Ram |                          0-3 |               1 |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|          TX_BUF_VOD_BOOST_DIS |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|    TX_BUF_VOD_SW_1ST_POST_TAP |      0-2 |  Ram |                        00-1f |               0 |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|        TX_BUF_VOD_SW_MAIN_TAP |      0-2 |  Ram |                        00-3f |               0 |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|               TX_CGB_CLK_MUTE |      0-2 |  Mux | - disable                    |         disable |          TODO |
|                               |          |      | - enable_mute                |                 |               |
|                               |          |      | - enable_mute_master_channel |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|       TX_CGB_COUNTER_RESET_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                 TX_CGB_ENABLE |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|        TX_CGB_FREF_VCO_BYPASS |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|         TX_CGB_MUX_POWER_DOWN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|             TX_CGB_PCIE_RESET |      0-2 |  Mux | - normal                     |          normal |          TODO |
|                               |          |      | - pcie                       |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|           TX_CGB_RX_IQCLK_SEL |      0-2 |  Mux | - cgb_x1_m_div               |        tristate |          TODO |
|                               |          |      | - rx_output                  |                 |               |
|                               |          |      | - tristate                   |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                   TX_CGB_SYNC |      0-2 |  Mux | - normal                     |        sync_rst |          TODO |
|                               |          |      | - sync_rst                   |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|    TX_CGB_X1_CLOCK_SOURCE_SEL |      0-2 |  Mux | - up_segmented               |    up_segmented |          TODO |
|                               |          |      | - down_segmented             |                 |               |
|                               |          |      | - ffpll                      |                 |               |
|                               |          |      | - ch1_txpll_t                |                 |               |
|                               |          |      | - ch2_txpll_b                |                 |               |
|                               |          |      | - same_ch_txpll              |                 |               |
|                               |          |      | - hfclk_xn_up                |                 |               |
|                               |          |      | - hfclk_cn1_x6_dn            |                 |               |
|                               |          |      | - hfclk_xn_dn                |                 |               |
|                               |          |      | - hfclk_ch1_x6_up            |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|           TX_CGB_X1_DIV_M_SEL |      0-2 |  Num | - 1-2                        |               1 |          TODO |
|                               |          |      | - 4                          |                 |               |
|                               |          |      | - 8                          |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|    TX_CGB_XN_CLOCK_SOURCE_SEL |      0-2 |  Mux | - xn_up                      |    cgb_x1_m_div |          TODO |
|                               |          |      | - ch1_x6_dn                  |                 |               |
|                               |          |      | - xn_dn                      |                 |               |
|                               |          |      | - ch1_x6_up                  |                 |               |
|                               |          |      | - cgb_x1_m_div               |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                  TX_MODE_BITS |      0-2 |  Num | - 8                          |               8 |          TODO |
|                               |          |      | - 10                         |                 |               |
|                               |          |      | - 16                         |                 |               |
|                               |          |      | - 20                         |                 |               |
|                               |          |      | - 80                         |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|       TX_SER_CLK_DIVTX_DESKEW |      0-2 |  Ram |                          0-f |               0 |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|        TX_SER_DUTY_CYCLE_TIME |      0-2 |  Ram |                          0-7 |               3 |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|    TX_SER_FORCED_DATA_MODE_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|          TX_SER_POST_TAP_1_EN |      0-2 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                TX_VREF_ES_TAP |      0-2 |  Mux | - vref_10r_ov_18r            | vref_12r_ov_20r |          TODO |
|                               |          |      | - vref_11r_ov_19r            |                 |               |
|                               |          |      | - vref_12r_ov_20r            |                 |               |
|                               |          |      | - vref_13r_ov_21r            |                 |               |
|                               |          |      | - vref_14r_ov_22r            |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|              REF_IQCLK_BUF_EN |      0-3 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|               RX_IQCLK_BUF_EN |      0-3 | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|     FFPLL_IQTXRXCLK_DIRECTION |      0-5 |  Mux | - tristate                   |        tristate |          TODO |
|                               |          |      | - up                         |                 |               |
|                               |          |      | - down                       |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|         FFPLL_IQCLK_DIRECTION |      0-1 |  Mux | - tristate                   |                 |          TODO |
|                               |          |      | - up                         |                 |               |
|                               |          |      | - down                       |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                CLKBUF_DIV2_EN |          | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|             CLKBUF_LVPECL_DIS |          | Bool |                          t/f |               t |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|               CLKBUF_TERM_DIS |          | Bool |                          t/f |               t |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                CLKBUF_VCM_PUP |          |  Mux | - tristate                   |        tristate |          TODO |
|                               |          |      | - vcc                        |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|      SEGMENTED_0_DOWN_MUX_SEL |          |  Mux | - ch2_txpll                  |            pd_1 |          TODO |
|                               |          |      | - other_segmented            |                 |               |
|                               |          |      | - pd_1                       |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|      SEGMENTED_1_DOWN_MUX_SEL |          |  Mux | - fpllin                     |            pd_2 |          TODO |
|                               |          |      | - mux1                       |                 |               |
|                               |          |      | - ch0_txpll                  |                 |               |
|                               |          |      | - pd_2                       |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|        SEGMENTED_1_UP_MUX_SEL |          |  Mux | - fpllin                     |   ch1_txpll_top |          TODO |
|                               |          |      | - mux1                       |                 |               |
|                               |          |      | - ch2_txpll                  |                 |               |
|                               |          |      | - pd_2                       |                 |               |
|                               |          |      | - ch1_txpll_bot              |                 |               |
|                               |          |      | - ch1_txpll_top              |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                     XN_DN_SEL |          |  Mux | - xn_dn                      |        pd_xn_dn |          TODO |
|                               |          |      | - x6_up                      |                 |               |
|                               |          |      | - x6_dn                      |                 |               |
|                               |          |      | - pd_xn_dn                   |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                     XN_UP_SEL |          |  Mux | - xn_up                      |        pd_xn_up |          TODO |
|                               |          |      | - x6_up                      |                 |               |
|                               |          |      | - x6_dn                      |                 |               |
|                               |          |      | - pd_xn_up                   |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                CLKBUF_DIV2_EN |          | Bool |                          t/f |               f |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|             CLKBUF_LVPECL_DIS |          | Bool |                          t/f |               t |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|               CLKBUF_TERM_DIS |          | Bool |                          t/f |               t |          TODO |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|                CLKBUF_VCM_PUP |          |  Mux | - tristate                   |        tristate |          TODO |
|                               |          |      | - vcc                        |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|      SEGMENTED_0_DOWN_MUX_SEL |          |  Mux | - ch2_txpll                  |            pd_1 |          TODO |
|                               |          |      | - other_segmented            |                 |               |
|                               |          |      | - pd_1                       |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|      SEGMENTED_1_DOWN_MUX_SEL |          |  Mux | - ch1_txpll_bot              |            pd_2 |          TODO |
|                               |          |      | - ch1_txpll_top              |                 |               |
|                               |          |      | - fpllin                     |                 |               |
|                               |          |      | - mux2                       |                 |               |
|                               |          |      | - ch0_txpll                  |                 |               |
|                               |          |      | - pd_2                       |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
|        SEGMENTED_1_UP_MUX_SEL |          |  Mux | - fpllin                     |       ch2_txpll |          TODO |
|                               |          |      | - mux2                       |                 |               |
|                               |          |      | - pd_2                       |                 |               |
|                               |          |      | - ch2_txpll                  |                 |               |
+-------------------------------+----------+------+------------------------------+-----------------+---------------+
