/**
 * DO NOT EDIT THIS FILE!
 * File automatically generated by
 *   build_tools/sim_object_param_struct_hh.py:233
 */

#ifndef __PARAMS__RiscvISA__
#define __PARAMS__RiscvISA__

namespace gem5 {
namespace RiscvISA {
class ISA;
} // namespace RiscvISA
} // namespace gem5
#include <cstddef>
#include "base/types.hh"
#include <cstddef>
#include <cstddef>
#include <cstddef>
#include <cstddef>
#include <cstddef>
#include "enums/PrivilegeModeSet.hh"
#include <cstddef>
#include "enums/RiscvType.hh"
#include <cstddef>
#include "base/types.hh"
#include <cstddef>

#include "params/BaseISA.hh"

#include "enums/PrivilegeModeSet.hh"

#include "enums/RiscvType.hh"

namespace gem5
{
struct RiscvISAParams
    : public BaseISAParams
{
    gem5::RiscvISA::ISA * create() const;
    uint32_t elen;
    bool enable_Zcd;
    bool enable_Zicbom_fs;
    bool enable_Zicboz_fs;
    bool enable_rvv;
    enums::PrivilegeModeSet privilege_mode_set;
    enums::RiscvType riscv_type;
    uint32_t vlen;
    bool wfi_resume_on_pending;
};

} // namespace gem5

#endif // __PARAMS__RiscvISA__
