{
  "processor": "Matsushita MN1400",
  "manufacturer": "Matsushita",
  "year": 1974,
  "schema_version": "1.0",
  "source": "MN1400 datasheet, Matsushita 4-bit PMOS microcomputer documentation",
  "instruction_count": 34,
  "instructions": [
    {"mnemonic": "ADD", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "4-bit add"},
    {"mnemonic": "ADDC", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "Add with carry"},
    {"mnemonic": "SUB", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "Subtract"},
    {"mnemonic": "INC", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "Increment nibble"},
    {"mnemonic": "DEC", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "Decrement nibble"},
    {"mnemonic": "AND", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Logical AND"},
    {"mnemonic": "OR", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Logical OR"},
    {"mnemonic": "XOR", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Exclusive OR"},
    {"mnemonic": "CMP", "bytes": 1, "cycles": 3, "category": "alu", "addressing_mode": "register", "flags_affected": "C,Z", "notes": "Compare nibble"},
    {"mnemonic": "ROL", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "C", "notes": "Rotate left through carry"},
    {"mnemonic": "ROR", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "C", "notes": "Rotate right through carry"},
    {"mnemonic": "MOV", "bytes": 1, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move nibble register to register"},
    {"mnemonic": "LDI", "bytes": 2, "cycles": 4, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load immediate nibble"},
    {"mnemonic": "CLR", "bytes": 1, "cycles": 3, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "Z", "notes": "Clear register"},
    {"mnemonic": "LD", "bytes": 2, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load from RAM"},
    {"mnemonic": "ST", "bytes": 2, "cycles": 5, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store to RAM"},
    {"mnemonic": "LDX", "bytes": 1, "cycles": 4, "category": "memory", "addressing_mode": "indexed", "flags_affected": "none", "notes": "Load indexed via pointer"},
    {"mnemonic": "STX", "bytes": 1, "cycles": 4, "category": "memory", "addressing_mode": "indexed", "flags_affected": "none", "notes": "Store indexed via pointer"},
    {"mnemonic": "IN", "bytes": 1, "cycles": 4, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Input from port"},
    {"mnemonic": "OUT", "bytes": 1, "cycles": 4, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Output to port"},
    {"mnemonic": "INP", "bytes": 2, "cycles": 5, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Input from port address"},
    {"mnemonic": "OUTP", "bytes": 2, "cycles": 5, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Output to port address"},
    {"mnemonic": "JMP", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Unconditional jump"},
    {"mnemonic": "JZ", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if zero"},
    {"mnemonic": "JNZ", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if not zero"},
    {"mnemonic": "JC", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if carry"},
    {"mnemonic": "JSR", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to subroutine"},
    {"mnemonic": "RTS", "bytes": 1, "cycles": 5, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RTI", "bytes": 1, "cycles": 6, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from interrupt"},
    {"mnemonic": "EI", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Enable interrupts"},
    {"mnemonic": "DI", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Disable interrupts"},
    {"mnemonic": "SET_FLAG", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Set flag bit"},
    {"mnemonic": "CLR_FLAG", "bytes": 1, "cycles": 3, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Clear flag bit"},
    {"mnemonic": "NOP", "bytes": 1, "cycles": 3, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"}
  ]
}
