$comment
	File created using the following command:
		vcd file CPLD_Test.msim.vcd -direction
$end
$date
	Sun Apr 13 11:05:05 2014
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module CPLD_Test_vlg_vec_tst $end
$var reg 1 ! pin_name1 $end
$var reg 1 " pin_name2 $end
$var reg 1 # pin_name3 $end
$var reg 1 $ pin_name4 $end
$var reg 1 % pin_name5 $end
$var reg 1 & pin_name6 $end
$var reg 1 ' pin_name7 $end
$var reg 1 ( pin_name8 $end
$var wire 1 ) Out_0 $end
$var wire 1 * Out_1 $end
$var wire 1 + Out_2 $end
$var wire 1 , Out_3 $end
$var wire 1 - Out_4 $end
$var wire 1 . Out_5 $end
$var wire 1 / Out_6 $end
$var wire 1 0 Out_7 $end
$var wire 1 1 sampler $end
$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var wire 1 5 pin_name1~dataout $end
$var wire 1 6 pin_name1~1_dataout $end
$var wire 1 7 pin_name2~dataout $end
$var wire 1 8 pin_name2~1_dataout $end
$var wire 1 9 pin_name3~dataout $end
$var wire 1 : pin_name3~1_dataout $end
$var wire 1 ; pin_name4~dataout $end
$var wire 1 < pin_name4~1_dataout $end
$var wire 1 = pin_name5~dataout $end
$var wire 1 > pin_name5~1_dataout $end
$var wire 1 ? pin_name6~dataout $end
$var wire 1 @ pin_name6~1_dataout $end
$var wire 1 A pin_name7~dataout $end
$var wire 1 B pin_name7~1_dataout $end
$var wire 1 C pin_name8~dataout $end
$var wire 1 D pin_name8~1_dataout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
x1
02
13
x4
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
$end
#1000000
