\hypertarget{stm32f1xx__hal__cortex_8h}{}\doxysection{STM32\+F1xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f1xx\+\_\+hal\+\_\+cortex.h File Reference}
\label{stm32f1xx__hal__cortex_8h}\index{STM32F1xx\_HAL\_Driver/Inc/stm32f1xx\_hal\_cortex.h@{STM32F1xx\_HAL\_Driver/Inc/stm32f1xx\_hal\_cortex.h}}


Header file of CORTEX HAL module.  


{\ttfamily \#include \char`\"{}stm32f1xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
Include dependency graph for stm32f1xx\+\_\+hal\+\_\+cortex.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___c_o_r_t_e_x___preemption___priority___group_ga5e97dcff77680602c86e44f23f5ffa1a}{NVIC\+\_\+\+PRIORITYGROUP\+\_\+0}}~0x00000007U
\item 
\#define \mbox{\hyperlink{group___c_o_r_t_e_x___preemption___priority___group_ga702227137b010421c3a3b6434005a132}{NVIC\+\_\+\+PRIORITYGROUP\+\_\+1}}~0x00000006U
\item 
\#define \mbox{\hyperlink{group___c_o_r_t_e_x___preemption___priority___group_gaa43a3fd37850c120ce567ab2743d11b4}{NVIC\+\_\+\+PRIORITYGROUP\+\_\+2}}~0x00000005U
\item 
\#define \mbox{\hyperlink{group___c_o_r_t_e_x___preemption___priority___group_ga8ddb24962e6f0fc3273139d45d374b09}{NVIC\+\_\+\+PRIORITYGROUP\+\_\+3}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group___c_o_r_t_e_x___preemption___priority___group_gae6eab9140204bc938255aa148e597c45}{NVIC\+\_\+\+PRIORITYGROUP\+\_\+4}}~0x00000003U
\item 
\#define {\bfseries SYSTICK\+\_\+\+CLKSOURCE\+\_\+\+HCLK\+\_\+\+DIV8}~0x00000000U
\item 
\#define {\bfseries SYSTICK\+\_\+\+CLKSOURCE\+\_\+\+HCLK}~0x00000004U
\item 
\#define {\bfseries IS\+\_\+\+NVIC\+\_\+\+PRIORITY\+\_\+\+GROUP}(GROUP)
\item 
\#define {\bfseries IS\+\_\+\+NVIC\+\_\+\+PREEMPTION\+\_\+\+PRIORITY}(PRIORITY)~((PRIORITY) $<$ 0x10U)
\item 
\#define {\bfseries IS\+\_\+\+NVIC\+\_\+\+SUB\+\_\+\+PRIORITY}(PRIORITY)~((PRIORITY) $<$ 0x10U)
\item 
\#define {\bfseries IS\+\_\+\+NVIC\+\_\+\+DEVICE\+\_\+\+IRQ}(IRQ)~((IRQ) $>$= (\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\+\_\+\+Type}})0x00U)
\item 
\#define {\bfseries IS\+\_\+\+SYSTICK\+\_\+\+CLK\+\_\+\+SOURCE}(SOURCE)
\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries HAL\+\_\+\+NVIC\+\_\+\+Set\+Priority\+Grouping} (uint32\+\_\+t Priority\+Group)
\item 
void {\bfseries HAL\+\_\+\+NVIC\+\_\+\+Set\+Priority} (\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\+\_\+\+Type}} IRQn, uint32\+\_\+t Preempt\+Priority, uint32\+\_\+t Sub\+Priority)
\item 
void {\bfseries HAL\+\_\+\+NVIC\+\_\+\+Enable\+IRQ} (\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\+\_\+\+Type}} IRQn)
\item 
void {\bfseries HAL\+\_\+\+NVIC\+\_\+\+Disable\+IRQ} (\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\+\_\+\+Type}} IRQn)
\item 
void {\bfseries HAL\+\_\+\+NVIC\+\_\+\+System\+Reset} (void)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+SYSTICK\+\_\+\+Config} (uint32\+\_\+t Ticks\+Numb)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+NVIC\+\_\+\+Get\+Priority\+Grouping} (void)
\item 
void {\bfseries HAL\+\_\+\+NVIC\+\_\+\+Get\+Priority} (\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\+\_\+\+Type}} IRQn, uint32\+\_\+t Priority\+Group, uint32\+\_\+t $\ast$p\+Preempt\+Priority, uint32\+\_\+t $\ast$p\+Sub\+Priority)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+NVIC\+\_\+\+Get\+Pending\+IRQ} (\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\+\_\+\+Type}} IRQn)
\item 
void {\bfseries HAL\+\_\+\+NVIC\+\_\+\+Set\+Pending\+IRQ} (\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\+\_\+\+Type}} IRQn)
\item 
void {\bfseries HAL\+\_\+\+NVIC\+\_\+\+Clear\+Pending\+IRQ} (\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\+\_\+\+Type}} IRQn)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+NVIC\+\_\+\+Get\+Active} (\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\+\_\+\+Type}} IRQn)
\item 
void {\bfseries HAL\+\_\+\+SYSTICK\+\_\+\+CLKSource\+Config} (uint32\+\_\+t CLKSource)
\item 
void {\bfseries HAL\+\_\+\+SYSTICK\+\_\+\+IRQHandler} (void)
\item 
void {\bfseries HAL\+\_\+\+SYSTICK\+\_\+\+Callback} (void)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of CORTEX HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2017 STMicroelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under BSD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+BSD-\/3-\/\+Clause 