/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [13:0] _04_;
  wire [13:0] _05_;
  wire [5:0] _06_;
  wire [4:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [18:0] celloutsig_0_30z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [30:0] celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_1_7z = ~(_00_ & celloutsig_1_2z[4]);
  assign celloutsig_0_6z = ~(in_data[19] & celloutsig_0_2z[1]);
  assign celloutsig_0_15z = ~(celloutsig_0_14z & _01_);
  assign celloutsig_0_20z = ~(in_data[47] & celloutsig_0_19z);
  assign celloutsig_0_23z = ~(celloutsig_0_13z[2] & celloutsig_0_11z[1]);
  assign celloutsig_0_0z = in_data[43] | ~(in_data[37]);
  assign celloutsig_1_12z = celloutsig_1_6z | ~(_02_);
  assign celloutsig_1_13z = celloutsig_1_11z[9] | ~(celloutsig_1_10z[10]);
  assign celloutsig_0_10z = celloutsig_0_3z[7] | ~(_03_);
  assign celloutsig_0_24z = celloutsig_0_5z | ~(celloutsig_0_12z[8]);
  assign celloutsig_0_25z = celloutsig_0_18z | ~(celloutsig_0_16z);
  assign celloutsig_0_29z = celloutsig_0_27z[3] | ~(celloutsig_0_19z);
  assign celloutsig_1_2z = { in_data[102], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } + { in_data[111:108], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_3z = in_data[61:53] + { in_data[82:80], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_4z = { celloutsig_1_2z[4:3], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } + { in_data[162:152], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_11z = { in_data[131:125], _04_[6:2], celloutsig_1_6z, celloutsig_1_7z } + { _04_[4:3], _02_, _00_, _05_[9:8], celloutsig_1_6z, celloutsig_1_0z, _04_[6:2], celloutsig_1_3z };
  assign celloutsig_1_15z = { _05_[9:8], celloutsig_1_3z, celloutsig_1_1z } + { _00_, _05_[9], celloutsig_1_13z, celloutsig_1_0z };
  assign celloutsig_1_17z = in_data[142:139] + { celloutsig_1_2z[2:1], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_18z = { _00_, _05_[9:8], _02_, _00_, _05_[9:8], celloutsig_1_16z } + { celloutsig_1_17z[3:1], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_17z };
  assign celloutsig_0_9z = { _06_[5], _03_, _06_[3:2], _06_[5], celloutsig_0_0z } + { in_data[25:21], celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_8z } + { celloutsig_0_2z[1:0], celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[15:13], celloutsig_0_0z, celloutsig_0_1z } + { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_27z = celloutsig_0_12z[6:2] + { in_data[18], celloutsig_0_17z, celloutsig_0_25z, celloutsig_0_23z, celloutsig_0_23z };
  reg [3:0] _32_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _32_ <= 4'h0;
    else _32_ <= { celloutsig_1_2z[5:4], celloutsig_1_3z, celloutsig_1_0z };
  assign { _02_, _00_, _05_[9:8] } = _32_;
  reg [4:0] _33_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _33_ <= 5'h00;
    else _33_ <= { celloutsig_1_4z[12], _02_, _00_, _05_[9:8] };
  assign _04_[6:2] = _33_;
  reg [4:0] _34_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _34_ <= 5'h00;
    else _34_ <= celloutsig_0_3z[4:0];
  assign { _07_[4:1], _01_ } = _34_;
  reg [3:0] _35_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _35_ <= 4'h0;
    else _35_ <= { celloutsig_0_3z[4:2], celloutsig_0_6z };
  assign { _03_, _06_[3:2], _06_[5] } = _35_;
  assign celloutsig_0_17z = | { _06_[3:2], celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_0z, _07_[4:1], _01_ };
  assign celloutsig_0_18z = | { celloutsig_0_12z[6:5], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_21z = | { in_data[88:82], celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_1z };
  assign celloutsig_1_8z = { celloutsig_1_4z[15:3], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >> { celloutsig_1_4z[10:4], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_10z = { in_data[140:137], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_0z, _04_[6:2] } >> { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_8z, _04_[6:2] };
  assign celloutsig_1_16z = in_data[107:105] >> { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_10z } >> { _07_[3:1], _01_ };
  assign celloutsig_0_12z = { celloutsig_0_3z[4:1], celloutsig_0_2z } >> { _03_, _06_[3:2], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_22z = { celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_14z } >> celloutsig_0_13z;
  assign celloutsig_0_30z = { celloutsig_0_9z[5:4], celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_26z } >> { _07_[3:1], celloutsig_0_19z, celloutsig_0_21z, _03_, _06_[3:2], _06_[5], celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_22z };
  assign celloutsig_1_0z = ~((in_data[136] & in_data[163]) | in_data[171]);
  assign celloutsig_1_3z = ~((celloutsig_1_1z & celloutsig_1_1z) | in_data[142]);
  assign celloutsig_1_6z = ~((celloutsig_1_2z[3] & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_1_19z = ~((celloutsig_1_16z[2] & celloutsig_1_15z[3]) | celloutsig_1_17z[1]);
  assign celloutsig_0_5z = ~((celloutsig_0_2z[4] & _07_[1]) | celloutsig_0_1z);
  assign celloutsig_0_8z = ~((celloutsig_0_3z[4] & _06_[2]) | celloutsig_0_5z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[66]) | celloutsig_0_0z);
  assign celloutsig_0_14z = ~((celloutsig_0_8z & celloutsig_0_6z) | celloutsig_0_3z[7]);
  assign celloutsig_0_16z = ~((celloutsig_0_9z[5] & celloutsig_0_3z[2]) | celloutsig_0_6z);
  assign celloutsig_0_19z = ~((celloutsig_0_15z & celloutsig_0_14z) | celloutsig_0_5z);
  assign celloutsig_0_26z = ~((celloutsig_0_8z & celloutsig_0_24z) | celloutsig_0_13z[2]);
  assign { _04_[13:7], _04_[1:0] } = { in_data[131:125], celloutsig_1_6z, celloutsig_1_7z };
  assign { _05_[13:10], _05_[7:0] } = { _04_[4:3], _02_, _00_, celloutsig_1_6z, celloutsig_1_0z, _04_[6:2], celloutsig_1_3z };
  assign { _06_[4], _06_[1:0] } = { _03_, _06_[5], celloutsig_0_0z };
  assign _07_[0] = _01_;
  assign { out_data[137:128], out_data[96], out_data[32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
