Aburto, A., Sill, D., and Thompson, D. 1997. comp.benchmarks FAQ. Computer Sciences Department, University of Wisconsin, http://www.cs.wisc.edu/ thomas/comp.benchmarks.FAQ.html.
Mazhar Alidina , JosÃ© Monteiro , Srinivas Devadas , Abhijit Ghosh , Marios Papaefthymiou, Precomputation-based sequential logic optimization for low power, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.426-436, Dec. 1994[doi>10.1109/92.335011]
Nikolaos Bellas , Ibrahim Hajj , Constantine D. Polychronopoulos , George Stamoulis, Architectural and compiler techniques for energy reduction in high-performance microprocessors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.3, p.317-326, June 2000[doi>10.1109/92.845897]
Benini, L. and De Micheli, G. 1995. State assignment for low power dissipation. IEEE J. Solid-State Circ. 30, 3 (March), 258--268.
David Bernstein , Michael Rodeh, Global instruction scheduling for superscalar machines, Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, p.241-255, June 24-28, 1991, Toronto, Ontario, Canada[doi>10.1145/113445.113466]
Chandrakasan, A. P., Sheng, S., and Brodersen, R. W. 1992. Low-power cmos digital design. IEEE Journal of Solid-State Circuits 27, 4 (Apr.), 473--484.
Jui-Ming Chang , Massoud Pedram, Register allocation and binding for low power, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.29-35, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217502]
Digital Equipment Corporation 1994. ATOM User Manual. Digital Equipment Corporation, Maynard, Massachusetts, United States.
Joseph A. Fisher, Very Long Instruction Word architectures and the ELI-512, Proceedings of the 10th annual international symposium on Computer architecture, p.140-150, June 13-17, 1983, Stockholm, Sweden[doi>10.1145/800046.801649]
Joseph A. Fisher , John R. Ellis , John C. Ruttenberg , Alexandru Nicolau, Parallel processing: a smart compiler and a dumb machine, Proceedings of the 1984 SIGPLAN symposium on Compiler construction, p.37-47, June 17-22, 1984, Montreal, Canada[doi>10.1145/502874.502878]
Michael L. Fredman , Robert Endre Tarjan, Fibonacci heaps and their uses in improved network optimization algorithms, Journal of the ACM (JACM), v.34 n.3, p.596-615, July 1987[doi>10.1145/28869.28874]
Gary D. Hachtel , Mariano Hermida , Abelardo Pardo , Massimo Poncino , Fabio Somenzi, Re-encoding sequential circuits to reduce power dissipation, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.70-73, November 06-10, 1994, San Jose, California, USA
John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
I. Hong , D. Kirovski , Gang Qu , M. Potkonjak , M. B. Srivastava, Power optimization of variable-voltage core-based systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.12, p.1702-1714, November 2006[doi>10.1109/43.811318]
Irwin, M. J. 1999. Tutorial : Power reduction techniques in soc bus interconnects. In IEEE International ASIC/SOC Conference. IEEE Computer Society Press, Washington, D.C., United States.
David Landskov , Scott Davidson , Bruce Shriver , Patrick W. Mallett, Local Microcode Compaction Techniques, ACM Computing Surveys (CSUR), v.12 n.3, p.261-294, Sept. 1980[doi>10.1145/356819.356822]
Chingren Lee , Jenq Kuen Lee , TingTing Hwang , Shi-Chun Tsai, Compiler optimization on instruction scheduling for low power, Proceedings of the 13th international symposium on System synthesis, September 20-22, 2000, Madrid, Spain[doi>10.1145/501790.501803]
Mike Tien-Chien Lee , Masahiro Fujita , Vivek Tiwari , Sharad Malik, Power analysis and minimization techniques for embedded DSP software, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.1, p.123-135, March 1997[doi>10.1109/92.555992]
Rainer Leupers , Peter Marwedel, Algorithms for address assignment in DSP code generation, Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design, p.109-112, November 10-14, 1996, San Jose, California, USA
Papadimitriou, C. H. 1995. Computational Complexity. Addison-Wesley, 75 Arlington Street, Suite 300, Boston, Massachusetts 02116, United States.
Prasad, S. C. and Roy, K. 1993. Circuit activity driven multilevel logic optimization for low power reliable operation. In Proceedings of the European Design Automation Conference. IEEE Computer Society Press, Paris, France, 368--372.
Kaushik Roy , Sharat Prasad, SYCLOP: Synthesis of CMOS Logic for Low Power Applications, Proceedings of the 1991 IEEE International Conference on Computer Design on VLSI in Computer & Processors, p.464-467, October 11-14, 1992
Smith, M. D. 1998. The SUIF Machine Library. Division of Engineering and Applied Sciences, Harvard University, http://www.eecs.harvard.edu/hube/software/v130/machine.html.
Stanford SUIF Compiler Group. 1994. http://suif.stanford.edu/suif/suif1/docs/suif_toc.html.
Su, C.-L., Tsui, C. Y., and Despain, A. M. 1994. Low power architecture design and compilation techniques for high-performance processors. In Proceedings of IEEE COMPCON. IEEE Computer Society Press, San Francisco, California, United States, 489--498.
Texas Instruments Incorporated 1997. TMS320C62xx CPU and Instruction Set Reference Guide. Texas Instruments Incorporated, 12500 TI Boulevard, Dallas, Texas 75243-4136, United States.
Tiwari, V., Malik, S., and Wolfe, A. 1994a. Compilation techniques for low energy: An overview. In Proceedings of the Symposium on Low Power Electronics. IEEE Computer Society Press, San Diego, CA, United States, 38--39.
Vivek Tiwari , Sharad Malik , Andrew Wolfe, Power analysis of embedded software: a first step towards software power minimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.437-445, Dec. 1994[doi>10.1109/92.335012]
Vivek Tiwari , Sharad Malik , Andrew Wolfe , Mike Tien-Chien Lee, Instruction level power analysis and optimization of software, Journal of VLSI Signal Processing Systems, v.13 n.2-3, p.223-238, Aug./Sept. 1996[doi>10.1007/BF01130407]
Chi-Ying Tsui , Massoud Pedram , Alvin M. Despain, Technology decomposition and mapping targeting low power dissipation, Proceedings of the 30th international Design Automation Conference, p.68-73, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.164577]
W. Ye , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, The design and use of simplepower: a cycle-accurate energy estimation tool, Proceedings of the 37th Annual Design Automation Conference, p.340-345, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337436]
