# 38. Connecting Multiple AXI Peripherals to a Single Master

---

[Previous](./37_Xilinx-Memory-Interface-Generator-(MIG)-IP-Core.md) | [Next](./39_Using-Vivado's-Connection-Automation-and-Regerating-Block-Design-Layouts.md)