{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 07 16:26:51 2016 " "Info: Processing started: Wed Sep 07 16:26:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ej2e -c ej2e " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ej2e -c ej2e" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cand.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cand-arqcand " "Info: Found design unit 1: cand-arqcand" {  } { { "cand.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/practica2_ej2.5_EXAMEN/cand.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cand " "Info: Found entity 1: cand" {  } { { "cand.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/practica2_ej2.5_EXAMEN/cand.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cor-arqcor " "Info: Found design unit 1: cor-arqcor" {  } { { "cor.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/practica2_ej2.5_EXAMEN/cor.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cor " "Info: Found entity 1: cor" {  } { { "cor.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/practica2_ej2.5_EXAMEN/cor.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ej2e.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ej2e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ej2e-arqej2e " "Info: Found design unit 1: ej2e-arqej2e" {  } { { "ej2e.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/practica2_ej2.5_EXAMEN/ej2e.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ej2e " "Info: Found entity 1: ej2e" {  } { { "ej2e.vhd" "" { Text "C:/Users/Luis/Desktop/lab_dsd/practica2_ej2.5_EXAMEN/ej2e.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ej2e " "Info: Elaborating entity \"ej2e\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cand cand:u1 A:arqcand " "Info: Elaborating entity \"cand\" using architecture \"A:arqcand\" for hierarchy \"cand:u1\"" {  } { { "ej2e.vhd" "u1" { Text "C:/Users/Luis/Desktop/lab_dsd/practica2_ej2.5_EXAMEN/ej2e.vhd" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cor cor:u4 A:arqcor " "Info: Elaborating entity \"cor\" using architecture \"A:arqcor\" for hierarchy \"cor:u4\"" {  } { { "ej2e.vhd" "u4" { Text "C:/Users/Luis/Desktop/lab_dsd/practica2_ej2.5_EXAMEN/ej2e.vhd" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Info: Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Info: Implemented 1 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "259 " "Info: Peak virtual memory: 259 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 07 16:26:56 2016 " "Info: Processing ended: Wed Sep 07 16:26:56 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
