-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Wed Jul 10 15:22:19 2019
-- Host        : LAPTOP-L7UCABIP running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               E:/vivado/vivado_lab/ZYNQ/ov5640_and_lcd7_display/ov5640_single.srcs/sources_1/bd/system/ip/system_axi_vdma_1_0/system_axi_vdma_1_0_sim_netlist.vhdl
-- Design      : system_axi_vdma_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_ibttcc is
  port (
    sig_child_error_reg : out STD_LOGIC;
    sig_calc_error_reg_reg_0 : out STD_LOGIC;
    sig_psm_pop_input_cmd : out STD_LOGIC;
    sig_csm_pop_child_cmd_reg_0 : out STD_LOGIC;
    p_9_out_1 : out STD_LOGIC;
    sig_psm_halt_reg_0 : out STD_LOGIC;
    sig_input_reg_empty_reg_0 : out STD_LOGIC;
    sig_child_burst_type_reg : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 41 downto 0 );
    sig_child_qual_burst_type_reg_0 : out STD_LOGIC;
    sig_xfer_cmd_cmplt_reg_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_child_qual_error_reg : out STD_LOGIC;
    \sig_realign_strt_offset_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 21 downto 0 );
    p_11_out : out STD_LOGIC;
    p_22_out : out STD_LOGIC;
    sig_child_qual_first_of_2 : out STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_adjusted_addr_incr : out STD_LOGIC_VECTOR ( 10 downto 0 );
    rd_en : out STD_LOGIC;
    \sig_child_addr_reg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_btt_is_zero__0\ : out STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_input_cache_type_reg0 : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_xfer_cmd_cmplt_reg0 : in STD_LOGIC;
    sig_xfer_is_seq_reg_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg_1 : in STD_LOGIC;
    sig_child_qual_burst_type_reg_1 : in STD_LOGIC;
    sig_child_qual_error_reg_reg_0 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \sig_xfer_len_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    empty : in STD_LOGIC;
    \sig_clr_cmd2addr_valid4_out__0\ : in STD_LOGIC;
    \sig_clr_cmd2data_valid5_out__0\ : in STD_LOGIC;
    sig_cmd2addr_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_cmd2data_valid_reg_0 : in STD_LOGIC;
    sig_inhibit_rdy_n_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_realign_strt_offset_reg_reg[0]_1\ : in STD_LOGIC;
    sig_inhibit_rdy_n_1 : in STD_LOGIC;
    sig_last_xfer_valid : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_datamover_ibttcc : entity is "axi_datamover_ibttcc";
end system_axi_vdma_1_0_axi_datamover_ibttcc;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_ibttcc is
  signal \FSM_onehot_sig_csm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_sig_csm_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sig_psm_state[2]_i_2_n_0\ : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^p_11_out\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^p_22_out\ : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal \^p_9_out_1\ : STD_LOGIC;
  signal \sig_addr_aligned__8\ : STD_LOGIC;
  signal \^sig_adjusted_addr_incr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sig_btt_cntr[11]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[11]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[15]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_10_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[3]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_7_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_8_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr[7]_i_9_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \sig_btt_cntr_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_n_1 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_n_2 : STD_LOGIC;
  signal sig_btt_eq_b2mbaa2_carry_n_3 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2 : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_lt_b2mbaa2_carry__0_n_3\ : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_10_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_5_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_6_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_7_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_8_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_i_9_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_0 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_1 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_2 : STD_LOGIC;
  signal sig_btt_lt_b2mbaa2_carry_n_3 : STD_LOGIC;
  signal sig_btt_residue_slice : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sig_btt_upper_slice : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \sig_byte_change_minus1_carry__0_n_0\ : STD_LOGIC;
  signal \sig_byte_change_minus1_carry__0_n_1\ : STD_LOGIC;
  signal \sig_byte_change_minus1_carry__0_n_2\ : STD_LOGIC;
  signal \sig_byte_change_minus1_carry__0_n_3\ : STD_LOGIC;
  signal \sig_byte_change_minus1_carry__1_n_2\ : STD_LOGIC;
  signal \sig_byte_change_minus1_carry__1_n_3\ : STD_LOGIC;
  signal sig_byte_change_minus1_carry_n_0 : STD_LOGIC;
  signal sig_byte_change_minus1_carry_n_1 : STD_LOGIC;
  signal sig_byte_change_minus1_carry_n_2 : STD_LOGIC;
  signal sig_byte_change_minus1_carry_n_3 : STD_LOGIC;
  signal sig_bytes_to_mbaa : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \sig_bytes_to_mbaa__10\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sig_calc_error_reg_i_3_n_0 : STD_LOGIC;
  signal sig_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal \^sig_calc_error_reg_reg_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[12]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[12]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[12]_i_5_n_0\ : STD_LOGIC;
  signal sig_child_addr_cntr_lsh_reg : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \^sig_child_addr_cntr_lsh_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_child_addr_cntr_msh[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[0]_i_7_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[12]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[12]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[12]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[12]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[4]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh[8]_i_5_n_0\ : STD_LOGIC;
  signal sig_child_addr_cntr_msh_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sig_child_addr_cntr_msh_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal sig_child_addr_lsh_rollover : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_10_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_11_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_12_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_13_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_14_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_15_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_16_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_5_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_6_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_7_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_i_9_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_2_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_3_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_4_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_4_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_4_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_4_n_3 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_8_n_0 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_8_n_1 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_8_n_2 : STD_LOGIC;
  signal sig_child_addr_lsh_rollover_reg_reg_i_8_n_3 : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_child_addr_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_child_cmd_reg_full : STD_LOGIC;
  signal \^sig_child_error_reg\ : STD_LOGIC;
  signal \^sig_child_qual_burst_type_reg_0\ : STD_LOGIC;
  signal \^sig_child_qual_error_reg\ : STD_LOGIC;
  signal \^sig_child_qual_first_of_2\ : STD_LOGIC;
  signal sig_child_qual_first_of_2_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2addr_valid_i_1_n_0 : STD_LOGIC;
  signal sig_cmd2data_valid_i_1_n_0 : STD_LOGIC;
  signal sig_csm_ld_xfer : STD_LOGIC;
  signal sig_csm_ld_xfer_ns : STD_LOGIC;
  signal sig_csm_pop_child_cmd_ns : STD_LOGIC;
  signal \^sig_csm_pop_child_cmd_reg_0\ : STD_LOGIC;
  signal sig_csm_pop_sf_fifo_ns : STD_LOGIC;
  signal sig_dre_dest_align : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sig_first_realigner_cmd : STD_LOGIC;
  signal sig_first_realigner_cmd_i_1_n_0 : STD_LOGIC;
  signal sig_input_addr_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_input_addr_reg : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_input_addr_reg : signal is "no";
  signal sig_input_addr_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of sig_input_addr_reg1 : signal is "true";
  attribute equivalent_register_removal of sig_input_addr_reg1 : signal is "no";
  signal sig_input_burst_type_reg : STD_LOGIC;
  signal sig_input_eof_reg : STD_LOGIC;
  signal \^sig_input_reg_empty_reg_0\ : STD_LOGIC;
  signal sig_needed_2_realign_cmds : STD_LOGIC;
  signal sig_needed_2_realign_cmds_i_1_n_0 : STD_LOGIC;
  signal sig_predict_child_addr_lsh : STD_LOGIC_VECTOR ( 15 to 15 );
  signal sig_psm_halt_ns : STD_LOGIC;
  signal \^sig_psm_halt_reg_0\ : STD_LOGIC;
  signal sig_psm_ld_calc1 : STD_LOGIC;
  signal sig_psm_ld_calc1_ns : STD_LOGIC;
  signal sig_psm_ld_chcmd_reg : STD_LOGIC;
  signal sig_psm_ld_chcmd_reg_ns : STD_LOGIC;
  signal sig_psm_ld_realigner_reg : STD_LOGIC;
  signal sig_psm_ld_realigner_reg_ns : STD_LOGIC;
  signal sig_psm_pop_input_cmd_i_2_n_0 : STD_LOGIC;
  signal sig_psm_pop_input_cmd_ns : STD_LOGIC;
  signal sig_psm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_psm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_psm_state_ns2__0\ : STD_LOGIC;
  signal sig_push_input_reg13_out : STD_LOGIC;
  signal \sig_realign_btt_cntr_decr1__0\ : STD_LOGIC;
  signal sig_realign_cmd_cmplt_reg0 : STD_LOGIC;
  signal sig_realign_eof_reg0 : STD_LOGIC;
  signal sig_realign_reg_empty : STD_LOGIC;
  signal sig_realign_strt_offset : STD_LOGIC;
  signal sig_realign_tag_reg0 : STD_LOGIC;
  signal sig_realigner_btt : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_realigner_btt1__0\ : STD_LOGIC;
  signal sig_realigner_btt2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_realigner_btt2[15]_i_1_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[15]_i_5_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[1]_i_3_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[1]_i_4_n_0\ : STD_LOGIC;
  signal \sig_realigner_btt2[5]_i_3_n_0\ : STD_LOGIC;
  signal sig_skip_align2mbaa : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h : STD_LOGIC;
  signal sig_skip_align2mbaa_s_h_i_1_n_0 : STD_LOGIC;
  signal sig_xfer_cache_reg0 : STD_LOGIC;
  signal \sig_xfer_len_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_len_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_xfer_len_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_sig_btt_cntr_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_eq_b2mbaa2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_btt_lt_b2mbaa2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_btt_lt_b2mbaa2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_byte_change_minus1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_byte_change_minus1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_sig_child_addr_lsh_rollover_reg_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[4]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[5]_i_1\ : label is "soft_lutpair145";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[0]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[1]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[2]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[4]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_sig_csm_state_reg[5]\ : label is "ch_init:0000001,ch_ld_child_cmd:0100000,ch_chk_if_done:1000000,ch_wait_for_sf_cmd:0010000,wait_for_pcmd:0000010,ch_error_trap1:0000100,ch_error_trap2:0001000";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[0]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_psm_state[2]_i_1\ : label is "soft_lutpair150";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[0]\ : label is "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[1]\ : label is "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_psm_state_reg[2]\ : label is "p_init:000,p_ld_first_cmd:010,p_ld_child_cmd:011,p_error_trap:100,p_ld_last_cmd:101,p_wait_for_cmd:001";
  attribute SOFT_HLUTNM of sig_csm_pop_child_cmd_i_1 : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of sig_csm_pop_sf_fifo_i_1 : label is "soft_lutpair145";
  attribute KEEP : string;
  attribute KEEP of \sig_input_addr_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[0]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[10]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[11]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[12]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[13]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[14]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[15]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[16]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[17]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[18]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[19]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[1]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[20]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[21]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[22]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[23]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[23]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[24]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[24]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[25]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[25]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[26]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[26]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[27]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[27]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[28]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[28]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[29]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[29]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[2]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[30]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[30]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[31]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[31]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[3]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[4]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[5]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[6]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[7]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[8]\ : label is "no";
  attribute KEEP of \sig_input_addr_reg_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \sig_input_addr_reg_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of sig_needed_2_realign_cmds_i_1 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of sig_psm_halt_i_1 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of sig_psm_ld_calc1_i_1 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of sig_psm_ld_chcmd_reg_i_1 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of sig_psm_ld_realigner_reg_i_1 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of sig_psm_pop_input_cmd_i_1 : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of sig_psm_pop_input_cmd_i_2 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of sig_realign_cmd_cmplt_reg_i_1 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of sig_realign_eof_reg_i_1 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[11]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[13]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[14]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[15]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[15]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sig_realigner_btt2[15]_i_4\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0\ : label is "soft_lutpair153";
begin
  p_11_out <= \^p_11_out\;
  p_22_out <= \^p_22_out\;
  p_9_out_1 <= \^p_9_out_1\;
  sig_adjusted_addr_incr(10 downto 0) <= \^sig_adjusted_addr_incr\(10 downto 0);
  sig_calc_error_reg_reg_0 <= \^sig_calc_error_reg_reg_0\;
  \sig_child_addr_cntr_lsh_reg[2]_0\(2 downto 0) <= \^sig_child_addr_cntr_lsh_reg[2]_0\(2 downto 0);
  sig_child_error_reg <= \^sig_child_error_reg\;
  sig_child_qual_burst_type_reg_0 <= \^sig_child_qual_burst_type_reg_0\;
  sig_child_qual_error_reg <= \^sig_child_qual_error_reg\;
  sig_child_qual_first_of_2 <= \^sig_child_qual_first_of_2\;
  sig_csm_pop_child_cmd_reg_0 <= \^sig_csm_pop_child_cmd_reg_0\;
  sig_input_reg_empty_reg_0 <= \^sig_input_reg_empty_reg_0\;
  sig_psm_halt_reg_0 <= \^sig_psm_halt_reg_0\;
\FSM_onehot_sig_csm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAFFEA"
    )
        port map (
      I0 => \FSM_onehot_sig_csm_state_reg_n_0_[0]\,
      I1 => p_32_out,
      I2 => sig_last_xfer_valid,
      I3 => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      I4 => sig_child_cmd_reg_full,
      O => \FSM_onehot_sig_csm_state[1]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8080808080"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => \^sig_child_error_reg\,
      I2 => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      I3 => \^p_22_out\,
      I4 => \^p_11_out\,
      I5 => \FSM_onehot_sig_csm_state_reg_n_0_[2]\,
      O => \FSM_onehot_sig_csm_state[2]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8888F888"
    )
        port map (
      I0 => empty,
      I1 => \FSM_onehot_sig_csm_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      I3 => sig_child_cmd_reg_full,
      I4 => \^sig_child_error_reg\,
      I5 => \FSM_onehot_sig_csm_state[4]_i_2_n_0\,
      O => \FSM_onehot_sig_csm_state[4]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A22"
    )
        port map (
      I0 => p_32_out,
      I1 => dout(11),
      I2 => dout(12),
      I3 => \^sig_child_qual_first_of_2\,
      O => \FSM_onehot_sig_csm_state[4]_i_2_n_0\
    );
\FSM_onehot_sig_csm_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF44444"
    )
        port map (
      I0 => empty,
      I1 => \FSM_onehot_sig_csm_state_reg_n_0_[4]\,
      I2 => \^p_22_out\,
      I3 => \^p_11_out\,
      I4 => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      O => \FSM_onehot_sig_csm_state[5]_i_1_n_0\
    );
\FSM_onehot_sig_csm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[0]\,
      S => sig_init_reg
    );
\FSM_onehot_sig_csm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_csm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[2]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[2]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_csm_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[4]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[4]\,
      R => sig_init_reg
    );
\FSM_onehot_sig_csm_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_sig_csm_state[5]_i_1_n_0\,
      Q => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      R => sig_init_reg
    );
\FSM_sequential_sig_psm_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EA45EF45"
    )
        port map (
      I0 => sig_psm_state(2),
      I1 => \FSM_sequential_sig_psm_state[0]_i_2_n_0\,
      I2 => sig_psm_state(1),
      I3 => sig_psm_state(0),
      I4 => sig_push_input_reg13_out,
      O => sig_psm_state_ns(0)
    );
\FSM_sequential_sig_psm_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFB0"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_psm_state(0),
      I3 => sig_realign_reg_empty,
      O => \FSM_sequential_sig_psm_state[0]_i_2_n_0\
    );
\FSM_sequential_sig_psm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F858"
    )
        port map (
      I0 => sig_psm_state(0),
      I1 => sig_push_input_reg13_out,
      I2 => sig_psm_state(1),
      I3 => sig_child_cmd_reg_full,
      I4 => sig_psm_state(2),
      O => \FSM_sequential_sig_psm_state[1]_i_1_n_0\
    );
\FSM_sequential_sig_psm_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F70"
    )
        port map (
      I0 => sig_psm_state(0),
      I1 => sig_realign_reg_empty,
      I2 => sig_psm_state(2),
      I3 => \FSM_sequential_sig_psm_state[2]_i_2_n_0\,
      O => sig_psm_state_ns(2)
    );
\FSM_sequential_sig_psm_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA0200000000"
    )
        port map (
      I0 => sig_psm_state(1),
      I1 => \sig_psm_state_ns2__0\,
      I2 => sig_skip_align2mbaa_s_h,
      I3 => \^sig_calc_error_reg_reg_0\,
      I4 => sig_child_cmd_reg_full,
      I5 => sig_psm_state(0),
      O => \FSM_sequential_sig_psm_state[2]_i_2_n_0\
    );
\FSM_sequential_sig_psm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_state_ns(0),
      Q => sig_psm_state(0),
      R => sig_init_reg
    );
\FSM_sequential_sig_psm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \FSM_sequential_sig_psm_state[1]_i_1_n_0\,
      Q => sig_psm_state(1),
      R => sig_init_reg
    );
\FSM_sequential_sig_psm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_state_ns(2),
      Q => sig_psm_state(2),
      R => sig_init_reg
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(0)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(27)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(26)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(25)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(24)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sig_input_addr_reg1(22)
    );
\sig_btt_cntr[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(11),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_psm_halt_reg_0\,
      O => \sig_btt_cntr[11]_i_2_n_0\
    );
\sig_btt_cntr[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(10),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_psm_halt_reg_0\,
      O => \sig_btt_cntr[11]_i_3_n_0\
    );
\sig_btt_cntr[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(9),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_psm_halt_reg_0\,
      O => \sig_btt_cntr[11]_i_4_n_0\
    );
\sig_btt_cntr[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(8),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_psm_halt_reg_0\,
      O => \sig_btt_cntr[11]_i_5_n_0\
    );
\sig_btt_cntr[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(11),
      I1 => sig_btt_upper_slice(0),
      I2 => sig_push_input_reg13_out,
      I3 => \out\(11),
      O => \sig_btt_cntr[11]_i_6_n_0\
    );
\sig_btt_cntr[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(10),
      I1 => sig_btt_residue_slice(10),
      I2 => sig_push_input_reg13_out,
      I3 => \out\(10),
      O => \sig_btt_cntr[11]_i_7_n_0\
    );
\sig_btt_cntr[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(9),
      I1 => sig_btt_residue_slice(9),
      I2 => sig_push_input_reg13_out,
      I3 => \out\(9),
      O => \sig_btt_cntr[11]_i_8_n_0\
    );
\sig_btt_cntr[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(8),
      I1 => sig_btt_residue_slice(8),
      I2 => sig_push_input_reg13_out,
      I3 => \out\(8),
      O => \sig_btt_cntr[11]_i_9_n_0\
    );
\sig_btt_cntr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0010"
    )
        port map (
      I0 => \^sig_calc_error_reg_reg_0\,
      I1 => Q(0),
      I2 => \^sig_input_reg_empty_reg_0\,
      I3 => \^sig_psm_halt_reg_0\,
      I4 => sig_psm_ld_realigner_reg,
      O => \sig_btt_cntr[15]_i_1_n_0\
    );
\sig_btt_cntr[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(14),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_psm_halt_reg_0\,
      O => \sig_btt_cntr[15]_i_3_n_0\
    );
\sig_btt_cntr[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(13),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_psm_halt_reg_0\,
      O => \sig_btt_cntr[15]_i_4_n_0\
    );
\sig_btt_cntr[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(12),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_psm_halt_reg_0\,
      O => \sig_btt_cntr[15]_i_5_n_0\
    );
\sig_btt_cntr[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(15),
      I1 => sig_btt_upper_slice(4),
      I2 => sig_push_input_reg13_out,
      I3 => \out\(15),
      O => \sig_btt_cntr[15]_i_6_n_0\
    );
\sig_btt_cntr[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(14),
      I1 => sig_btt_upper_slice(3),
      I2 => sig_push_input_reg13_out,
      I3 => \out\(14),
      O => \sig_btt_cntr[15]_i_7_n_0\
    );
\sig_btt_cntr[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(13),
      I1 => sig_btt_upper_slice(2),
      I2 => sig_push_input_reg13_out,
      I3 => \out\(13),
      O => \sig_btt_cntr[15]_i_8_n_0\
    );
\sig_btt_cntr[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(12),
      I1 => sig_btt_upper_slice(1),
      I2 => sig_push_input_reg13_out,
      I3 => \out\(12),
      O => \sig_btt_cntr[15]_i_9_n_0\
    );
\sig_btt_cntr[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(0),
      I1 => sig_btt_residue_slice(0),
      I2 => sig_push_input_reg13_out,
      I3 => \out\(0),
      O => \sig_btt_cntr[3]_i_10_n_0\
    );
\sig_btt_cntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^sig_calc_error_reg_reg_0\,
      I1 => Q(0),
      I2 => \^sig_input_reg_empty_reg_0\,
      I3 => \^sig_psm_halt_reg_0\,
      O => \sig_btt_cntr[3]_i_2_n_0\
    );
\sig_btt_cntr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(3),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_psm_halt_reg_0\,
      O => \sig_btt_cntr[3]_i_3_n_0\
    );
\sig_btt_cntr[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(2),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_psm_halt_reg_0\,
      O => \sig_btt_cntr[3]_i_4_n_0\
    );
\sig_btt_cntr[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(1),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_psm_halt_reg_0\,
      O => \sig_btt_cntr[3]_i_5_n_0\
    );
\sig_btt_cntr[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(0),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_psm_halt_reg_0\,
      O => \sig_btt_cntr[3]_i_6_n_0\
    );
\sig_btt_cntr[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(3),
      I1 => sig_btt_residue_slice(3),
      I2 => sig_push_input_reg13_out,
      I3 => \out\(3),
      O => \sig_btt_cntr[3]_i_7_n_0\
    );
\sig_btt_cntr[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(2),
      I1 => sig_btt_residue_slice(2),
      I2 => sig_push_input_reg13_out,
      I3 => \out\(2),
      O => \sig_btt_cntr[3]_i_8_n_0\
    );
\sig_btt_cntr[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(1),
      I1 => sig_btt_residue_slice(1),
      I2 => sig_push_input_reg13_out,
      I3 => \out\(1),
      O => \sig_btt_cntr[3]_i_9_n_0\
    );
\sig_btt_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(7),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_psm_halt_reg_0\,
      O => \sig_btt_cntr[7]_i_2_n_0\
    );
\sig_btt_cntr[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(6),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_psm_halt_reg_0\,
      O => \sig_btt_cntr[7]_i_3_n_0\
    );
\sig_btt_cntr[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(5),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_psm_halt_reg_0\,
      O => \sig_btt_cntr[7]_i_4_n_0\
    );
\sig_btt_cntr[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555455"
    )
        port map (
      I0 => sig_realigner_btt2(4),
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => Q(0),
      I3 => \^sig_input_reg_empty_reg_0\,
      I4 => \^sig_psm_halt_reg_0\,
      O => \sig_btt_cntr[7]_i_5_n_0\
    );
\sig_btt_cntr[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(7),
      I1 => sig_btt_residue_slice(7),
      I2 => sig_push_input_reg13_out,
      I3 => \out\(7),
      O => \sig_btt_cntr[7]_i_6_n_0\
    );
\sig_btt_cntr[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(6),
      I1 => sig_btt_residue_slice(6),
      I2 => sig_push_input_reg13_out,
      I3 => \out\(6),
      O => \sig_btt_cntr[7]_i_7_n_0\
    );
\sig_btt_cntr[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(5),
      I1 => sig_btt_residue_slice(5),
      I2 => sig_push_input_reg13_out,
      I3 => \out\(5),
      O => \sig_btt_cntr[7]_i_8_n_0\
    );
\sig_btt_cntr[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F909"
    )
        port map (
      I0 => sig_realigner_btt2(4),
      I1 => sig_btt_residue_slice(4),
      I2 => sig_push_input_reg13_out,
      I3 => \out\(4),
      O => \sig_btt_cntr[7]_i_9_n_0\
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[3]_i_1_n_7\,
      Q => sig_btt_residue_slice(0),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[11]_i_1_n_5\,
      Q => sig_btt_residue_slice(10),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[11]_i_1_n_4\,
      Q => sig_btt_upper_slice(0),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_reg[7]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_reg[11]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_reg[11]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_reg[11]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr[11]_i_2_n_0\,
      DI(2) => \sig_btt_cntr[11]_i_3_n_0\,
      DI(1) => \sig_btt_cntr[11]_i_4_n_0\,
      DI(0) => \sig_btt_cntr[11]_i_5_n_0\,
      O(3) => \sig_btt_cntr_reg[11]_i_1_n_4\,
      O(2) => \sig_btt_cntr_reg[11]_i_1_n_5\,
      O(1) => \sig_btt_cntr_reg[11]_i_1_n_6\,
      O(0) => \sig_btt_cntr_reg[11]_i_1_n_7\,
      S(3) => \sig_btt_cntr[11]_i_6_n_0\,
      S(2) => \sig_btt_cntr[11]_i_7_n_0\,
      S(1) => \sig_btt_cntr[11]_i_8_n_0\,
      S(0) => \sig_btt_cntr[11]_i_9_n_0\
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_2_n_7\,
      Q => sig_btt_upper_slice(1),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_2_n_6\,
      Q => sig_btt_upper_slice(2),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_2_n_5\,
      Q => sig_btt_upper_slice(3),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[15]_i_2_n_4\,
      Q => sig_btt_upper_slice(4),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_reg[11]_i_1_n_0\,
      CO(3) => \NLW_sig_btt_cntr_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \sig_btt_cntr_reg[15]_i_2_n_1\,
      CO(1) => \sig_btt_cntr_reg[15]_i_2_n_2\,
      CO(0) => \sig_btt_cntr_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_btt_cntr[15]_i_3_n_0\,
      DI(1) => \sig_btt_cntr[15]_i_4_n_0\,
      DI(0) => \sig_btt_cntr[15]_i_5_n_0\,
      O(3) => \sig_btt_cntr_reg[15]_i_2_n_4\,
      O(2) => \sig_btt_cntr_reg[15]_i_2_n_5\,
      O(1) => \sig_btt_cntr_reg[15]_i_2_n_6\,
      O(0) => \sig_btt_cntr_reg[15]_i_2_n_7\,
      S(3) => \sig_btt_cntr[15]_i_6_n_0\,
      S(2) => \sig_btt_cntr[15]_i_7_n_0\,
      S(1) => \sig_btt_cntr[15]_i_8_n_0\,
      S(0) => \sig_btt_cntr[15]_i_9_n_0\
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[3]_i_1_n_6\,
      Q => sig_btt_residue_slice(1),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[3]_i_1_n_5\,
      Q => sig_btt_residue_slice(2),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[3]_i_1_n_4\,
      Q => sig_btt_residue_slice(3),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_btt_cntr_reg[3]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_reg[3]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_reg[3]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_reg[3]_i_1_n_3\,
      CYINIT => \sig_btt_cntr[3]_i_2_n_0\,
      DI(3) => \sig_btt_cntr[3]_i_3_n_0\,
      DI(2) => \sig_btt_cntr[3]_i_4_n_0\,
      DI(1) => \sig_btt_cntr[3]_i_5_n_0\,
      DI(0) => \sig_btt_cntr[3]_i_6_n_0\,
      O(3) => \sig_btt_cntr_reg[3]_i_1_n_4\,
      O(2) => \sig_btt_cntr_reg[3]_i_1_n_5\,
      O(1) => \sig_btt_cntr_reg[3]_i_1_n_6\,
      O(0) => \sig_btt_cntr_reg[3]_i_1_n_7\,
      S(3) => \sig_btt_cntr[3]_i_7_n_0\,
      S(2) => \sig_btt_cntr[3]_i_8_n_0\,
      S(1) => \sig_btt_cntr[3]_i_9_n_0\,
      S(0) => \sig_btt_cntr[3]_i_10_n_0\
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_7\,
      Q => sig_btt_residue_slice(4),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_6\,
      Q => sig_btt_residue_slice(5),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_5\,
      Q => sig_btt_residue_slice(6),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[7]_i_1_n_4\,
      Q => sig_btt_residue_slice(7),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_reg[3]_i_1_n_0\,
      CO(3) => \sig_btt_cntr_reg[7]_i_1_n_0\,
      CO(2) => \sig_btt_cntr_reg[7]_i_1_n_1\,
      CO(1) => \sig_btt_cntr_reg[7]_i_1_n_2\,
      CO(0) => \sig_btt_cntr_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_btt_cntr[7]_i_2_n_0\,
      DI(2) => \sig_btt_cntr[7]_i_3_n_0\,
      DI(1) => \sig_btt_cntr[7]_i_4_n_0\,
      DI(0) => \sig_btt_cntr[7]_i_5_n_0\,
      O(3) => \sig_btt_cntr_reg[7]_i_1_n_4\,
      O(2) => \sig_btt_cntr_reg[7]_i_1_n_5\,
      O(1) => \sig_btt_cntr_reg[7]_i_1_n_6\,
      O(0) => \sig_btt_cntr_reg[7]_i_1_n_7\,
      S(3) => \sig_btt_cntr[7]_i_6_n_0\,
      S(2) => \sig_btt_cntr[7]_i_7_n_0\,
      S(1) => \sig_btt_cntr[7]_i_8_n_0\,
      S(0) => \sig_btt_cntr[7]_i_9_n_0\
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[11]_i_1_n_7\,
      Q => sig_btt_residue_slice(8),
      R => sig_init_reg
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_btt_cntr[15]_i_1_n_0\,
      D => \sig_btt_cntr_reg[11]_i_1_n_6\,
      Q => sig_btt_residue_slice(9),
      R => sig_init_reg
    );
sig_btt_eq_b2mbaa2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_eq_b2mbaa2,
      CO(2) => sig_btt_eq_b2mbaa2_carry_n_1,
      CO(1) => sig_btt_eq_b2mbaa2_carry_n_2,
      CO(0) => sig_btt_eq_b2mbaa2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_sig_btt_eq_b2mbaa2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_eq_b2mbaa2_carry_i_1_n_0,
      S(2) => sig_btt_eq_b2mbaa2_carry_i_2_n_0,
      S(1) => sig_btt_eq_b2mbaa2_carry_i_3_n_0,
      S(0) => sig_btt_eq_b2mbaa2_carry_i_4_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sig_btt_residue_slice(9),
      I1 => \sig_bytes_to_mbaa__10\(9),
      I2 => sig_btt_residue_slice(10),
      I3 => sig_bytes_to_mbaa(10),
      O => sig_btt_eq_b2mbaa2_carry_i_1_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_btt_residue_slice(6),
      I1 => \sig_bytes_to_mbaa__10\(6),
      I2 => \sig_bytes_to_mbaa__10\(8),
      I3 => sig_btt_residue_slice(8),
      I4 => \sig_bytes_to_mbaa__10\(7),
      I5 => sig_btt_residue_slice(7),
      O => sig_btt_eq_b2mbaa2_carry_i_2_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_btt_residue_slice(3),
      I1 => \sig_bytes_to_mbaa__10\(3),
      I2 => \sig_bytes_to_mbaa__10\(5),
      I3 => sig_btt_residue_slice(5),
      I4 => \sig_bytes_to_mbaa__10\(4),
      I5 => sig_btt_residue_slice(4),
      O => sig_btt_eq_b2mbaa2_carry_i_3_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => sig_btt_residue_slice(0),
      I1 => \sig_bytes_to_mbaa__10\(0),
      I2 => \sig_bytes_to_mbaa__10\(2),
      I3 => sig_btt_residue_slice(2),
      I4 => \sig_bytes_to_mbaa__10\(1),
      I5 => sig_btt_residue_slice(1),
      O => sig_btt_eq_b2mbaa2_carry_i_4_n_0
    );
sig_btt_eq_b2mbaa2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_input_addr_reg(0),
      I1 => \sig_addr_aligned__8\,
      O => \sig_bytes_to_mbaa__10\(0)
    );
sig_btt_eq_b2mbaa2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => sig_input_addr_reg(1),
      I1 => sig_input_addr_reg(0),
      I2 => \sig_addr_aligned__8\,
      O => \sig_bytes_to_mbaa__10\(1)
    );
sig_btt_lt_b2mbaa2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lt_b2mbaa2_carry_n_0,
      CO(2) => sig_btt_lt_b2mbaa2_carry_n_1,
      CO(1) => sig_btt_lt_b2mbaa2_carry_n_2,
      CO(0) => sig_btt_lt_b2mbaa2_carry_n_3,
      CYINIT => '0',
      DI(3) => sig_btt_lt_b2mbaa2_carry_i_1_n_0,
      DI(2) => sig_btt_lt_b2mbaa2_carry_i_2_n_0,
      DI(1) => sig_btt_lt_b2mbaa2_carry_i_3_n_0,
      DI(0) => sig_btt_lt_b2mbaa2_carry_i_4_n_0,
      O(3 downto 0) => NLW_sig_btt_lt_b2mbaa2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sig_btt_lt_b2mbaa2_carry_i_5_n_0,
      S(2) => sig_btt_lt_b2mbaa2_carry_i_6_n_0,
      S(1) => sig_btt_lt_b2mbaa2_carry_i_7_n_0,
      S(0) => sig_btt_lt_b2mbaa2_carry_i_8_n_0
    );
\sig_btt_lt_b2mbaa2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_lt_b2mbaa2_carry_n_0,
      CO(3 downto 2) => \NLW_sig_btt_lt_b2mbaa2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => sig_btt_lt_b2mbaa2,
      CO(0) => \sig_btt_lt_b2mbaa2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \sig_btt_lt_b2mbaa2_carry__0_i_1_n_0\,
      DI(0) => \sig_btt_lt_b2mbaa2_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_sig_btt_lt_b2mbaa2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \sig_btt_lt_b2mbaa2_carry__0_i_3_n_0\,
      S(0) => \sig_btt_lt_b2mbaa2_carry__0_i_4_n_0\
    );
\sig_btt_lt_b2mbaa2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_bytes_to_mbaa(10),
      I1 => sig_btt_residue_slice(10),
      O => \sig_btt_lt_b2mbaa2_carry__0_i_1_n_0\
    );
\sig_btt_lt_b2mbaa2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sig_bytes_to_mbaa__10\(8),
      I1 => sig_btt_residue_slice(8),
      I2 => sig_btt_residue_slice(9),
      I3 => \sig_bytes_to_mbaa__10\(9),
      O => \sig_btt_lt_b2mbaa2_carry__0_i_2_n_0\
    );
\sig_btt_lt_b2mbaa2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sig_btt_residue_slice(10),
      I1 => sig_bytes_to_mbaa(10),
      O => \sig_btt_lt_b2mbaa2_carry__0_i_3_n_0\
    );
\sig_btt_lt_b2mbaa2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sig_bytes_to_mbaa__10\(8),
      I1 => sig_btt_residue_slice(8),
      I2 => \sig_bytes_to_mbaa__10\(9),
      I3 => sig_btt_residue_slice(9),
      O => \sig_btt_lt_b2mbaa2_carry__0_i_4_n_0\
    );
sig_btt_lt_b2mbaa2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000017033017"
    )
        port map (
      I0 => sig_btt_residue_slice(6),
      I1 => sig_btt_residue_slice(7),
      I2 => sig_input_addr_reg(7),
      I3 => sig_btt_lt_b2mbaa2_carry_i_9_n_0,
      I4 => sig_input_addr_reg(6),
      I5 => \sig_addr_aligned__8\,
      O => sig_btt_lt_b2mbaa2_carry_i_1_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sig_input_addr_reg(2),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(3),
      O => sig_btt_lt_b2mbaa2_carry_i_10_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000017033017"
    )
        port map (
      I0 => sig_btt_residue_slice(4),
      I1 => sig_btt_residue_slice(5),
      I2 => sig_input_addr_reg(5),
      I3 => sig_btt_lt_b2mbaa2_carry_i_10_n_0,
      I4 => sig_input_addr_reg(4),
      I5 => \sig_addr_aligned__8\,
      O => sig_btt_lt_b2mbaa2_carry_i_2_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \sig_bytes_to_mbaa__10\(2),
      I1 => sig_btt_residue_slice(2),
      I2 => sig_btt_residue_slice(3),
      I3 => \sig_bytes_to_mbaa__10\(3),
      O => sig_btt_lt_b2mbaa2_carry_i_3_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001730"
    )
        port map (
      I0 => sig_btt_residue_slice(0),
      I1 => sig_btt_residue_slice(1),
      I2 => sig_input_addr_reg(1),
      I3 => sig_input_addr_reg(0),
      I4 => \sig_addr_aligned__8\,
      O => sig_btt_lt_b2mbaa2_carry_i_4_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000214255558418"
    )
        port map (
      I0 => sig_btt_residue_slice(6),
      I1 => sig_input_addr_reg(7),
      I2 => sig_btt_lt_b2mbaa2_carry_i_9_n_0,
      I3 => sig_input_addr_reg(6),
      I4 => \sig_addr_aligned__8\,
      I5 => sig_btt_residue_slice(7),
      O => sig_btt_lt_b2mbaa2_carry_i_5_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000214255558418"
    )
        port map (
      I0 => sig_btt_residue_slice(4),
      I1 => sig_input_addr_reg(5),
      I2 => sig_btt_lt_b2mbaa2_carry_i_10_n_0,
      I3 => sig_input_addr_reg(4),
      I4 => \sig_addr_aligned__8\,
      I5 => sig_btt_residue_slice(5),
      O => sig_btt_lt_b2mbaa2_carry_i_6_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \sig_bytes_to_mbaa__10\(2),
      I1 => sig_btt_residue_slice(2),
      I2 => \sig_bytes_to_mbaa__10\(3),
      I3 => sig_btt_residue_slice(3),
      O => sig_btt_lt_b2mbaa2_carry_i_7_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00245581"
    )
        port map (
      I0 => sig_btt_residue_slice(0),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => \sig_addr_aligned__8\,
      I4 => sig_btt_residue_slice(1),
      O => sig_btt_lt_b2mbaa2_carry_i_8_n_0
    );
sig_btt_lt_b2mbaa2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_input_addr_reg(4),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(3),
      I5 => sig_input_addr_reg(5),
      O => sig_btt_lt_b2mbaa2_carry_i_9_n_0
    );
sig_byte_change_minus1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_byte_change_minus1_carry_n_0,
      CO(2) => sig_byte_change_minus1_carry_n_1,
      CO(1) => sig_byte_change_minus1_carry_n_2,
      CO(0) => sig_byte_change_minus1_carry_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => dout(2 downto 0),
      O(3 downto 0) => \^sig_adjusted_addr_incr\(3 downto 0),
      S(3) => dout(3),
      S(2 downto 0) => \sig_xfer_len_reg_reg[0]_0\(2 downto 0)
    );
\sig_byte_change_minus1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_byte_change_minus1_carry_n_0,
      CO(3) => \sig_byte_change_minus1_carry__0_n_0\,
      CO(2) => \sig_byte_change_minus1_carry__0_n_1\,
      CO(1) => \sig_byte_change_minus1_carry__0_n_2\,
      CO(0) => \sig_byte_change_minus1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^sig_adjusted_addr_incr\(7 downto 4),
      S(3 downto 0) => dout(7 downto 4)
    );
\sig_byte_change_minus1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_byte_change_minus1_carry__0_n_0\,
      CO(3 downto 2) => \NLW_sig_byte_change_minus1_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sig_byte_change_minus1_carry__1_n_2\,
      CO(0) => \sig_byte_change_minus1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sig_byte_change_minus1_carry__1_O_UNCONNECTED\(3),
      O(2 downto 0) => \^sig_adjusted_addr_incr\(10 downto 8),
      S(3) => '0',
      S(2 downto 0) => dout(10 downto 8)
    );
sig_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => sig_calc_error_reg_i_3_n_0,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(3),
      I4 => \out\(2),
      I5 => sig_calc_error_reg_i_4_n_0,
      O => \sig_btt_is_zero__0\
    );
sig_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(12),
      I1 => \out\(13),
      I2 => \out\(10),
      I3 => \out\(11),
      I4 => \out\(15),
      I5 => \out\(14),
      O => sig_calc_error_reg_i_3_n_0
    );
sig_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(6),
      I1 => \out\(7),
      I2 => \out\(4),
      I3 => \out\(5),
      I4 => \out\(9),
      I5 => \out\(8),
      O => sig_calc_error_reg_i_4_n_0
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_calc_error_reg_reg_1,
      Q => \^sig_calc_error_reg_reg_0\,
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^sig_csm_pop_child_cmd_reg_0\,
      I1 => sig_csm_ld_xfer,
      I2 => \^sig_child_qual_burst_type_reg_0\,
      O => \sig_child_addr_cntr_lsh[0]_i_1_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(0),
      I1 => \^sig_child_addr_cntr_lsh_reg[2]_0\(0),
      I2 => \^sig_csm_pop_child_cmd_reg_0\,
      I3 => \sig_child_addr_reg_reg_n_0_[0]\,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\(0)
    );
\sig_child_addr_cntr_lsh[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(3),
      I1 => sig_child_addr_cntr_lsh_reg(3),
      I2 => \^sig_csm_pop_child_cmd_reg_0\,
      I3 => \sig_child_addr_reg_reg_n_0_[3]\,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\(3)
    );
\sig_child_addr_cntr_lsh[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(2),
      I1 => \^sig_child_addr_cntr_lsh_reg[2]_0\(2),
      I2 => \^sig_csm_pop_child_cmd_reg_0\,
      I3 => \sig_child_addr_reg_reg_n_0_[2]\,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\(2)
    );
\sig_child_addr_cntr_lsh[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(1),
      I1 => \^sig_child_addr_cntr_lsh_reg[2]_0\(1),
      I2 => \^sig_csm_pop_child_cmd_reg_0\,
      I3 => \sig_child_addr_reg_reg_n_0_[1]\,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\(1)
    );
\sig_child_addr_cntr_lsh[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[15]\,
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => p_1_in,
      O => \sig_child_addr_cntr_lsh[12]_i_2_n_0\
    );
\sig_child_addr_cntr_lsh[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[14]\,
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_child_addr_cntr_lsh_reg(14),
      O => \sig_child_addr_cntr_lsh[12]_i_3_n_0\
    );
\sig_child_addr_cntr_lsh[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[13]\,
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_child_addr_cntr_lsh_reg(13),
      O => \sig_child_addr_cntr_lsh[12]_i_4_n_0\
    );
\sig_child_addr_cntr_lsh[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[12]\,
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_child_addr_cntr_lsh_reg(12),
      O => \sig_child_addr_cntr_lsh[12]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(7),
      I1 => sig_child_addr_cntr_lsh_reg(7),
      I2 => \^sig_csm_pop_child_cmd_reg_0\,
      I3 => \sig_child_addr_reg_reg_n_0_[7]\,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3)
    );
\sig_child_addr_cntr_lsh[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(6),
      I1 => sig_child_addr_cntr_lsh_reg(6),
      I2 => \^sig_csm_pop_child_cmd_reg_0\,
      I3 => \sig_child_addr_reg_reg_n_0_[6]\,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(2)
    );
\sig_child_addr_cntr_lsh[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(5),
      I1 => sig_child_addr_cntr_lsh_reg(5),
      I2 => \^sig_csm_pop_child_cmd_reg_0\,
      I3 => \sig_child_addr_reg_reg_n_0_[5]\,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(1)
    );
\sig_child_addr_cntr_lsh[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(4),
      I1 => sig_child_addr_cntr_lsh_reg(4),
      I2 => \^sig_csm_pop_child_cmd_reg_0\,
      I3 => \sig_child_addr_reg_reg_n_0_[4]\,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(0)
    );
\sig_child_addr_cntr_lsh[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sig_child_addr_reg_reg_n_0_[11]\,
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_child_addr_cntr_lsh_reg(11),
      O => \sig_child_addr_reg_reg[11]_0\(3)
    );
\sig_child_addr_cntr_lsh[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(10),
      I1 => sig_child_addr_cntr_lsh_reg(10),
      I2 => \^sig_csm_pop_child_cmd_reg_0\,
      I3 => \sig_child_addr_reg_reg_n_0_[10]\,
      O => \sig_child_addr_reg_reg[11]_0\(2)
    );
\sig_child_addr_cntr_lsh[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(9),
      I1 => sig_child_addr_cntr_lsh_reg(9),
      I2 => \^sig_csm_pop_child_cmd_reg_0\,
      I3 => \sig_child_addr_reg_reg_n_0_[9]\,
      O => \sig_child_addr_reg_reg[11]_0\(1)
    );
\sig_child_addr_cntr_lsh[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F606"
    )
        port map (
      I0 => dout(8),
      I1 => sig_child_addr_cntr_lsh_reg(8),
      I2 => \^sig_csm_pop_child_cmd_reg_0\,
      I3 => \sig_child_addr_reg_reg_n_0_[8]\,
      O => \sig_child_addr_reg_reg[11]_0\(0)
    );
\sig_child_addr_cntr_lsh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => O(0),
      Q => \^sig_child_addr_cntr_lsh_reg[2]_0\(0),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[11]_0\(2),
      Q => sig_child_addr_cntr_lsh_reg(10),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[11]_0\(3),
      Q => sig_child_addr_cntr_lsh_reg(11),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7\,
      Q => sig_child_addr_cntr_lsh_reg(12),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_lsh_reg[15]_0\(0),
      CO(3) => \NLW_sig_child_addr_cntr_lsh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_lsh[12]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_lsh[12]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_lsh[12]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_lsh[12]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_6\,
      Q => sig_child_addr_cntr_lsh_reg(13),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_5\,
      Q => sig_child_addr_cntr_lsh_reg(14),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[12]_i_1_n_4\,
      Q => p_1_in,
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => O(1),
      Q => \^sig_child_addr_cntr_lsh_reg[2]_0\(1),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => O(2),
      Q => \^sig_child_addr_cntr_lsh_reg[2]_0\(2),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => O(3),
      Q => sig_child_addr_cntr_lsh_reg(3),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[7]_0\(0),
      Q => sig_child_addr_cntr_lsh_reg(4),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[7]_0\(1),
      Q => sig_child_addr_cntr_lsh_reg(5),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[7]_0\(2),
      Q => sig_child_addr_cntr_lsh_reg(6),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[7]_0\(3),
      Q => sig_child_addr_cntr_lsh_reg(7),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[11]_0\(0),
      Q => sig_child_addr_cntr_lsh_reg(8),
      R => sig_init_reg
    );
\sig_child_addr_cntr_lsh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_lsh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_lsh_reg[11]_0\(1),
      Q => sig_child_addr_cntr_lsh_reg(9),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^sig_csm_pop_child_cmd_reg_0\,
      I1 => \^sig_child_qual_burst_type_reg_0\,
      I2 => sig_csm_ld_xfer,
      I3 => sig_child_addr_lsh_rollover_reg,
      O => \sig_child_addr_cntr_msh[0]_i_1_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(0),
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_child_addr_cntr_msh_reg(0),
      O => \sig_child_addr_cntr_msh[0]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(3),
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_child_addr_cntr_msh_reg(3),
      O => \sig_child_addr_cntr_msh[0]_i_4_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(2),
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_child_addr_cntr_msh_reg(2),
      O => \sig_child_addr_cntr_msh[0]_i_5_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(1),
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_child_addr_cntr_msh_reg(1),
      O => \sig_child_addr_cntr_msh[0]_i_6_n_0\
    );
\sig_child_addr_cntr_msh[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C5"
    )
        port map (
      I0 => sig_child_addr_cntr_msh_reg(0),
      I1 => data(0),
      I2 => \^sig_csm_pop_child_cmd_reg_0\,
      O => \sig_child_addr_cntr_msh[0]_i_7_n_0\
    );
\sig_child_addr_cntr_msh[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(15),
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_child_addr_cntr_msh_reg(15),
      O => \sig_child_addr_cntr_msh[12]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(14),
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_child_addr_cntr_msh_reg(14),
      O => \sig_child_addr_cntr_msh[12]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(13),
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_child_addr_cntr_msh_reg(13),
      O => \sig_child_addr_cntr_msh[12]_i_4_n_0\
    );
\sig_child_addr_cntr_msh[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(12),
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_child_addr_cntr_msh_reg(12),
      O => \sig_child_addr_cntr_msh[12]_i_5_n_0\
    );
\sig_child_addr_cntr_msh[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(7),
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_child_addr_cntr_msh_reg(7),
      O => \sig_child_addr_cntr_msh[4]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(6),
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_child_addr_cntr_msh_reg(6),
      O => \sig_child_addr_cntr_msh[4]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(5),
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_child_addr_cntr_msh_reg(5),
      O => \sig_child_addr_cntr_msh[4]_i_4_n_0\
    );
\sig_child_addr_cntr_msh[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(4),
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_child_addr_cntr_msh_reg(4),
      O => \sig_child_addr_cntr_msh[4]_i_5_n_0\
    );
\sig_child_addr_cntr_msh[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(11),
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_child_addr_cntr_msh_reg(11),
      O => \sig_child_addr_cntr_msh[8]_i_2_n_0\
    );
\sig_child_addr_cntr_msh[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(10),
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_child_addr_cntr_msh_reg(10),
      O => \sig_child_addr_cntr_msh[8]_i_3_n_0\
    );
\sig_child_addr_cntr_msh[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(9),
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_child_addr_cntr_msh_reg(9),
      O => \sig_child_addr_cntr_msh[8]_i_4_n_0\
    );
\sig_child_addr_cntr_msh[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data(8),
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_child_addr_cntr_msh_reg(8),
      O => \sig_child_addr_cntr_msh[8]_i_5_n_0\
    );
\sig_child_addr_cntr_msh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[0]_i_2_n_7\,
      Q => sig_child_addr_cntr_msh_reg(0),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_0\,
      CO(2) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_1\,
      CO(1) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_2\,
      CO(0) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sig_child_addr_cntr_msh[0]_i_3_n_0\,
      O(3) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_4\,
      O(2) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_5\,
      O(1) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_6\,
      O(0) => \sig_child_addr_cntr_msh_reg[0]_i_2_n_7\,
      S(3) => \sig_child_addr_cntr_msh[0]_i_4_n_0\,
      S(2) => \sig_child_addr_cntr_msh[0]_i_5_n_0\,
      S(1) => \sig_child_addr_cntr_msh[0]_i_6_n_0\,
      S(0) => \sig_child_addr_cntr_msh[0]_i_7_n_0\
    );
\sig_child_addr_cntr_msh_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[8]_i_1_n_5\,
      Q => sig_child_addr_cntr_msh_reg(10),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[8]_i_1_n_4\,
      Q => sig_child_addr_cntr_msh_reg(11),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[12]_i_1_n_7\,
      Q => sig_child_addr_cntr_msh_reg(12),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_msh_reg[8]_i_1_n_0\,
      CO(3) => \NLW_sig_child_addr_cntr_msh_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_msh_reg[12]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_msh[12]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_msh[12]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_msh[12]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_msh[12]_i_5_n_0\
    );
\sig_child_addr_cntr_msh_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[12]_i_1_n_6\,
      Q => sig_child_addr_cntr_msh_reg(13),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[12]_i_1_n_5\,
      Q => sig_child_addr_cntr_msh_reg(14),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[12]_i_1_n_4\,
      Q => sig_child_addr_cntr_msh_reg(15),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[0]_i_2_n_6\,
      Q => sig_child_addr_cntr_msh_reg(1),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[0]_i_2_n_5\,
      Q => sig_child_addr_cntr_msh_reg(2),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[0]_i_2_n_4\,
      Q => sig_child_addr_cntr_msh_reg(3),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[4]_i_1_n_7\,
      Q => sig_child_addr_cntr_msh_reg(4),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_msh_reg[0]_i_2_n_0\,
      CO(3) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_0\,
      CO(2) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_msh_reg[4]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_msh[4]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_msh[4]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_msh[4]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_msh[4]_i_5_n_0\
    );
\sig_child_addr_cntr_msh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[4]_i_1_n_6\,
      Q => sig_child_addr_cntr_msh_reg(5),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[4]_i_1_n_5\,
      Q => sig_child_addr_cntr_msh_reg(6),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[4]_i_1_n_4\,
      Q => sig_child_addr_cntr_msh_reg(7),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[8]_i_1_n_7\,
      Q => sig_child_addr_cntr_msh_reg(8),
      R => sig_init_reg
    );
\sig_child_addr_cntr_msh_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_msh_reg[4]_i_1_n_0\,
      CO(3) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_0\,
      CO(2) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_4\,
      O(2) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_5\,
      O(1) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_6\,
      O(0) => \sig_child_addr_cntr_msh_reg[8]_i_1_n_7\,
      S(3) => \sig_child_addr_cntr_msh[8]_i_2_n_0\,
      S(2) => \sig_child_addr_cntr_msh[8]_i_3_n_0\,
      S(1) => \sig_child_addr_cntr_msh[8]_i_4_n_0\,
      S(0) => \sig_child_addr_cntr_msh[8]_i_5_n_0\
    );
\sig_child_addr_cntr_msh_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_child_addr_cntr_msh[0]_i_1_n_0\,
      D => \sig_child_addr_cntr_msh_reg[8]_i_1_n_6\,
      Q => sig_child_addr_cntr_msh_reg(9),
      R => sig_init_reg
    );
sig_child_addr_lsh_rollover_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => sig_predict_child_addr_lsh(15),
      O => sig_child_addr_lsh_rollover
    );
sig_child_addr_lsh_rollover_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(6),
      I1 => dout(6),
      O => sig_child_addr_lsh_rollover_reg_i_10_n_0
    );
sig_child_addr_lsh_rollover_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(5),
      I1 => dout(5),
      O => sig_child_addr_lsh_rollover_reg_i_11_n_0
    );
sig_child_addr_lsh_rollover_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(4),
      I1 => dout(4),
      O => sig_child_addr_lsh_rollover_reg_i_12_n_0
    );
sig_child_addr_lsh_rollover_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(3),
      I1 => dout(3),
      O => sig_child_addr_lsh_rollover_reg_i_13_n_0
    );
sig_child_addr_lsh_rollover_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_child_addr_cntr_lsh_reg[2]_0\(2),
      I1 => dout(2),
      O => sig_child_addr_lsh_rollover_reg_i_14_n_0
    );
sig_child_addr_lsh_rollover_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_child_addr_cntr_lsh_reg[2]_0\(1),
      I1 => dout(1),
      O => sig_child_addr_lsh_rollover_reg_i_15_n_0
    );
sig_child_addr_lsh_rollover_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^sig_child_addr_cntr_lsh_reg[2]_0\(0),
      I1 => dout(0),
      O => sig_child_addr_lsh_rollover_reg_i_16_n_0
    );
sig_child_addr_lsh_rollover_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(10),
      I1 => dout(10),
      O => sig_child_addr_lsh_rollover_reg_i_5_n_0
    );
sig_child_addr_lsh_rollover_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(9),
      I1 => dout(9),
      O => sig_child_addr_lsh_rollover_reg_i_6_n_0
    );
sig_child_addr_lsh_rollover_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(8),
      I1 => dout(8),
      O => sig_child_addr_lsh_rollover_reg_i_7_n_0
    );
sig_child_addr_lsh_rollover_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sig_child_addr_cntr_lsh_reg(7),
      I1 => dout(7),
      O => sig_child_addr_lsh_rollover_reg_i_9_n_0
    );
sig_child_addr_lsh_rollover_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_addr_lsh_rollover,
      Q => sig_child_addr_lsh_rollover_reg,
      R => sig_init_reg
    );
sig_child_addr_lsh_rollover_reg_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,
      CO(3) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_1,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_2,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => sig_predict_child_addr_lsh(15),
      O(2 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_2_O_UNCONNECTED(2 downto 0),
      S(3) => p_1_in,
      S(2 downto 0) => sig_child_addr_cntr_lsh_reg(14 downto 12)
    );
sig_child_addr_lsh_rollover_reg_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => sig_child_addr_lsh_rollover_reg_reg_i_4_n_0,
      CO(3) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_0,
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_1,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_2,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sig_child_addr_cntr_lsh_reg(10 downto 8),
      O(3 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => sig_child_addr_cntr_lsh_reg(11),
      S(2) => sig_child_addr_lsh_rollover_reg_i_5_n_0,
      S(1) => sig_child_addr_lsh_rollover_reg_i_6_n_0,
      S(0) => sig_child_addr_lsh_rollover_reg_i_7_n_0
    );
sig_child_addr_lsh_rollover_reg_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => sig_child_addr_lsh_rollover_reg_reg_i_8_n_0,
      CO(3) => sig_child_addr_lsh_rollover_reg_reg_i_4_n_0,
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_4_n_1,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_4_n_2,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => sig_child_addr_cntr_lsh_reg(7 downto 4),
      O(3 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => sig_child_addr_lsh_rollover_reg_i_9_n_0,
      S(2) => sig_child_addr_lsh_rollover_reg_i_10_n_0,
      S(1) => sig_child_addr_lsh_rollover_reg_i_11_n_0,
      S(0) => sig_child_addr_lsh_rollover_reg_i_12_n_0
    );
sig_child_addr_lsh_rollover_reg_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_child_addr_lsh_rollover_reg_reg_i_8_n_0,
      CO(2) => sig_child_addr_lsh_rollover_reg_reg_i_8_n_1,
      CO(1) => sig_child_addr_lsh_rollover_reg_reg_i_8_n_2,
      CO(0) => sig_child_addr_lsh_rollover_reg_reg_i_8_n_3,
      CYINIT => '0',
      DI(3) => sig_child_addr_cntr_lsh_reg(3),
      DI(2 downto 0) => \^sig_child_addr_cntr_lsh_reg[2]_0\(2 downto 0),
      O(3 downto 0) => NLW_sig_child_addr_lsh_rollover_reg_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => sig_child_addr_lsh_rollover_reg_i_13_n_0,
      S(2) => sig_child_addr_lsh_rollover_reg_i_14_n_0,
      S(1) => sig_child_addr_lsh_rollover_reg_i_15_n_0,
      S(0) => sig_child_addr_lsh_rollover_reg_i_16_n_0
    );
\sig_child_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(0),
      Q => \sig_child_addr_reg_reg_n_0_[0]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(10),
      Q => \sig_child_addr_reg_reg_n_0_[10]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(11),
      Q => \sig_child_addr_reg_reg_n_0_[11]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(12),
      Q => \sig_child_addr_reg_reg_n_0_[12]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(13),
      Q => \sig_child_addr_reg_reg_n_0_[13]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(14),
      Q => \sig_child_addr_reg_reg_n_0_[14]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(15),
      Q => \sig_child_addr_reg_reg_n_0_[15]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(16),
      Q => data(0),
      R => SR(0)
    );
\sig_child_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(17),
      Q => data(1),
      R => SR(0)
    );
\sig_child_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(18),
      Q => data(2),
      R => SR(0)
    );
\sig_child_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(19),
      Q => data(3),
      R => SR(0)
    );
\sig_child_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(1),
      Q => \sig_child_addr_reg_reg_n_0_[1]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(20),
      Q => data(4),
      R => SR(0)
    );
\sig_child_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(21),
      Q => data(5),
      R => SR(0)
    );
\sig_child_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(22),
      Q => data(6),
      R => SR(0)
    );
\sig_child_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(23),
      Q => data(7),
      R => SR(0)
    );
\sig_child_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(24),
      Q => data(8),
      R => SR(0)
    );
\sig_child_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(25),
      Q => data(9),
      R => SR(0)
    );
\sig_child_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(26),
      Q => data(10),
      R => SR(0)
    );
\sig_child_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(27),
      Q => data(11),
      R => SR(0)
    );
\sig_child_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(28),
      Q => data(12),
      R => SR(0)
    );
\sig_child_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(29),
      Q => data(13),
      R => SR(0)
    );
\sig_child_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(2),
      Q => \sig_child_addr_reg_reg_n_0_[2]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(30),
      Q => data(14),
      R => SR(0)
    );
\sig_child_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(31),
      Q => data(15),
      R => SR(0)
    );
\sig_child_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(3),
      Q => \sig_child_addr_reg_reg_n_0_[3]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(4),
      Q => \sig_child_addr_reg_reg_n_0_[4]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(5),
      Q => \sig_child_addr_reg_reg_n_0_[5]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(6),
      Q => \sig_child_addr_reg_reg_n_0_[6]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(7),
      Q => \sig_child_addr_reg_reg_n_0_[7]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(8),
      Q => \sig_child_addr_reg_reg_n_0_[8]\,
      R => SR(0)
    );
\sig_child_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_addr_reg(9),
      Q => \sig_child_addr_reg_reg_n_0_[9]\,
      R => SR(0)
    );
sig_child_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_input_burst_type_reg,
      Q => sig_child_burst_type_reg,
      R => SR(0)
    );
sig_child_cmd_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_psm_ld_chcmd_reg,
      Q => sig_child_cmd_reg_full,
      R => SR(0)
    );
sig_child_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => \^sig_calc_error_reg_reg_0\,
      Q => \^sig_child_error_reg\,
      R => SR(0)
    );
sig_child_qual_burst_type_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_qual_burst_type_reg_1,
      Q => \^sig_child_qual_burst_type_reg_0\,
      R => sig_init_reg
    );
sig_child_qual_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_qual_error_reg_reg_0,
      Q => \^sig_child_qual_error_reg\,
      R => sig_init_reg
    );
sig_child_qual_first_of_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E2E2E2"
    )
        port map (
      I0 => \^sig_child_qual_first_of_2\,
      I1 => \^sig_csm_pop_child_cmd_reg_0\,
      I2 => sig_needed_2_realign_cmds,
      I3 => p_32_out,
      I4 => dout(11),
      I5 => sig_init_reg,
      O => sig_child_qual_first_of_2_i_1_n_0
    );
sig_child_qual_first_of_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_child_qual_first_of_2_i_1_n_0,
      Q => \^sig_child_qual_first_of_2\,
      R => '0'
    );
sig_cmd2addr_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CFAA"
    )
        port map (
      I0 => sig_csm_ld_xfer,
      I1 => sig_cmd2addr_valid_reg_0,
      I2 => sig_inhibit_rdy_n,
      I3 => \^p_22_out\,
      I4 => sig_init_reg,
      O => sig_cmd2addr_valid_i_1_n_0
    );
sig_cmd2addr_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmd2addr_valid_i_1_n_0,
      Q => \^p_22_out\,
      R => '0'
    );
sig_cmd2data_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CFAA"
    )
        port map (
      I0 => sig_csm_ld_xfer,
      I1 => sig_cmd2data_valid_reg_0,
      I2 => sig_inhibit_rdy_n_0,
      I3 => \^p_11_out\,
      I4 => sig_init_reg,
      O => sig_cmd2data_valid_i_1_n_0
    );
sig_cmd2data_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmd2data_valid_i_1_n_0,
      Q => \^p_11_out\,
      R => '0'
    );
sig_csm_ld_xfer_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \^p_11_out\,
      I1 => \^p_22_out\,
      I2 => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      I3 => \FSM_onehot_sig_csm_state_reg_n_0_[2]\,
      O => sig_csm_ld_xfer_ns
    );
sig_csm_ld_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_ld_xfer_ns,
      Q => sig_csm_ld_xfer,
      R => sig_init_reg
    );
sig_csm_pop_child_cmd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_sig_csm_state_reg_n_0_[1]\,
      I1 => sig_child_cmd_reg_full,
      O => sig_csm_pop_child_cmd_ns
    );
sig_csm_pop_child_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_pop_child_cmd_ns,
      Q => \^sig_csm_pop_child_cmd_reg_0\,
      R => sig_init_reg
    );
sig_csm_pop_sf_fifo_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \FSM_onehot_sig_csm_state_reg_n_0_[5]\,
      I1 => \^p_11_out\,
      I2 => \^p_22_out\,
      O => sig_csm_pop_sf_fifo_ns
    );
sig_csm_pop_sf_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_csm_pop_sf_fifo_ns,
      Q => p_32_out,
      R => sig_init_reg
    );
sig_first_realigner_cmd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => sig_first_realigner_cmd,
      I1 => sig_psm_ld_realigner_reg,
      I2 => sig_push_input_reg13_out,
      I3 => sig_init_reg,
      O => sig_first_realigner_cmd_i_1_n_0
    );
sig_first_realigner_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_first_realigner_cmd_i_1_n_0,
      Q => sig_first_realigner_cmd,
      R => '0'
    );
\sig_input_addr_reg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^sig_psm_halt_reg_0\,
      I1 => \^sig_input_reg_empty_reg_0\,
      I2 => Q(0),
      I3 => \^sig_calc_error_reg_reg_0\,
      O => sig_push_input_reg13_out
    );
\sig_input_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(18),
      Q => sig_input_addr_reg(0),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(28),
      Q => sig_input_addr_reg(10),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(29),
      Q => sig_input_addr_reg(11),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(30),
      Q => sig_input_addr_reg(12),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(31),
      Q => sig_input_addr_reg(13),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(32),
      Q => sig_input_addr_reg(14),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(33),
      Q => sig_input_addr_reg(15),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(34),
      Q => sig_input_addr_reg(16),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(35),
      Q => sig_input_addr_reg(17),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(36),
      Q => sig_input_addr_reg(18),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(37),
      Q => sig_input_addr_reg(19),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(19),
      Q => sig_input_addr_reg(1),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(38),
      Q => sig_input_addr_reg(20),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(39),
      Q => sig_input_addr_reg(21),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(40),
      Q => sig_input_addr_reg(22),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(41),
      Q => sig_input_addr_reg(23),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(42),
      Q => sig_input_addr_reg(24),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(43),
      Q => sig_input_addr_reg(25),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(44),
      Q => sig_input_addr_reg(26),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(45),
      Q => sig_input_addr_reg(27),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(46),
      Q => sig_input_addr_reg(28),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(47),
      Q => sig_input_addr_reg(29),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(20),
      Q => sig_input_addr_reg(2),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(48),
      Q => sig_input_addr_reg(30),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(49),
      Q => sig_input_addr_reg(31),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(21),
      Q => sig_input_addr_reg(3),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(22),
      Q => sig_input_addr_reg(4),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(23),
      Q => sig_input_addr_reg(5),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(24),
      Q => sig_input_addr_reg(6),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(25),
      Q => sig_input_addr_reg(7),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(26),
      Q => sig_input_addr_reg(8),
      R => sig_input_cache_type_reg0
    );
\sig_input_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(27),
      Q => sig_input_addr_reg(9),
      R => sig_input_cache_type_reg0
    );
sig_input_burst_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(16),
      Q => sig_input_burst_type_reg,
      R => sig_input_cache_type_reg0
    );
sig_input_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => \out\(17),
      Q => sig_input_eof_reg,
      R => sig_input_cache_type_reg0
    );
sig_input_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_input_reg13_out,
      D => '0',
      Q => \^sig_input_reg_empty_reg_0\,
      S => sig_input_cache_type_reg0
    );
sig_needed_2_realign_cmds_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_skip_align2mbaa_s_h,
      O => sig_needed_2_realign_cmds_i_1_n_0
    );
sig_needed_2_realign_cmds_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_chcmd_reg,
      D => sig_needed_2_realign_cmds_i_1_n_0,
      Q => sig_needed_2_realign_cmds,
      R => SR(0)
    );
sig_psm_halt_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_psm_state(0),
      I1 => sig_psm_state(1),
      O => sig_psm_halt_ns
    );
sig_psm_halt_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_halt_ns,
      Q => \^sig_psm_halt_reg_0\,
      S => sig_init_reg
    );
sig_psm_ld_calc1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => sig_psm_state(0),
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(1),
      I3 => sig_realign_reg_empty,
      O => sig_psm_ld_calc1_ns
    );
sig_psm_ld_calc1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_calc1_ns,
      Q => sig_psm_ld_calc1,
      R => sig_init_reg
    );
sig_psm_ld_chcmd_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(0),
      I3 => sig_psm_state(1),
      O => sig_psm_ld_chcmd_reg_ns
    );
sig_psm_ld_chcmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_chcmd_reg_ns,
      Q => sig_psm_ld_chcmd_reg,
      R => sig_init_reg
    );
sig_psm_ld_realigner_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => sig_realign_reg_empty,
      I1 => sig_psm_state(2),
      I2 => sig_psm_state(1),
      I3 => sig_psm_state(0),
      O => sig_psm_ld_realigner_reg_ns
    );
sig_psm_ld_realigner_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_ld_realigner_reg_ns,
      Q => sig_psm_ld_realigner_reg,
      R => sig_init_reg
    );
sig_psm_pop_input_cmd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => sig_psm_state(0),
      I1 => sig_realign_reg_empty,
      I2 => sig_psm_state(2),
      I3 => sig_psm_state(1),
      I4 => sig_psm_pop_input_cmd_i_2_n_0,
      O => sig_psm_pop_input_cmd_ns
    );
sig_psm_pop_input_cmd_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => sig_child_cmd_reg_full,
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => \sig_psm_state_ns2__0\,
      I3 => sig_skip_align2mbaa_s_h,
      I4 => sig_psm_state(2),
      O => sig_psm_pop_input_cmd_i_2_n_0
    );
sig_psm_pop_input_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_psm_pop_input_cmd_ns,
      Q => sig_psm_pop_input_cmd,
      R => sig_init_reg
    );
\sig_realign_btt_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(0),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(2),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(10),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(12),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(11),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(13),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(12),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(14),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(13),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(15),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(14),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(16),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(15),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(17),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(1),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(3),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(2),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(4),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(3),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(5),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(4),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(6),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(5),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(7),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(6),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(8),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(7),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(9),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(8),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(10),
      R => sig_realign_tag_reg0
    );
\sig_realign_btt_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realigner_btt2(9),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(11),
      R => sig_realign_tag_reg0
    );
sig_realign_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => \^sig_calc_error_reg_reg_0\,
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(20),
      R => sig_realign_tag_reg0
    );
sig_realign_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \sig_psm_state_ns2__0\,
      I1 => sig_first_realigner_cmd,
      I2 => \^sig_calc_error_reg_reg_0\,
      O => sig_realign_cmd_cmplt_reg0
    );
sig_realign_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_cmd_cmplt_reg0,
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(19),
      R => sig_realign_tag_reg0
    );
\sig_realign_dest_align_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_psm_ld_calc1,
      I1 => sig_input_addr_reg(0),
      O => sig_dre_dest_align(0)
    );
\sig_realign_dest_align_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_psm_ld_calc1,
      I1 => sig_input_addr_reg(1),
      O => sig_dre_dest_align(1)
    );
\sig_realign_dest_align_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_dre_dest_align(0),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(0),
      R => sig_realign_tag_reg0
    );
\sig_realign_dest_align_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_dre_dest_align(1),
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(1),
      R => sig_realign_tag_reg0
    );
sig_realign_eof_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => sig_first_realigner_cmd,
      I1 => sig_input_eof_reg,
      I2 => \sig_psm_state_ns2__0\,
      O => sig_realign_eof_reg0
    );
sig_realign_eof_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEEEEE00000000"
    )
        port map (
      I0 => \sig_addr_aligned__8\,
      I1 => \^sig_calc_error_reg_reg_0\,
      I2 => sig_btt_eq_b2mbaa2,
      I3 => sig_btt_lt_b2mbaa2,
      I4 => \sig_realigner_btt2[15]_i_5_n_0\,
      I5 => sig_first_realigner_cmd,
      O => \sig_psm_state_ns2__0\
    );
sig_realign_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_eof_reg0,
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(18),
      R => sig_realign_tag_reg0
    );
sig_realign_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => '0',
      Q => sig_realign_reg_empty,
      S => sig_realign_tag_reg0
    );
sig_realign_reg_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_psm_ld_realigner_reg,
      I2 => \sig_realign_strt_offset_reg_reg[0]_1\,
      I3 => sig_inhibit_rdy_n_1,
      I4 => \^p_9_out_1\,
      O => sig_realign_tag_reg0
    );
sig_realign_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_psm_ld_realigner_reg,
      Q => \^p_9_out_1\,
      R => sig_realign_tag_reg0
    );
\sig_realign_strt_offset_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_input_addr_reg(2),
      I1 => sig_psm_ld_calc1,
      O => sig_realign_strt_offset
    );
\sig_realign_strt_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_psm_ld_realigner_reg,
      D => sig_realign_strt_offset,
      Q => \sig_realign_strt_offset_reg_reg[0]_0\(21),
      R => sig_realign_tag_reg0
    );
\sig_realigner_btt2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFF0400"
    )
        port map (
      I0 => \sig_realign_btt_cntr_decr1__0\,
      I1 => sig_input_addr_reg(0),
      I2 => \sig_addr_aligned__8\,
      I3 => \sig_realigner_btt1__0\,
      I4 => sig_btt_residue_slice(0),
      O => sig_realigner_btt(0)
    );
\sig_realigner_btt2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \sig_realign_btt_cntr_decr1__0\,
      I1 => sig_bytes_to_mbaa(10),
      I2 => \sig_realigner_btt1__0\,
      I3 => sig_btt_residue_slice(10),
      O => sig_realigner_btt(10)
    );
\sig_realigner_btt2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => sig_input_addr_reg(9),
      I1 => sig_input_addr_reg(7),
      I2 => sig_btt_lt_b2mbaa2_carry_i_9_n_0,
      I3 => sig_input_addr_reg(6),
      I4 => sig_input_addr_reg(8),
      I5 => \sig_addr_aligned__8\,
      O => sig_bytes_to_mbaa(10)
    );
\sig_realigner_btt2[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \sig_realigner_btt1__0\,
      I1 => sig_btt_upper_slice(0),
      O => sig_realigner_btt(11)
    );
\sig_realigner_btt2[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \sig_realigner_btt1__0\,
      I1 => sig_btt_upper_slice(1),
      O => sig_realigner_btt(12)
    );
\sig_realigner_btt2[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \sig_realigner_btt1__0\,
      I1 => sig_btt_upper_slice(2),
      O => sig_realigner_btt(13)
    );
\sig_realigner_btt2[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \sig_realigner_btt1__0\,
      I1 => sig_btt_upper_slice(3),
      O => sig_realigner_btt(14)
    );
\sig_realigner_btt2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => sig_init_reg,
      I1 => \sig_realigner_btt1__0\,
      I2 => \sig_realign_btt_cntr_decr1__0\,
      O => \sig_realigner_btt2[15]_i_1_n_0\
    );
\sig_realigner_btt2[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \sig_realigner_btt1__0\,
      I1 => sig_btt_upper_slice(4),
      O => sig_realigner_btt(15)
    );
\sig_realigner_btt2[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_first_realigner_cmd,
      I1 => sig_skip_align2mbaa,
      O => \sig_realigner_btt1__0\
    );
\sig_realigner_btt2[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \sig_realigner_btt2[15]_i_5_n_0\,
      I1 => sig_btt_lt_b2mbaa2,
      I2 => sig_btt_eq_b2mbaa2,
      I3 => sig_first_realigner_cmd,
      O => \sig_realign_btt_cntr_decr1__0\
    );
\sig_realigner_btt2[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => sig_btt_upper_slice(2),
      I1 => sig_btt_upper_slice(4),
      I2 => sig_btt_upper_slice(0),
      I3 => sig_btt_upper_slice(1),
      I4 => sig_btt_upper_slice(3),
      I5 => sig_first_realigner_cmd,
      O => \sig_realigner_btt2[15]_i_5_n_0\
    );
\sig_realigner_btt2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEFFFF00140000"
    )
        port map (
      I0 => \sig_realign_btt_cntr_decr1__0\,
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => \sig_addr_aligned__8\,
      I4 => \sig_realigner_btt1__0\,
      I5 => sig_btt_residue_slice(1),
      O => sig_realigner_btt(1)
    );
\sig_realigner_btt2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sig_input_addr_reg(9),
      I1 => sig_input_addr_reg(8),
      I2 => sig_input_addr_reg(2),
      I3 => sig_input_addr_reg(3),
      I4 => \sig_realigner_btt2[1]_i_3_n_0\,
      I5 => \sig_realigner_btt2[1]_i_4_n_0\,
      O => \sig_addr_aligned__8\
    );
\sig_realigner_btt2[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_input_addr_reg(1),
      I1 => sig_input_addr_reg(0),
      O => \sig_realigner_btt2[1]_i_3_n_0\
    );
\sig_realigner_btt2[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_input_addr_reg(6),
      I1 => sig_input_addr_reg(7),
      I2 => sig_input_addr_reg(4),
      I3 => sig_input_addr_reg(5),
      O => \sig_realigner_btt2[1]_i_4_n_0\
    );
\sig_realigner_btt2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \sig_realign_btt_cntr_decr1__0\,
      I1 => \sig_bytes_to_mbaa__10\(2),
      I2 => \sig_realigner_btt1__0\,
      I3 => sig_btt_residue_slice(2),
      O => sig_realigner_btt(2)
    );
\sig_realigner_btt2[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0056"
    )
        port map (
      I0 => sig_input_addr_reg(2),
      I1 => sig_input_addr_reg(0),
      I2 => sig_input_addr_reg(1),
      I3 => \sig_addr_aligned__8\,
      O => \sig_bytes_to_mbaa__10\(2)
    );
\sig_realigner_btt2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \sig_realign_btt_cntr_decr1__0\,
      I1 => \sig_bytes_to_mbaa__10\(3),
      I2 => \sig_realigner_btt1__0\,
      I3 => sig_btt_residue_slice(3),
      O => sig_realigner_btt(3)
    );
\sig_realigner_btt2[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005556"
    )
        port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(2),
      I4 => \sig_addr_aligned__8\,
      O => \sig_bytes_to_mbaa__10\(3)
    );
\sig_realigner_btt2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \sig_realign_btt_cntr_decr1__0\,
      I1 => \sig_bytes_to_mbaa__10\(4),
      I2 => \sig_realigner_btt1__0\,
      I3 => sig_btt_residue_slice(4),
      O => sig_realigner_btt(4)
    );
\sig_realigner_btt2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555556"
    )
        port map (
      I0 => sig_input_addr_reg(4),
      I1 => sig_input_addr_reg(2),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(1),
      I4 => sig_input_addr_reg(3),
      I5 => \sig_addr_aligned__8\,
      O => \sig_bytes_to_mbaa__10\(4)
    );
\sig_realigner_btt2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \sig_realign_btt_cntr_decr1__0\,
      I1 => \sig_bytes_to_mbaa__10\(5),
      I2 => \sig_realigner_btt1__0\,
      I3 => sig_btt_residue_slice(5),
      O => sig_realigner_btt(5)
    );
\sig_realigner_btt2[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => sig_input_addr_reg(5),
      I1 => \sig_realigner_btt2[5]_i_3_n_0\,
      I2 => \sig_addr_aligned__8\,
      O => \sig_bytes_to_mbaa__10\(5)
    );
\sig_realigner_btt2[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sig_input_addr_reg(3),
      I1 => sig_input_addr_reg(1),
      I2 => sig_input_addr_reg(0),
      I3 => sig_input_addr_reg(2),
      I4 => sig_input_addr_reg(4),
      O => \sig_realigner_btt2[5]_i_3_n_0\
    );
\sig_realigner_btt2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \sig_realign_btt_cntr_decr1__0\,
      I1 => \sig_bytes_to_mbaa__10\(6),
      I2 => \sig_realigner_btt1__0\,
      I3 => sig_btt_residue_slice(6),
      O => sig_realigner_btt(6)
    );
\sig_realigner_btt2[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => sig_input_addr_reg(6),
      I1 => sig_btt_lt_b2mbaa2_carry_i_9_n_0,
      I2 => \sig_addr_aligned__8\,
      O => \sig_bytes_to_mbaa__10\(6)
    );
\sig_realigner_btt2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \sig_realign_btt_cntr_decr1__0\,
      I1 => \sig_bytes_to_mbaa__10\(7),
      I2 => \sig_realigner_btt1__0\,
      I3 => sig_btt_residue_slice(7),
      O => sig_realigner_btt(7)
    );
\sig_realigner_btt2[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0059"
    )
        port map (
      I0 => sig_input_addr_reg(7),
      I1 => sig_btt_lt_b2mbaa2_carry_i_9_n_0,
      I2 => sig_input_addr_reg(6),
      I3 => \sig_addr_aligned__8\,
      O => \sig_bytes_to_mbaa__10\(7)
    );
\sig_realigner_btt2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \sig_realign_btt_cntr_decr1__0\,
      I1 => \sig_bytes_to_mbaa__10\(8),
      I2 => \sig_realigner_btt1__0\,
      I3 => sig_btt_residue_slice(8),
      O => sig_realigner_btt(8)
    );
\sig_realigner_btt2[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005565"
    )
        port map (
      I0 => sig_input_addr_reg(8),
      I1 => sig_input_addr_reg(6),
      I2 => sig_btt_lt_b2mbaa2_carry_i_9_n_0,
      I3 => sig_input_addr_reg(7),
      I4 => \sig_addr_aligned__8\,
      O => \sig_bytes_to_mbaa__10\(8)
    );
\sig_realigner_btt2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \sig_realign_btt_cntr_decr1__0\,
      I1 => \sig_bytes_to_mbaa__10\(9),
      I2 => \sig_realigner_btt1__0\,
      I3 => sig_btt_residue_slice(9),
      O => sig_realigner_btt(9)
    );
\sig_realigner_btt2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555565"
    )
        port map (
      I0 => sig_input_addr_reg(9),
      I1 => sig_input_addr_reg(7),
      I2 => sig_btt_lt_b2mbaa2_carry_i_9_n_0,
      I3 => sig_input_addr_reg(6),
      I4 => sig_input_addr_reg(8),
      I5 => \sig_addr_aligned__8\,
      O => \sig_bytes_to_mbaa__10\(9)
    );
\sig_realigner_btt2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(0),
      Q => sig_realigner_btt2(0),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(10),
      Q => sig_realigner_btt2(10),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(11),
      Q => sig_realigner_btt2(11),
      R => \sig_realigner_btt2[15]_i_1_n_0\
    );
\sig_realigner_btt2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(12),
      Q => sig_realigner_btt2(12),
      R => \sig_realigner_btt2[15]_i_1_n_0\
    );
\sig_realigner_btt2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(13),
      Q => sig_realigner_btt2(13),
      R => \sig_realigner_btt2[15]_i_1_n_0\
    );
\sig_realigner_btt2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(14),
      Q => sig_realigner_btt2(14),
      R => \sig_realigner_btt2[15]_i_1_n_0\
    );
\sig_realigner_btt2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(15),
      Q => sig_realigner_btt2(15),
      R => \sig_realigner_btt2[15]_i_1_n_0\
    );
\sig_realigner_btt2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(1),
      Q => sig_realigner_btt2(1),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(2),
      Q => sig_realigner_btt2(2),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(3),
      Q => sig_realigner_btt2(3),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(4),
      Q => sig_realigner_btt2(4),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(5),
      Q => sig_realigner_btt2(5),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(6),
      Q => sig_realigner_btt2(6),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(7),
      Q => sig_realigner_btt2(7),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(8),
      Q => sig_realigner_btt2(8),
      R => sig_init_reg
    );
\sig_realigner_btt2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_realigner_btt(9),
      Q => sig_realigner_btt2(9),
      R => sig_init_reg
    );
sig_skip_align2mbaa_s_h_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CC0A"
    )
        port map (
      I0 => sig_skip_align2mbaa_s_h,
      I1 => sig_skip_align2mbaa,
      I2 => sig_psm_ld_chcmd_reg,
      I3 => sig_psm_ld_realigner_reg,
      I4 => sig_init_reg,
      O => sig_skip_align2mbaa_s_h_i_1_n_0
    );
sig_skip_align2mbaa_s_h_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFA8"
    )
        port map (
      I0 => \sig_realigner_btt2[15]_i_5_n_0\,
      I1 => sig_btt_lt_b2mbaa2,
      I2 => sig_btt_eq_b2mbaa2,
      I3 => \^sig_calc_error_reg_reg_0\,
      I4 => \sig_addr_aligned__8\,
      O => sig_skip_align2mbaa
    );
sig_skip_align2mbaa_s_h_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_skip_align2mbaa_s_h_i_1_n_0,
      Q => sig_skip_align2mbaa_s_h,
      R => '0'
    );
\sig_xfer_addr_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44045504"
    )
        port map (
      I0 => sig_csm_ld_xfer,
      I1 => \sig_clr_cmd2addr_valid4_out__0\,
      I2 => \^p_11_out\,
      I3 => \sig_clr_cmd2data_valid5_out__0\,
      I4 => \^p_22_out\,
      I5 => sig_init_reg,
      O => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[2]_0\(0),
      Q => \in\(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(10),
      Q => \in\(10),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(11),
      Q => \in\(11),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(12),
      Q => \in\(12),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(13),
      Q => \in\(13),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(14),
      Q => \in\(14),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => p_1_in,
      Q => \in\(15),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(0),
      Q => \in\(16),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(1),
      Q => \in\(17),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(2),
      Q => \in\(18),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(3),
      Q => \in\(19),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[2]_0\(1),
      Q => \in\(1),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(4),
      Q => \in\(20),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(5),
      Q => \in\(21),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(6),
      Q => \in\(22),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(7),
      Q => \in\(23),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(8),
      Q => \in\(24),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(9),
      Q => \in\(25),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(10),
      Q => \in\(26),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(11),
      Q => \in\(27),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(12),
      Q => \in\(28),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(13),
      Q => \in\(29),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_addr_cntr_lsh_reg[2]_0\(2),
      Q => \in\(2),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(14),
      Q => \in\(30),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_msh_reg(15),
      Q => \in\(31),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(3),
      Q => \in\(3),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(4),
      Q => \in\(4),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(5),
      Q => \in\(5),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(6),
      Q => \in\(6),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(7),
      Q => \in\(7),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(8),
      Q => \in\(8),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_child_addr_cntr_lsh_reg(9),
      Q => \in\(9),
      R => sig_xfer_cache_reg0
    );
sig_xfer_calc_err_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_qual_error_reg\,
      Q => \in\(41),
      R => sig_xfer_cache_reg0
    );
sig_xfer_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_cmd_cmplt_reg0,
      Q => sig_xfer_cmd_cmplt_reg_reg_0(1),
      R => sig_xfer_cache_reg0
    );
sig_xfer_is_seq_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => sig_xfer_is_seq_reg_reg_0,
      Q => sig_xfer_cmd_cmplt_reg_reg_0(0),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^sig_adjusted_addr_incr\(2),
      I1 => \^sig_adjusted_addr_incr\(0),
      I2 => \^sig_adjusted_addr_incr\(1),
      I3 => \^sig_adjusted_addr_incr\(3),
      O => \sig_xfer_len_reg[0]_i_1_n_0\
    );
\sig_xfer_len_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^sig_adjusted_addr_incr\(3),
      I1 => \^sig_adjusted_addr_incr\(1),
      I2 => \^sig_adjusted_addr_incr\(0),
      I3 => \^sig_adjusted_addr_incr\(2),
      I4 => \^sig_adjusted_addr_incr\(4),
      O => \sig_xfer_len_reg[1]_i_1_n_0\
    );
\sig_xfer_len_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^sig_adjusted_addr_incr\(4),
      I1 => \^sig_adjusted_addr_incr\(2),
      I2 => \^sig_adjusted_addr_incr\(0),
      I3 => \^sig_adjusted_addr_incr\(1),
      I4 => \^sig_adjusted_addr_incr\(3),
      I5 => \^sig_adjusted_addr_incr\(5),
      O => \sig_xfer_len_reg[2]_i_1_n_0\
    );
\sig_xfer_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_xfer_len_reg[0]_i_1_n_0\,
      Q => \in\(32),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_xfer_len_reg[1]_i_1_n_0\,
      Q => \in\(33),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \sig_xfer_len_reg[2]_i_1_n_0\,
      Q => \in\(34),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(0),
      Q => \in\(35),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(1),
      Q => \in\(36),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(2),
      Q => \in\(37),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(3),
      Q => \in\(38),
      R => sig_xfer_cache_reg0
    );
\sig_xfer_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => D(4),
      Q => \in\(39),
      R => sig_xfer_cache_reg0
    );
sig_xfer_type_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_csm_ld_xfer,
      D => \^sig_child_qual_burst_type_reg_0\,
      Q => \in\(40),
      R => sig_xfer_cache_reg0
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_32_out,
      I1 => empty,
      O => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_mssai_skid_buf is
  port (
    sig_s_ready_out_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    sig_s_ready_dup3_reg_0 : out STD_LOGIC;
    sig_s_ready_dup4_reg_0 : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    \sig_strb_skid_reg_reg[1]_0\ : out STD_LOGIC;
    \sig_strb_skid_reg_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]_0\ : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_mssa_index_reg_out_reg[0]_0\ : out STD_LOGIC;
    sig_m_valid_out_reg_1 : out STD_LOGIC;
    sig_tlast_sent08_out : out STD_LOGIC;
    sig_eop_sent : out STD_LOGIC;
    \sig_strb_reg_out_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_strb_reg_out_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    lsig_clr_absorb2tlast : out STD_LOGIC;
    sig_scatter2drc_eop : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[3]_2\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_data_reg_out_reg[31]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_last_skid_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_skid_mux_out : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\ : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_absorb2tlast_reg\ : in STD_LOGIC;
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_init_reg : in STD_LOGIC;
    sig_s_ready_dup4_reg_1 : in STD_LOGIC;
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\ : in STD_LOGIC;
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[26]_0\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \sig_mssa_index_reg_out_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_datamover_mssai_skid_buf : entity is "axi_datamover_mssai_skid_buf";
end system_axi_vdma_1_0_axi_datamover_mssai_skid_buf;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_mssai_skid_buf is
  signal \^inferred_gen.cnt_i_reg[4]_0\ : STD_LOGIC;
  signal lsig_set_absorb2tlast : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sig_data_reg_out[31]_i_1__1_n_0\ : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sig_gated_fifo_freeze_out__1\ : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal sig_m_valid_dup_i_1_n_0 : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal \^sig_m_valid_out_reg_1\ : STD_LOGIC;
  signal \^sig_mssa_index_reg_out_reg[0]_0\ : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup2 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup2 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup2 : signal is "no";
  signal sig_s_ready_dup3 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup3 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup3 : signal is "no";
  signal sig_s_ready_dup4 : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup4 : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup4 : signal is "no";
  signal \sig_s_ready_dup_i_1__0_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal \^sig_strb_reg_out_reg[3]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_strm_tlast : STD_LOGIC;
  signal sig_strm_tready1_out : STD_LOGIC;
  signal sig_strm_tstrb : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2\ : label is "soft_lutpair167";
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute SOFT_HLUTNM of \sig_mssa_index_reg_out[0]_i_2\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \sig_mssa_index_reg_out[1]_i_2\ : label is "soft_lutpair165";
  attribute KEEP of sig_s_ready_dup2_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup2_reg : label is "no";
  attribute KEEP of sig_s_ready_dup3_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup3_reg : label is "no";
  attribute KEEP of sig_s_ready_dup4_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup4_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \INFERRED_GEN.cnt_i_reg[4]_0\ <= \^inferred_gen.cnt_i_reg[4]_0\;
  \out\ <= sig_m_valid_out;
  sig_m_valid_out_reg_1 <= \^sig_m_valid_out_reg_1\;
  \sig_mssa_index_reg_out_reg[0]_0\ <= \^sig_mssa_index_reg_out_reg[0]_0\;
  sig_s_ready_dup3_reg_0 <= sig_s_ready_dup3;
  sig_s_ready_dup4_reg_0 <= sig_s_ready_dup4;
  sig_s_ready_out_reg_0 <= sig_s_ready_out;
  \sig_strb_reg_out_reg[3]_0\(2 downto 0) <= \^sig_strb_reg_out_reg[3]_0\(2 downto 0);
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      I2 => sig_m_valid_out,
      I3 => p_4_out,
      I4 => \^inferred_gen.cnt_i_reg[4]_0\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\,
      O => \INFERRED_GEN.cnt_i_reg[4]\
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^sig_mssa_index_reg_out_reg[0]_0\,
      I1 => Q(0),
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      I3 => sig_m_valid_out,
      O => sig_scatter2drc_eop
    );
\GEN_INDET_BTT.lsig_absorb2tlast_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08C8C8C8"
    )
        port map (
      I0 => lsig_set_absorb2tlast,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\,
      I2 => \GEN_INDET_BTT.lsig_absorb2tlast_reg\,
      I3 => sig_m_valid_out,
      I4 => sig_strm_tlast,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555DFFFDDDD"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\,
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0),
      I3 => sig_strm_tstrb(0),
      I4 => \^sig_m_valid_out_reg_1\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sig_strm_tstrb(0),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0),
      I2 => p_4_out,
      O => \sig_strb_reg_out_reg[0]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555DFFFDDDD"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\,
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(1),
      I3 => \^sig_strb_reg_out_reg[3]_0\(0),
      I4 => \^sig_m_valid_out_reg_1\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^sig_strb_reg_out_reg[3]_0\(0),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(1),
      I2 => p_4_out,
      O => \sig_strb_reg_out_reg[1]_0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555DFFFDDDD"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\,
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(2),
      I3 => \^sig_strb_reg_out_reg[3]_0\(1),
      I4 => \^sig_m_valid_out_reg_1\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^sig_strb_reg_out_reg[3]_0\(1),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(2),
      I2 => p_4_out,
      O => E(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \^sig_strb_reg_out_reg[3]_0\(2),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(3),
      I2 => \^inferred_gen.cnt_i_reg[4]_0\,
      O => \sig_strb_reg_out_reg[3]_2\(8)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      I2 => Q(0),
      O => \^sig_m_valid_out_reg_1\
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555DFFFDDDD"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\,
      I2 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(3),
      I3 => \^sig_strb_reg_out_reg[3]_0\(2),
      I4 => \^sig_m_valid_out_reg_1\,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^sig_strb_reg_out_reg[3]_0\(2),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(3),
      I2 => p_4_out,
      O => \sig_strb_reg_out_reg[3]_1\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000E0000"
    )
        port map (
      I0 => \^sig_mssa_index_reg_out_reg[0]_0\,
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(8),
      I2 => Q(0),
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      I4 => sig_m_valid_out,
      O => \^inferred_gen.cnt_i_reg[4]_0\
    );
\GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF0D000000000000"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(4),
      I2 => p_1_in(1),
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(5),
      I4 => sig_m_valid_out,
      I5 => sig_strm_tlast,
      O => \^sig_mssa_index_reg_out_reg[0]_0\
    );
\INFERRED_GEN.cnt_i[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      I2 => p_4_out,
      I3 => Q(0),
      O => sig_m_valid_out_reg_0
    );
\sig_btt_cntr[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2222222FFFFFFFF"
    )
        port map (
      I0 => lsig_set_absorb2tlast,
      I1 => \GEN_INDET_BTT.lsig_absorb2tlast_reg\,
      I2 => \^sig_mssa_index_reg_out_reg[0]_0\,
      I3 => \^sig_m_valid_out_reg_1\,
      I4 => p_4_out,
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\,
      O => SR(0)
    );
\sig_btt_cntr[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04040C0400000000"
    )
        port map (
      I0 => sig_strm_tlast,
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(7),
      I2 => Q(0),
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(6),
      I4 => \^sig_mssa_index_reg_out_reg[0]_0\,
      I5 => sig_m_valid_out,
      O => lsig_set_absorb2tlast
    );
sig_cmd_full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \^inferred_gen.cnt_i_reg[4]_0\,
      I1 => lsig_set_absorb2tlast,
      I2 => p_4_out,
      I3 => Q(0),
      I4 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      I5 => sig_m_valid_out,
      O => sig_tlast_sent08_out
    );
sig_cmd_full_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_absorb2tlast_reg\,
      I1 => sig_m_valid_out,
      I2 => sig_strm_tlast,
      O => lsig_clr_absorb2tlast
    );
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(0),
      I1 => \sig_data_skid_reg_reg[26]_0\(0),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(10),
      I1 => \sig_data_skid_reg_reg[26]_0\(10),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(11),
      I1 => \sig_data_skid_reg_reg[26]_0\(11),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(12),
      I1 => \sig_data_skid_reg_reg[26]_0\(12),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(13),
      I1 => \sig_data_skid_reg_reg[26]_0\(13),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(14),
      I1 => \sig_data_skid_reg_reg[26]_0\(14),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(15),
      I1 => \sig_data_skid_reg_reg[26]_0\(15),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(16),
      I1 => \sig_data_skid_reg_reg[26]_0\(16),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(17),
      I1 => \sig_data_skid_reg_reg[26]_0\(17),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(18),
      I1 => \sig_data_skid_reg_reg[26]_0\(18),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(19),
      I1 => \sig_data_skid_reg_reg[26]_0\(19),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(1),
      I1 => \sig_data_skid_reg_reg[26]_0\(1),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(20),
      I1 => \sig_data_skid_reg_reg[26]_0\(20),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(21),
      I1 => \sig_data_skid_reg_reg[26]_0\(21),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(22),
      I1 => \sig_data_skid_reg_reg[26]_0\(22),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(23),
      I1 => \sig_data_skid_reg_reg[26]_0\(23),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(24),
      I1 => \sig_data_skid_reg_reg[26]_0\(24),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(25),
      I1 => \sig_data_skid_reg_reg[26]_0\(25),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(26),
      I1 => \sig_data_skid_reg_reg[26]_0\(26),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(27),
      I1 => DOUT(0),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(28),
      I1 => DOUT(1),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(29),
      I1 => DOUT(2),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(2),
      I1 => \sig_data_skid_reg_reg[26]_0\(2),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(30),
      I1 => DOUT(3),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_strm_tready1_out,
      I1 => sig_m_valid_dup,
      O => \sig_data_reg_out[31]_i_1__1_n_0\
    );
\sig_data_reg_out[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(31),
      I1 => DOUT(4),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCCE"
    )
        port map (
      I0 => p_4_out,
      I1 => \GEN_INDET_BTT.lsig_absorb2tlast_reg\,
      I2 => \sig_gated_fifo_freeze_out__1\,
      I3 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\,
      I4 => Q(0),
      O => sig_strm_tready1_out
    );
\sig_data_reg_out[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(6),
      I1 => \^sig_mssa_index_reg_out_reg[0]_0\,
      I2 => sig_m_valid_out,
      O => \sig_gated_fifo_freeze_out__1\
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(3),
      I1 => \sig_data_skid_reg_reg[26]_0\(3),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(4),
      I1 => \sig_data_skid_reg_reg[26]_0\(4),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(5),
      I1 => \sig_data_skid_reg_reg[26]_0\(5),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(6),
      I1 => \sig_data_skid_reg_reg[26]_0\(6),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(7),
      I1 => \sig_data_skid_reg_reg[26]_0\(7),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(8),
      I1 => \sig_data_skid_reg_reg[26]_0\(8),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(9),
      I1 => \sig_data_skid_reg_reg[26]_0\(9),
      I2 => sig_s_ready_dup2,
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(0),
      Q => \sig_data_reg_out_reg[31]_0\(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(10),
      Q => \sig_data_reg_out_reg[31]_0\(10),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(11),
      Q => \sig_data_reg_out_reg[31]_0\(11),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(12),
      Q => \sig_data_reg_out_reg[31]_0\(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(13),
      Q => \sig_data_reg_out_reg[31]_0\(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(14),
      Q => \sig_data_reg_out_reg[31]_0\(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(15),
      Q => \sig_data_reg_out_reg[31]_0\(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(16),
      Q => \sig_strb_reg_out_reg[3]_2\(0),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(17),
      Q => \sig_strb_reg_out_reg[3]_2\(1),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(18),
      Q => \sig_strb_reg_out_reg[3]_2\(2),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(19),
      Q => \sig_strb_reg_out_reg[3]_2\(3),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(1),
      Q => \sig_data_reg_out_reg[31]_0\(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(20),
      Q => \sig_strb_reg_out_reg[3]_2\(4),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(21),
      Q => \sig_strb_reg_out_reg[3]_2\(5),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(22),
      Q => \sig_strb_reg_out_reg[3]_2\(6),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(23),
      Q => \sig_strb_reg_out_reg[3]_2\(7),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(24),
      Q => \sig_data_reg_out_reg[31]_0\(16),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(25),
      Q => \sig_data_reg_out_reg[31]_0\(17),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(26),
      Q => \sig_data_reg_out_reg[31]_0\(18),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(27),
      Q => \sig_data_reg_out_reg[31]_0\(19),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(28),
      Q => \sig_data_reg_out_reg[31]_0\(20),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(29),
      Q => \sig_data_reg_out_reg[31]_0\(21),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(2),
      Q => \sig_data_reg_out_reg[31]_0\(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(30),
      Q => \sig_data_reg_out_reg[31]_0\(22),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(31),
      Q => \sig_data_reg_out_reg[31]_0\(23),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(3),
      Q => \sig_data_reg_out_reg[31]_0\(3),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(4),
      Q => \sig_data_reg_out_reg[31]_0\(4),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(5),
      Q => \sig_data_reg_out_reg[31]_0\(5),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(6),
      Q => \sig_data_reg_out_reg[31]_0\(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(7),
      Q => \sig_data_reg_out_reg[31]_0\(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(8),
      Q => \sig_data_reg_out_reg[31]_0\(8),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_data_skid_mux_out(9),
      Q => \sig_data_reg_out_reg[31]_0\(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(0),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(1),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(2),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(3),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(4),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_data_skid_reg_reg[26]_0\(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
sig_eop_sent_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => p_4_out,
      I1 => \^sig_m_valid_out_reg_1\,
      I2 => \^sig_mssa_index_reg_out_reg[0]_0\,
      I3 => \GEN_INDET_BTT.lsig_absorb2tlast_reg\,
      I4 => lsig_set_absorb2tlast,
      O => sig_eop_sent
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_last_skid_mux_out,
      Q => sig_strm_tlast,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_last_skid_reg_reg_0(0),
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
sig_m_valid_dup_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005DDD0000"
    )
        port map (
      I0 => sig_s_ready_dup4_reg_1,
      I1 => sig_m_valid_dup,
      I2 => sig_strm_tready1_out,
      I3 => sig_s_ready_dup,
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\,
      I5 => sig_init_reg,
      O => sig_m_valid_dup_i_1_n_0
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_m_valid_dup_i_1_n_0,
      Q => sig_m_valid_out,
      R => '0'
    );
\sig_mssa_index_reg_out[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"84B4"
    )
        port map (
      I0 => sig_strb_skid_reg(2),
      I1 => sig_strb_skid_reg(1),
      I2 => sig_strb_skid_reg(3),
      I3 => sig_strb_skid_reg(0),
      O => \sig_strb_skid_reg_reg[2]_0\
    );
\sig_mssa_index_reg_out[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0F4"
    )
        port map (
      I0 => sig_strb_skid_reg(1),
      I1 => sig_strb_skid_reg(3),
      I2 => sig_strb_skid_reg(2),
      I3 => sig_strb_skid_reg(0),
      O => \sig_strb_skid_reg_reg[1]_0\
    );
\sig_mssa_index_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => \sig_mssa_index_reg_out_reg[1]_0\(0),
      Q => p_1_in(0),
      R => sig_stream_rst
    );
\sig_mssa_index_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => \sig_mssa_index_reg_out_reg[1]_0\(1),
      Q => p_1_in(1),
      R => sig_stream_rst
    );
sig_s_ready_dup2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_dup2,
      R => sig_stream_rst
    );
sig_s_ready_dup3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_dup3,
      R => sig_stream_rst
    );
sig_s_ready_dup4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_dup4,
      R => sig_stream_rst
    );
\sig_s_ready_dup_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEAE"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_dup,
      I3 => sig_s_ready_dup4_reg_1,
      I4 => sig_strm_tready1_out,
      O => \sig_s_ready_dup_i_1__0_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__0_n_0\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOUT(5),
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOUT(6),
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOUT(7),
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => DOUT(8),
      I1 => sig_s_ready_dup3,
      I2 => sig_strb_skid_reg(3),
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_strb_skid_mux_out(0),
      Q => sig_strm_tstrb(0),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_strb_skid_mux_out(1),
      Q => \^sig_strb_reg_out_reg[3]_0\(0),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_strb_skid_mux_out(2),
      Q => \^sig_strb_reg_out_reg[3]_0\(1),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[31]_i_1__1_n_0\,
      D => sig_strb_skid_mux_out(3),
      Q => \^sig_strb_reg_out_reg[3]_0\(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(5),
      Q => sig_strb_skid_reg(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(6),
      Q => sig_strb_skid_reg(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(7),
      Q => sig_strb_skid_reg(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => DOUT(8),
      Q => sig_strb_skid_reg(3),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_reset is
  port (
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    sig_stream_rst : out STD_LOGIC;
    sig_halt_cmplt_reg_0 : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_s_h_halt_reg_reg_0 : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    p_73_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    lsig_end_of_cmd_reg : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    sig_wsc2rst_stop_cmplt : in STD_LOGIC;
    sig_addr2wsc_calc_error : in STD_LOGIC;
    sig_halt_cmplt_reg_1 : in STD_LOGIC;
    sig_addr_reg_empty : in STD_LOGIC;
    sig_data2rst_stop_cmplt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_datamover_reset : entity is "axi_datamover_reset";
end system_axi_vdma_1_0_axi_datamover_reset;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_reset is
  signal \^s2mm_halt_cmplt\ : STD_LOGIC;
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\ : STD_LOGIC;
  signal sig_halt_cmplt_i_1_n_0 : STD_LOGIC;
  signal \^sig_stream_rst\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INDET_BTT.lsig_byte_cntr[15]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \sig_byte_cntr[10]_i_1\ : label is "soft_lutpair177";
begin
  s2mm_halt_cmplt <= \^s2mm_halt_cmplt\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\;
  sig_stream_rst <= \^sig_stream_rst\;
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      I1 => lsig_end_of_cmd_reg,
      O => SR(0)
    );
datamover_idle_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CF88"
    )
        port map (
      I0 => \^s2mm_halt_cmplt\,
      I1 => s2mm_halt,
      I2 => p_73_out(0),
      I3 => datamover_idle,
      O => sig_halt_cmplt_reg_0
    );
\sig_byte_cntr[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      I1 => sig_clr_dbc_reg,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(0)
    );
sig_cmd_stat_rst_user_reg_n_cdc_from_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2,
      Q => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      R => '0'
    );
sig_halt_cmplt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0800000"
    )
        port map (
      I0 => sig_wsc2rst_stop_cmplt,
      I1 => sig_addr2wsc_calc_error,
      I2 => sig_halt_cmplt_reg_1,
      I3 => sig_addr_reg_empty,
      I4 => sig_data2rst_stop_cmplt,
      I5 => \^s2mm_halt_cmplt\,
      O => sig_halt_cmplt_i_1_n_0
    );
sig_halt_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_cmplt_i_1_n_0,
      Q => \^s2mm_halt_cmplt\,
      R => \^sig_stream_rst\
    );
sig_s_h_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_s_h_halt_reg_reg_0,
      Q => sig_rst2all_stop_request,
      R => \^sig_stream_rst\
    );
\sig_strb_reg_out[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0\,
      O => \^sig_stream_rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_s2mm_dre is
  port (
    sig_flush_db1_reg_0 : out STD_LOGIC;
    sig_flush_db2_reg_0 : out STD_LOGIC;
    sig_dre_tvalid_i_reg_0 : out STD_LOGIC;
    sig_tlast_out_reg_0 : out STD_LOGIC;
    sig_flush_db1_reg_1 : out STD_LOGIC;
    sig_dre_halted_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre_tvalid_i_reg_1 : out STD_LOGIC;
    sig_cmd_empty_reg : out STD_LOGIC;
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\ : out STD_LOGIC;
    lsig_dre_tlast_output_beat18_out : out STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_eop_reg_reg\ : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    \sig_cmdcntl_sm_state_ns119_out__1\ : out STD_LOGIC;
    sig_final_mux_has_tlast : out STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_eop : out STD_LOGIC;
    sig_flush_db1_reg_2 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_flush_db2_reg_1 : in STD_LOGIC;
    sig_dre_tvalid_i_reg_2 : in STD_LOGIC;
    sig_tlast_out_reg_1 : in STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    sig_eop_halt_xfer : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_out_0 : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_ld_byte_cntr : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_3\ : in STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_4\ : in STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_5\ : in STD_LOGIC;
    lsig_pullreg_empty : in STD_LOGIC;
    lsig_eop_reg : in STD_LOGIC;
    lsig_strm_eop_asserted6_out : in STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_eop_reg_reg_0\ : in STD_LOGIC;
    sig_ibtt2dre_tready : in STD_LOGIC;
    sig_dre_halted_reg_1 : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_datamover_s2mm_dre : entity is "axi_datamover_s2mm_dre";
end system_axi_vdma_1_0_axi_datamover_s2mm_dre;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_s2mm_dre is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\ : STD_LOGIC;
  signal \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^lsig_dre_tlast_output_beat18_out\ : STD_LOGIC;
  signal p_0_in30_in : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal \^p_4_out\ : STD_LOGIC;
  signal \sig_byte_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[3]_i_3_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[3]_i_4_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[3]_i_6_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[3]_i_7_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[3]_i_8_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal sig_cntl_accept : STD_LOGIC;
  signal \sig_delay_mux_bus[0]_14\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_delay_mux_bus[0]_15\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_delay_mux_bus[1]_16\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sig_delay_mux_bus[1]_17\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal sig_dre_halted : STD_LOGIC;
  signal sig_dre_halted_i_1_n_0 : STD_LOGIC;
  signal \^sig_dre_halted_reg_0\ : STD_LOGIC;
  signal sig_dre_tvalid_i_i_4_n_0 : STD_LOGIC;
  signal \^sig_dre_tvalid_i_reg_0\ : STD_LOGIC;
  signal \^sig_dre_tvalid_i_reg_1\ : STD_LOGIC;
  signal \sig_final_mux_bus[0]_10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[0]_11\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[1]_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[1]_9\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[2]_18\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_final_mux_bus[2]_19\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sig_final_mux_bus[2]__0\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \sig_final_mux_bus[3]_13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sig_flush_db1_reg_0\ : STD_LOGIC;
  signal \^sig_flush_db1_reg_1\ : STD_LOGIC;
  signal \^sig_flush_db2_reg_0\ : STD_LOGIC;
  signal \sig_pass_mux_bus[3]__0\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal sig_shift_case_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sig_tlast_out_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_DRE.lsig_eop_reg_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of sig_dre2ibtt_eop_reg_i_1 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of sig_dre_halted_i_1 : label is "soft_lutpair158";
begin
  D(0) <= \^d\(0);
  \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0\(8 downto 0) <= \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(8 downto 0);
  \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0\(8 downto 0) <= \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(8 downto 0);
  \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0\(8 downto 0) <= \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(8 downto 0);
  \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0\(8 downto 0) <= \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(8 downto 0);
  lsig_dre_tlast_output_beat18_out <= \^lsig_dre_tlast_output_beat18_out\;
  p_4_out <= \^p_4_out\;
  sig_dre_halted_reg_0 <= \^sig_dre_halted_reg_0\;
  sig_dre_tvalid_i_reg_0 <= \^sig_dre_tvalid_i_reg_0\;
  sig_dre_tvalid_i_reg_1 <= \^sig_dre_tvalid_i_reg_1\;
  sig_flush_db1_reg_0 <= \^sig_flush_db1_reg_0\;
  sig_flush_db1_reg_1 <= \^sig_flush_db1_reg_1\;
  sig_flush_db2_reg_0 <= \^sig_flush_db2_reg_0\;
  sig_tlast_out_reg_0 <= \^sig_tlast_out_reg_0\;
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F20000"
    )
        port map (
      I0 => \^sig_flush_db2_reg_0\,
      I1 => \^sig_dre_halted_reg_0\,
      I2 => sig_dre_halted,
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      I4 => p_9_out_0,
      O => \sig_cmdcntl_sm_state_ns119_out__1\
    );
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008A88"
    )
        port map (
      I0 => p_9_out_0,
      I1 => sig_dre_halted,
      I2 => \^sig_dre_halted_reg_0\,
      I3 => \^sig_flush_db2_reg_0\,
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0),
      I5 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0\(2),
      O => sig_cmd_empty_reg
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(0),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(0),
      O => \sig_delay_mux_bus[0]_14\(0)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(1),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(1),
      O => \sig_delay_mux_bus[0]_14\(1)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(2),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(2),
      O => \sig_delay_mux_bus[0]_14\(2)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(3),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(3),
      O => \sig_delay_mux_bus[0]_14\(3)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(4),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(4),
      O => \sig_delay_mux_bus[0]_14\(4)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(5),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(5),
      O => \sig_delay_mux_bus[0]_14\(5)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(6),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(6),
      O => \sig_delay_mux_bus[0]_14\(6)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(7),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(7),
      O => \sig_delay_mux_bus[0]_14\(7)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => p_0_in30_in,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(8),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(8),
      O => \sig_delay_mux_bus[0]_15\(8)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sig_delay_mux_bus[0]_15\(8),
      I1 => \^sig_flush_db1_reg_1\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2\,
      O => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C8380800000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(8),
      I1 => sig_shift_case_reg(1),
      I2 => sig_shift_case_reg(0),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(8),
      I4 => p_0_in30_in,
      I5 => \^sig_flush_db1_reg_1\,
      O => p_39_out
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(9),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(9),
      O => \sig_delay_mux_bus[0]_14\(9)
    );
\GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEEEEFE"
    )
        port map (
      I0 => \^sig_flush_db1_reg_0\,
      I1 => \^sig_flush_db2_reg_0\,
      I2 => \out\,
      I3 => sig_eop_halt_xfer,
      I4 => Q(0),
      I5 => \^sig_dre_halted_reg_0\,
      O => \^sig_flush_db1_reg_1\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \sig_delay_mux_bus[0]_14\(0),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(0),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \sig_delay_mux_bus[0]_14\(1),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(1),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \sig_delay_mux_bus[0]_14\(2),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(2),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \sig_delay_mux_bus[0]_14\(3),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(3),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \sig_delay_mux_bus[0]_14\(4),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(4),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \sig_delay_mux_bus[0]_14\(5),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(5),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \sig_delay_mux_bus[0]_14\(6),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(6),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \sig_delay_mux_bus[0]_14\(7),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(7),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \sig_delay_mux_bus[0]_15\(8),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(8),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[0].sig_delay_data_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_39_out,
      D => \sig_delay_mux_bus[0]_14\(9),
      Q => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(9),
      R => \GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(0),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      I2 => sig_shift_case_reg(0),
      O => \sig_delay_mux_bus[1]_16\(0)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(1),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      I2 => sig_shift_case_reg(0),
      O => \sig_delay_mux_bus[1]_16\(1)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(2),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      I2 => sig_shift_case_reg(0),
      O => \sig_delay_mux_bus[1]_16\(2)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(3),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      I2 => sig_shift_case_reg(0),
      O => \sig_delay_mux_bus[1]_16\(3)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(4),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      I2 => sig_shift_case_reg(0),
      O => \sig_delay_mux_bus[1]_16\(4)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(5),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      I2 => sig_shift_case_reg(0),
      O => \sig_delay_mux_bus[1]_16\(5)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(6),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      I2 => sig_shift_case_reg(0),
      O => \sig_delay_mux_bus[1]_16\(6)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(7),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      I2 => sig_shift_case_reg(0),
      O => \sig_delay_mux_bus[1]_16\(7)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(8),
      I1 => p_0_in30_in,
      I2 => sig_shift_case_reg(0),
      O => \sig_delay_mux_bus[1]_17\(8)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5300FFFF"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(8),
      I1 => p_0_in30_in,
      I2 => sig_shift_case_reg(0),
      I3 => \^sig_flush_db1_reg_1\,
      I4 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2\,
      O => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => sig_shift_case_reg(0),
      I1 => p_0_in30_in,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(8),
      I3 => \^sig_flush_db1_reg_1\,
      O => p_35_out
    );
\GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(9),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      I2 => sig_shift_case_reg(0),
      O => \sig_delay_mux_bus[1]_16\(9)
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_16\(0),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(0),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_16\(1),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(1),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_16\(2),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(2),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_16\(3),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(3),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_16\(4),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(4),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_16\(5),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(5),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_16\(6),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(6),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_16\(7),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(7),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_17\(8),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(8),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[1].sig_delay_data_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_35_out,
      D => \sig_delay_mux_bus[1]_16\(9),
      Q => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(9),
      R => \GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => p_0_in30_in,
      I1 => \^sig_flush_db1_reg_1\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2\,
      O => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in30_in,
      I1 => \^sig_flush_db1_reg_1\,
      O => p_31_out
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\(0),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\(1),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\(2),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\(3),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\(4),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\(5),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\(6),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\(7),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => p_0_in30_in,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\(8),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_DELAY_REG[2].sig_delay_data_reg_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_31_out,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      Q => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\(9),
      R => \GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0\
    );
\GEN_INCLUDE_DRE.lsig_eop_reg_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC08080808080808"
    )
        port map (
      I0 => lsig_eop_reg,
      I1 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2\,
      I2 => \^lsig_dre_tlast_output_beat18_out\,
      I3 => lsig_strm_eop_asserted6_out,
      I4 => \GEN_INCLUDE_DRE.lsig_eop_reg_reg_0\,
      I5 => \^p_4_out\,
      O => \GEN_INCLUDE_DRE.lsig_eop_reg_reg\
    );
\GEN_INCLUDE_DRE.lsig_eop_reg_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_tlast_out_reg_0\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0\,
      O => \^lsig_dre_tlast_output_beat18_out\
    );
\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C0A0C000A0A0"
    )
        port map (
      I0 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_3\,
      I1 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_4\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2\,
      I3 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_5\,
      I4 => \^lsig_dre_tlast_output_beat18_out\,
      I5 => lsig_pullreg_empty,
      O => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(0),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(0),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(1),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(1),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(2),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(2),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(3),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(3),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(4),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(4),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(5),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(5),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(6),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(6),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(7),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(7),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => '1',
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(8),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0),
      D => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(8),
      Q => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(9),
      R => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(0),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(0),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(1),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(1),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(2),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(2),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(3),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(3),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(4),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(4),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(5),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(5),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(6),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(6),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(7),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(7),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => '1',
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(8),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0),
      D => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(8),
      Q => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(9),
      R => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sig_dre_halted,
      I1 => sig_ibtt2dre_tready,
      I2 => \^sig_dre_tvalid_i_reg_0\,
      O => \^sig_dre_halted_reg_0\
    );
\GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002022"
    )
        port map (
      I0 => \GEN_INCLUDE_DRE.lsig_eop_reg_reg_0\,
      I1 => sig_dre_halted,
      I2 => sig_ibtt2dre_tready,
      I3 => \^sig_dre_tvalid_i_reg_0\,
      I4 => \^sig_flush_db1_reg_0\,
      I5 => \^sig_flush_db2_reg_0\,
      O => \^p_4_out\
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(0),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(0),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(1),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(1),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(2),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(2),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(3),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(3),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(4),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(4),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(5),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(5),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(6),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(6),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(7),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(7),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => '1',
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(8),
      R => SR(0)
    );
\GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(8),
      Q => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(9),
      R => SR(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(0),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(1),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(2),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(3),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(4),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(5),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(6),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(7),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => '1',
      Q => p_0_in30_in,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0),
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(8),
      Q => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      R => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0)
    );
\GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0\(0),
      I1 => p_8_out(0),
      I2 => sig_cntl_accept,
      I3 => sig_shift_case_reg(0),
      O => \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0\
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4FFFF4BB40000"
    )
        port map (
      I0 => p_8_out(0),
      I1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0\(0),
      I2 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0\(1),
      I3 => p_8_out(1),
      I4 => sig_cntl_accept,
      I5 => sig_shift_case_reg(1),
      O => \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0\
    );
\GEN_MUXFARM_32.sig_shift_case_reg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => sig_dre_halted_reg_1,
      I1 => \^sig_flush_db2_reg_0\,
      I2 => \^sig_dre_halted_reg_0\,
      I3 => sig_dre_halted,
      O => sig_cntl_accept
    );
\GEN_MUXFARM_32.sig_shift_case_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_MUXFARM_32.sig_shift_case_reg[0]_i_1_n_0\,
      Q => sig_shift_case_reg(0),
      R => sig_stream_rst
    );
\GEN_MUXFARM_32.sig_shift_case_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_MUXFARM_32.sig_shift_case_reg[1]_i_1_n_0\,
      Q => sig_shift_case_reg(1),
      R => sig_stream_rst
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(0),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(0),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      O => \sig_final_mux_bus[0]_10\(0)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(1),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(1),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      O => \sig_final_mux_bus[0]_10\(1)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(2),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(2),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      O => \sig_final_mux_bus[0]_10\(2)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(3),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(3),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      O => \sig_final_mux_bus[0]_10\(3)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(4),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(4),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      O => \sig_final_mux_bus[0]_10\(4)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(5),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(5),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      O => \sig_final_mux_bus[0]_10\(5)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(6),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(6),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      O => \sig_final_mux_bus[0]_10\(6)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(7),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(7),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      O => \sig_final_mux_bus[0]_10\(7)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55530000FFFFFFFF"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(8),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(8),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      I4 => \^sig_dre_tvalid_i_reg_1\,
      I5 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2\,
      O => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE100000"
    )
        port map (
      I0 => sig_shift_case_reg(1),
      I1 => sig_shift_case_reg(0),
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(8),
      I3 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(8),
      I4 => \^sig_flush_db1_reg_1\,
      O => p_27_out
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAC"
    )
        port map (
      I0 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(8),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(8),
      I2 => sig_shift_case_reg(0),
      I3 => sig_shift_case_reg(1),
      O => \sig_final_mux_bus[0]_11\(8)
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg_0\,
      I1 => sig_ibtt2dre_tready,
      O => \^sig_dre_tvalid_i_reg_1\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_10\(0),
      Q => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(0),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_10\(1),
      Q => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(1),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_10\(2),
      Q => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(2),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_10\(3),
      Q => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(3),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_10\(4),
      Q => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(4),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_10\(5),
      Q => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(5),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_10\(6),
      Q => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(6),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_10\(7),
      Q => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(7),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_27_out,
      D => \sig_final_mux_bus[0]_11\(8),
      Q => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(8),
      R => \GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(0),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(0),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(0),
      O => \sig_final_mux_bus[1]_8\(0)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(1),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(1),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(1),
      O => \sig_final_mux_bus[1]_8\(1)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(2),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(2),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(2),
      O => \sig_final_mux_bus[1]_8\(2)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(3),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(3),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(3),
      O => \sig_final_mux_bus[1]_8\(3)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(4),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(4),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(4),
      O => \sig_final_mux_bus[1]_8\(4)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(5),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(5),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(5),
      O => \sig_final_mux_bus[1]_8\(5)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(6),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(6),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(6),
      O => \sig_final_mux_bus[1]_8\(6)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(7),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(7),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(7),
      O => \sig_final_mux_bus[1]_8\(7)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sig_final_mux_bus[1]_9\(8),
      I1 => \^sig_dre_tvalid_i_reg_1\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2\,
      O => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFAC00A00000000"
    )
        port map (
      I0 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(8),
      I1 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(8),
      I2 => sig_shift_case_reg(1),
      I3 => sig_shift_case_reg(0),
      I4 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(8),
      I5 => \^sig_flush_db1_reg_1\,
      O => p_23_out
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EB2BE828"
    )
        port map (
      I0 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(8),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(8),
      I4 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(8),
      O => \sig_final_mux_bus[1]_9\(8)
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_8\(0),
      Q => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(0),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_8\(1),
      Q => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(1),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_8\(2),
      Q => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(2),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_8\(3),
      Q => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(3),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_8\(4),
      Q => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(4),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_8\(5),
      Q => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(5),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_8\(6),
      Q => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(6),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_8\(7),
      Q => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(7),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_23_out,
      D => \sig_final_mux_bus[1]_9\(8),
      Q => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(8),
      R => \GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BCB0BF838C808"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\(0),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(0),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(0),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(0),
      O => \sig_final_mux_bus[2]_18\(0)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BCB0BF838C808"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\(1),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(1),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(1),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(1),
      O => \sig_final_mux_bus[2]_18\(1)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BCB0BF838C808"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\(2),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(2),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(2),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(2),
      O => \sig_final_mux_bus[2]_18\(2)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BCB0BF838C808"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\(3),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(3),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(3),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(3),
      O => \sig_final_mux_bus[2]_18\(3)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BCB0BF838C808"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\(4),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(4),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(4),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(4),
      O => \sig_final_mux_bus[2]_18\(4)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BCB0BF838C808"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\(5),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(5),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(5),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(5),
      O => \sig_final_mux_bus[2]_18\(5)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BCB0BF838C808"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\(6),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(6),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(6),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(6),
      O => \sig_final_mux_bus[2]_18\(6)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BCB0BF838C808"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\(7),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(7),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(7),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(7),
      O => \sig_final_mux_bus[2]_18\(7)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \sig_final_mux_bus[2]_19\(8),
      I1 => \^sig_dre_tvalid_i_reg_1\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2\,
      O => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_final_mux_bus[2]_19\(8),
      I1 => \^sig_flush_db1_reg_1\,
      O => p_19_out
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BCB0BF838C808"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\(8),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(8),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(8),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(8),
      O => \sig_final_mux_bus[2]_19\(8)
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_18\(0),
      Q => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(0),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_18\(1),
      Q => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(1),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_18\(2),
      Q => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(2),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_18\(3),
      Q => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(3),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_18\(4),
      Q => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(4),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_18\(5),
      Q => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(5),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_18\(6),
      Q => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(6),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_18\(7),
      Q => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(7),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => p_19_out,
      D => \sig_final_mux_bus[2]_19\(8),
      Q => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(8),
      R => \GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(0),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][0]\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(0),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(0),
      O => \sig_final_mux_bus[3]_13\(0)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(1),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][1]\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(1),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(1),
      O => \sig_final_mux_bus[3]_13\(1)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(2),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][2]\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(2),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(2),
      O => \sig_final_mux_bus[3]_13\(2)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(3),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][3]\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(3),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(3),
      O => \sig_final_mux_bus[3]_13\(3)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(4),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][4]\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(4),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(4),
      O => \sig_final_mux_bus[3]_13\(4)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(5),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][5]\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(5),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(5),
      O => \sig_final_mux_bus[3]_13\(5)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(6),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][6]\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(6),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(6),
      O => \sig_final_mux_bus[3]_13\(6)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(7),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][7]\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(7),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(7),
      O => \sig_final_mux_bus[3]_13\(7)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^sig_dre_tvalid_i_reg_1\,
      I2 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2\,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^sig_flush_db1_reg_1\,
      O => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(8),
      I1 => p_0_in30_in,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(8),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(8),
      O => \^d\(0)
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\,
      D => \sig_final_mux_bus[3]_13\(0),
      Q => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(0),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\,
      D => \sig_final_mux_bus[3]_13\(1),
      Q => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(1),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\,
      D => \sig_final_mux_bus[3]_13\(2),
      Q => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(2),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\,
      D => \sig_final_mux_bus[3]_13\(3),
      Q => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(3),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\,
      D => \sig_final_mux_bus[3]_13\(4),
      Q => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(4),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\,
      D => \sig_final_mux_bus[3]_13\(5),
      Q => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(5),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\,
      D => \sig_final_mux_bus[3]_13\(6),
      Q => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(6),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\,
      D => \sig_final_mux_bus[3]_13\(7),
      Q => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(7),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2_n_0\,
      D => \^d\(0),
      Q => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(8),
      R => \GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0\
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300000000000000"
    )
        port map (
      I0 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_3\,
      I1 => lsig_0ffset_cntr,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\,
      I3 => lsig_eop_reg,
      I4 => \^sig_tlast_out_reg_0\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0\,
      O => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00000000000000"
    )
        port map (
      I0 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_3\,
      I1 => lsig_0ffset_cntr,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\,
      I3 => lsig_eop_reg,
      I4 => \^sig_tlast_out_reg_0\,
      I5 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0\,
      O => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_1\(0)
    );
\sig_byte_cntr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(8),
      I1 => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(8),
      I2 => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(8),
      I3 => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(8),
      I4 => sig_ld_byte_cntr,
      O => \sig_byte_cntr[3]_i_2_n_0\
    );
\sig_byte_cntr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007420"
    )
        port map (
      I0 => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(8),
      I1 => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(8),
      I2 => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(8),
      I3 => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(8),
      I4 => sig_ld_byte_cntr,
      O => \sig_byte_cntr[3]_i_3_n_0\
    );
\sig_byte_cntr[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002196"
    )
        port map (
      I0 => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(8),
      I1 => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(8),
      I2 => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(8),
      I3 => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(8),
      I4 => sig_ld_byte_cntr,
      O => \sig_byte_cntr[3]_i_4_n_0\
    );
\sig_byte_cntr[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D222222222222222"
    )
        port map (
      I0 => \sig_byte_cntr_reg[3]\(2),
      I1 => sig_ld_byte_cntr,
      I2 => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(8),
      I3 => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(8),
      I4 => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(8),
      I5 => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(8),
      O => \sig_byte_cntr[3]_i_6_n_0\
    );
\sig_byte_cntr[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2DDD2D2222D22222"
    )
        port map (
      I0 => \sig_byte_cntr_reg[3]\(1),
      I1 => sig_ld_byte_cntr,
      I2 => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(8),
      I3 => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(8),
      I4 => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(8),
      I5 => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(8),
      O => \sig_byte_cntr[3]_i_7_n_0\
    );
\sig_byte_cntr[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22D2222DD22D2DD2"
    )
        port map (
      I0 => \sig_byte_cntr_reg[3]\(0),
      I1 => sig_ld_byte_cntr,
      I2 => \^gen_output_reg[2].sig_output_data_reg_reg[2][8]_0\(8),
      I3 => \^gen_output_reg[3].sig_output_data_reg_reg[3][8]_0\(8),
      I4 => \^gen_output_reg[1].sig_output_data_reg_reg[1][8]_0\(8),
      I5 => \^gen_output_reg[0].sig_output_data_reg_reg[0][8]_0\(8),
      O => \sig_byte_cntr[3]_i_8_n_0\
    );
\sig_byte_cntr_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_1\(0),
      CO(2) => \sig_byte_cntr_reg[3]_i_1_n_1\,
      CO(1) => \sig_byte_cntr_reg[3]_i_1_n_2\,
      CO(0) => \sig_byte_cntr_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_byte_cntr[3]_i_2_n_0\,
      DI(1) => \sig_byte_cntr[3]_i_3_n_0\,
      DI(0) => \sig_byte_cntr[3]_i_4_n_0\,
      O(3 downto 0) => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_2\(3 downto 0),
      S(3) => S(0),
      S(2) => \sig_byte_cntr[3]_i_6_n_0\,
      S(1) => \sig_byte_cntr[3]_i_7_n_0\,
      S(0) => \sig_byte_cntr[3]_i_8_n_0\
    );
sig_dre2ibtt_eop_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0\,
      I1 => \^sig_tlast_out_reg_0\,
      I2 => lsig_eop_reg,
      O => sig_dre2ibtt_eop
    );
sig_dre_halted_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3333BFBB"
    )
        port map (
      I0 => sig_dre_halted,
      I1 => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2\,
      I2 => \^sig_dre_halted_reg_0\,
      I3 => \^sig_flush_db2_reg_0\,
      I4 => sig_dre_halted_reg_1,
      O => sig_dre_halted_i_1_n_0
    );
sig_dre_halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre_halted_i_1_n_0,
      Q => sig_dre_halted,
      R => '0'
    );
sig_dre_tvalid_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEEEEFA"
    )
        port map (
      I0 => \sig_pass_mux_bus[3]__0\(9),
      I1 => \GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]_5\(9),
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(9),
      I3 => sig_shift_case_reg(0),
      I4 => sig_shift_case_reg(1),
      I5 => sig_dre_tvalid_i_i_4_n_0,
      O => sig_final_mux_has_tlast
    );
sig_dre_tvalid_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(9),
      I1 => \GEN_INPUT_REG[3].sig_input_data_reg_reg_n_0_[3][9]\,
      I2 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(9),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(9),
      O => \sig_pass_mux_bus[3]__0\(9)
    );
sig_dre_tvalid_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFFEEFAAAAAEE"
    )
        port map (
      I0 => \sig_final_mux_bus[2]__0\(9),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(9),
      I2 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(9),
      I3 => sig_shift_case_reg(1),
      I4 => sig_shift_case_reg(0),
      I5 => \GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]_6\(9),
      O => sig_dre_tvalid_i_i_4_n_0
    );
sig_dre_tvalid_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB3BCB0BF838C808"
    )
        port map (
      I0 => \GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]_7\(9),
      I1 => sig_shift_case_reg(0),
      I2 => sig_shift_case_reg(1),
      I3 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1]_3\(9),
      I4 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0]_4\(9),
      I5 => \GEN_INPUT_REG[2].sig_input_data_reg_reg[2]_2\(9),
      O => \sig_final_mux_bus[2]__0\(9)
    );
sig_dre_tvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre_tvalid_i_reg_2,
      Q => \^sig_dre_tvalid_i_reg_0\,
      R => '0'
    );
sig_flush_db1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_flush_db1_reg_2,
      Q => \^sig_flush_db1_reg_0\,
      R => '0'
    );
sig_flush_db2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_flush_db2_reg_1,
      Q => \^sig_flush_db2_reg_0\,
      R => '0'
    );
sig_tlast_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_tlast_out_reg_1,
      Q => \^sig_tlast_out_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_skid2mm_buf is
  port (
    \out\ : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_data2skid_wlast : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_halt_strb1__0\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[0]_0\ : in STD_LOGIC;
    \sig_strb_reg_out_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_init_reg : in STD_LOGIC;
    sig_data2skid_wvalid : in STD_LOGIC;
    sig_m_valid_out_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \sig_strb_skid_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_datamover_skid2mm_buf : entity is "axi_datamover_skid2mm_buf";
end system_axi_vdma_1_0_axi_datamover_skid2mm_buf;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_skid2mm_buf is
  signal \sig_data_reg_out[63]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__0_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal sig_s_ready_dup_i_1_n_0 : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  m_axi_s2mm_wvalid <= sig_m_valid_out;
  \out\ <= sig_s_ready_out;
\sig_data_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(0),
      I1 => D(0),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(10),
      I1 => D(10),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(11),
      I1 => D(11),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(12),
      I1 => D(12),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(13),
      I1 => D(13),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(14),
      I1 => D(14),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(15),
      I1 => D(15),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(16),
      I1 => D(16),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(17),
      I1 => D(17),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(18),
      I1 => D(18),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(19),
      I1 => D(19),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(1),
      I1 => D(1),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(20),
      I1 => D(20),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(21),
      I1 => D(21),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(22),
      I1 => D(22),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(23),
      I1 => D(23),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(24),
      I1 => D(24),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(25),
      I1 => D(25),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(26),
      I1 => D(26),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(27),
      I1 => D(27),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(28),
      I1 => D(28),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(29),
      I1 => D(29),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(2),
      I1 => D(2),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(30),
      I1 => D(30),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(31),
      I1 => D(31),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(32),
      I1 => D(32),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(33),
      I1 => D(33),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(34),
      I1 => D(34),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(35),
      I1 => D(35),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(36),
      I1 => D(36),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(37),
      I1 => D(37),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(38),
      I1 => D(38),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(39),
      I1 => D(39),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(3),
      I1 => D(3),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(40),
      I1 => D(40),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(41),
      I1 => D(41),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(42),
      I1 => D(42),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(43),
      I1 => D(43),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(44),
      I1 => D(44),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(45),
      I1 => D(45),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(46),
      I1 => D(46),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(47),
      I1 => D(47),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(48),
      I1 => D(48),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(49),
      I1 => D(49),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(4),
      I1 => D(4),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(50),
      I1 => D(50),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(51),
      I1 => D(51),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(52),
      I1 => D(52),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(53),
      I1 => D(53),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(54),
      I1 => D(54),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(55),
      I1 => D(55),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(56),
      I1 => D(56),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(57),
      I1 => D(57),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(58),
      I1 => D(58),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(59),
      I1 => D(59),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(5),
      I1 => D(5),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(60),
      I1 => D(60),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(61),
      I1 => D(61),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(62),
      I1 => D(62),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axi_s2mm_wready,
      I1 => sig_m_valid_dup,
      O => \sig_data_reg_out[63]_i_1__0_n_0\
    );
\sig_data_reg_out[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(63),
      I1 => D(63),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(6),
      I1 => D(6),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(7),
      I1 => D(7),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(8),
      I1 => D(8),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(9),
      I1 => D(9),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(0),
      Q => m_axi_s2mm_wdata(0),
      R => '0'
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(10),
      Q => m_axi_s2mm_wdata(10),
      R => '0'
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(11),
      Q => m_axi_s2mm_wdata(11),
      R => '0'
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(12),
      Q => m_axi_s2mm_wdata(12),
      R => '0'
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(13),
      Q => m_axi_s2mm_wdata(13),
      R => '0'
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(14),
      Q => m_axi_s2mm_wdata(14),
      R => '0'
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(15),
      Q => m_axi_s2mm_wdata(15),
      R => '0'
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(16),
      Q => m_axi_s2mm_wdata(16),
      R => '0'
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(17),
      Q => m_axi_s2mm_wdata(17),
      R => '0'
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(18),
      Q => m_axi_s2mm_wdata(18),
      R => '0'
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(19),
      Q => m_axi_s2mm_wdata(19),
      R => '0'
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(1),
      Q => m_axi_s2mm_wdata(1),
      R => '0'
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(20),
      Q => m_axi_s2mm_wdata(20),
      R => '0'
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(21),
      Q => m_axi_s2mm_wdata(21),
      R => '0'
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(22),
      Q => m_axi_s2mm_wdata(22),
      R => '0'
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(23),
      Q => m_axi_s2mm_wdata(23),
      R => '0'
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(24),
      Q => m_axi_s2mm_wdata(24),
      R => '0'
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(25),
      Q => m_axi_s2mm_wdata(25),
      R => '0'
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(26),
      Q => m_axi_s2mm_wdata(26),
      R => '0'
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(27),
      Q => m_axi_s2mm_wdata(27),
      R => '0'
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(28),
      Q => m_axi_s2mm_wdata(28),
      R => '0'
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(29),
      Q => m_axi_s2mm_wdata(29),
      R => '0'
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(2),
      Q => m_axi_s2mm_wdata(2),
      R => '0'
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(30),
      Q => m_axi_s2mm_wdata(30),
      R => '0'
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(31),
      Q => m_axi_s2mm_wdata(31),
      R => '0'
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(32),
      Q => m_axi_s2mm_wdata(32),
      R => '0'
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(33),
      Q => m_axi_s2mm_wdata(33),
      R => '0'
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(34),
      Q => m_axi_s2mm_wdata(34),
      R => '0'
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(35),
      Q => m_axi_s2mm_wdata(35),
      R => '0'
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(36),
      Q => m_axi_s2mm_wdata(36),
      R => '0'
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(37),
      Q => m_axi_s2mm_wdata(37),
      R => '0'
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(38),
      Q => m_axi_s2mm_wdata(38),
      R => '0'
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(39),
      Q => m_axi_s2mm_wdata(39),
      R => '0'
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(3),
      Q => m_axi_s2mm_wdata(3),
      R => '0'
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(40),
      Q => m_axi_s2mm_wdata(40),
      R => '0'
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(41),
      Q => m_axi_s2mm_wdata(41),
      R => '0'
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(42),
      Q => m_axi_s2mm_wdata(42),
      R => '0'
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(43),
      Q => m_axi_s2mm_wdata(43),
      R => '0'
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(44),
      Q => m_axi_s2mm_wdata(44),
      R => '0'
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(45),
      Q => m_axi_s2mm_wdata(45),
      R => '0'
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(46),
      Q => m_axi_s2mm_wdata(46),
      R => '0'
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(47),
      Q => m_axi_s2mm_wdata(47),
      R => '0'
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(48),
      Q => m_axi_s2mm_wdata(48),
      R => '0'
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(49),
      Q => m_axi_s2mm_wdata(49),
      R => '0'
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(4),
      Q => m_axi_s2mm_wdata(4),
      R => '0'
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(50),
      Q => m_axi_s2mm_wdata(50),
      R => '0'
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(51),
      Q => m_axi_s2mm_wdata(51),
      R => '0'
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(52),
      Q => m_axi_s2mm_wdata(52),
      R => '0'
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(53),
      Q => m_axi_s2mm_wdata(53),
      R => '0'
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(54),
      Q => m_axi_s2mm_wdata(54),
      R => '0'
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(55),
      Q => m_axi_s2mm_wdata(55),
      R => '0'
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(56),
      Q => m_axi_s2mm_wdata(56),
      R => '0'
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(57),
      Q => m_axi_s2mm_wdata(57),
      R => '0'
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(58),
      Q => m_axi_s2mm_wdata(58),
      R => '0'
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(59),
      Q => m_axi_s2mm_wdata(59),
      R => '0'
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(5),
      Q => m_axi_s2mm_wdata(5),
      R => '0'
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(60),
      Q => m_axi_s2mm_wdata(60),
      R => '0'
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(61),
      Q => m_axi_s2mm_wdata(61),
      R => '0'
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(62),
      Q => m_axi_s2mm_wdata(62),
      R => '0'
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(63),
      Q => m_axi_s2mm_wdata(63),
      R => '0'
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(6),
      Q => m_axi_s2mm_wdata(6),
      R => '0'
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(7),
      Q => m_axi_s2mm_wdata(7),
      R => '0'
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(8),
      Q => m_axi_s2mm_wdata(8),
      R => '0'
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_data_skid_mux_out(9),
      Q => m_axi_s2mm_wdata(9),
      R => '0'
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => sig_data_skid_reg(0),
      R => '0'
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(10),
      Q => sig_data_skid_reg(10),
      R => '0'
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(11),
      Q => sig_data_skid_reg(11),
      R => '0'
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(12),
      Q => sig_data_skid_reg(12),
      R => '0'
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(13),
      Q => sig_data_skid_reg(13),
      R => '0'
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(14),
      Q => sig_data_skid_reg(14),
      R => '0'
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(15),
      Q => sig_data_skid_reg(15),
      R => '0'
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(16),
      Q => sig_data_skid_reg(16),
      R => '0'
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(17),
      Q => sig_data_skid_reg(17),
      R => '0'
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(18),
      Q => sig_data_skid_reg(18),
      R => '0'
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(19),
      Q => sig_data_skid_reg(19),
      R => '0'
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => sig_data_skid_reg(1),
      R => '0'
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(20),
      Q => sig_data_skid_reg(20),
      R => '0'
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(21),
      Q => sig_data_skid_reg(21),
      R => '0'
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(22),
      Q => sig_data_skid_reg(22),
      R => '0'
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(23),
      Q => sig_data_skid_reg(23),
      R => '0'
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(24),
      Q => sig_data_skid_reg(24),
      R => '0'
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(25),
      Q => sig_data_skid_reg(25),
      R => '0'
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(26),
      Q => sig_data_skid_reg(26),
      R => '0'
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(27),
      Q => sig_data_skid_reg(27),
      R => '0'
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(28),
      Q => sig_data_skid_reg(28),
      R => '0'
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(29),
      Q => sig_data_skid_reg(29),
      R => '0'
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => sig_data_skid_reg(2),
      R => '0'
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(30),
      Q => sig_data_skid_reg(30),
      R => '0'
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(31),
      Q => sig_data_skid_reg(31),
      R => '0'
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(32),
      Q => sig_data_skid_reg(32),
      R => '0'
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(33),
      Q => sig_data_skid_reg(33),
      R => '0'
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(34),
      Q => sig_data_skid_reg(34),
      R => '0'
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(35),
      Q => sig_data_skid_reg(35),
      R => '0'
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(36),
      Q => sig_data_skid_reg(36),
      R => '0'
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(37),
      Q => sig_data_skid_reg(37),
      R => '0'
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(38),
      Q => sig_data_skid_reg(38),
      R => '0'
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(39),
      Q => sig_data_skid_reg(39),
      R => '0'
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => sig_data_skid_reg(3),
      R => '0'
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(40),
      Q => sig_data_skid_reg(40),
      R => '0'
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(41),
      Q => sig_data_skid_reg(41),
      R => '0'
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(42),
      Q => sig_data_skid_reg(42),
      R => '0'
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(43),
      Q => sig_data_skid_reg(43),
      R => '0'
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(44),
      Q => sig_data_skid_reg(44),
      R => '0'
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(45),
      Q => sig_data_skid_reg(45),
      R => '0'
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(46),
      Q => sig_data_skid_reg(46),
      R => '0'
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(47),
      Q => sig_data_skid_reg(47),
      R => '0'
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(48),
      Q => sig_data_skid_reg(48),
      R => '0'
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(49),
      Q => sig_data_skid_reg(49),
      R => '0'
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(4),
      Q => sig_data_skid_reg(4),
      R => '0'
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(50),
      Q => sig_data_skid_reg(50),
      R => '0'
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(51),
      Q => sig_data_skid_reg(51),
      R => '0'
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(52),
      Q => sig_data_skid_reg(52),
      R => '0'
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(53),
      Q => sig_data_skid_reg(53),
      R => '0'
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(54),
      Q => sig_data_skid_reg(54),
      R => '0'
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(55),
      Q => sig_data_skid_reg(55),
      R => '0'
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(56),
      Q => sig_data_skid_reg(56),
      R => '0'
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(57),
      Q => sig_data_skid_reg(57),
      R => '0'
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(58),
      Q => sig_data_skid_reg(58),
      R => '0'
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(59),
      Q => sig_data_skid_reg(59),
      R => '0'
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(5),
      Q => sig_data_skid_reg(5),
      R => '0'
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(60),
      Q => sig_data_skid_reg(60),
      R => '0'
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(61),
      Q => sig_data_skid_reg(61),
      R => '0'
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(62),
      Q => sig_data_skid_reg(62),
      R => '0'
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(63),
      Q => sig_data_skid_reg(63),
      R => '0'
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(6),
      Q => sig_data_skid_reg(6),
      R => '0'
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(7),
      Q => sig_data_skid_reg(7),
      R => '0'
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(8),
      Q => sig_data_skid_reg(8),
      R => '0'
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(9),
      Q => sig_data_skid_reg(9),
      R => '0'
    );
\sig_last_reg_out_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_data2skid_wlast,
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_last_skid_mux_out,
      Q => m_axi_s2mm_wlast,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => sig_data2skid_wlast,
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF2A0000"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => m_axi_s2mm_wready,
      I2 => sig_s_ready_dup,
      I3 => sig_data2skid_wvalid,
      I4 => sig_m_valid_out_reg_0,
      I5 => sig_init_reg,
      O => \sig_m_valid_dup_i_1__0_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__0_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__0_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_s_ready_dup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAEEE"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_s_ready_dup,
      I2 => sig_data2skid_wvalid,
      I3 => sig_m_valid_dup,
      I4 => m_axi_s2mm_wready,
      O => sig_s_ready_dup_i_1_n_0
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_s_ready_dup_i_1_n_0,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFCF00AAAAAAAA"
    )
        port map (
      I0 => sig_strb_skid_reg(0),
      I1 => Q(0),
      I2 => \sig_halt_strb1__0\,
      I3 => \sig_strb_reg_out_reg[0]_0\,
      I4 => \sig_strb_reg_out_reg[7]_0\(0),
      I5 => sig_s_ready_dup,
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFCF00AAAAAAAA"
    )
        port map (
      I0 => sig_strb_skid_reg(1),
      I1 => Q(1),
      I2 => \sig_halt_strb1__0\,
      I3 => \sig_strb_reg_out_reg[0]_0\,
      I4 => \sig_strb_reg_out_reg[7]_0\(1),
      I5 => sig_s_ready_dup,
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFCF00AAAAAAAA"
    )
        port map (
      I0 => sig_strb_skid_reg(2),
      I1 => Q(2),
      I2 => \sig_halt_strb1__0\,
      I3 => \sig_strb_reg_out_reg[0]_0\,
      I4 => \sig_strb_reg_out_reg[7]_0\(2),
      I5 => sig_s_ready_dup,
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFCF00AAAAAAAA"
    )
        port map (
      I0 => sig_strb_skid_reg(3),
      I1 => Q(3),
      I2 => \sig_halt_strb1__0\,
      I3 => \sig_strb_reg_out_reg[0]_0\,
      I4 => \sig_strb_reg_out_reg[7]_0\(3),
      I5 => sig_s_ready_dup,
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFCF00AAAAAAAA"
    )
        port map (
      I0 => sig_strb_skid_reg(4),
      I1 => Q(4),
      I2 => \sig_halt_strb1__0\,
      I3 => \sig_strb_reg_out_reg[0]_0\,
      I4 => \sig_strb_reg_out_reg[7]_0\(4),
      I5 => sig_s_ready_dup,
      O => sig_strb_skid_mux_out(4)
    );
\sig_strb_reg_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFCF00AAAAAAAA"
    )
        port map (
      I0 => sig_strb_skid_reg(5),
      I1 => Q(5),
      I2 => \sig_halt_strb1__0\,
      I3 => \sig_strb_reg_out_reg[0]_0\,
      I4 => \sig_strb_reg_out_reg[7]_0\(5),
      I5 => sig_s_ready_dup,
      O => sig_strb_skid_mux_out(5)
    );
\sig_strb_reg_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFCF00AAAAAAAA"
    )
        port map (
      I0 => sig_strb_skid_reg(6),
      I1 => Q(6),
      I2 => \sig_halt_strb1__0\,
      I3 => \sig_strb_reg_out_reg[0]_0\,
      I4 => \sig_strb_reg_out_reg[7]_0\(6),
      I5 => sig_s_ready_dup,
      O => sig_strb_skid_mux_out(6)
    );
\sig_strb_reg_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFCF00AAAAAAAA"
    )
        port map (
      I0 => sig_strb_skid_reg(7),
      I1 => Q(7),
      I2 => \sig_halt_strb1__0\,
      I3 => \sig_strb_reg_out_reg[0]_0\,
      I4 => \sig_strb_reg_out_reg[7]_0\(7),
      I5 => sig_s_ready_dup,
      O => sig_strb_skid_mux_out(7)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_strb_skid_mux_out(0),
      Q => m_axi_s2mm_wstrb(0),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_strb_skid_mux_out(1),
      Q => m_axi_s2mm_wstrb(1),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_strb_skid_mux_out(2),
      Q => m_axi_s2mm_wstrb(2),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_strb_skid_mux_out(3),
      Q => m_axi_s2mm_wstrb(3),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_strb_skid_mux_out(4),
      Q => m_axi_s2mm_wstrb(4),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_strb_skid_mux_out(5),
      Q => m_axi_s2mm_wstrb(5),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_strb_skid_mux_out(6),
      Q => m_axi_s2mm_wstrb(6),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \sig_data_reg_out[63]_i_1__0_n_0\,
      D => sig_strb_skid_mux_out(7),
      Q => m_axi_s2mm_wstrb(7),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[7]_0\(0),
      Q => sig_strb_skid_reg(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[7]_0\(1),
      Q => sig_strb_skid_reg(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[7]_0\(2),
      Q => sig_strb_skid_reg(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[7]_0\(3),
      Q => sig_strb_skid_reg(3),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[7]_0\(4),
      Q => sig_strb_skid_reg(4),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[7]_0\(5),
      Q => sig_strb_skid_reg(5),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[7]_0\(6),
      Q => sig_strb_skid_reg(6),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => \sig_strb_skid_reg_reg[7]_0\(7),
      Q => sig_strb_skid_reg(7),
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_skid_buf is
  port (
    \out\ : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    sig_ibtt2wdc_tlast : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    sig_m_valid_out_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_reg_out_reg[67]_0\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sig_m_valid_out_reg_2 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_strb_reg_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 73 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty : in STD_LOGIC;
    sig_wdc2ibtt_tready : in STD_LOGIC;
    lsig_end_of_cmd_reg : in STD_LOGIC;
    lsig_eop_reg : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_init_reg : in STD_LOGIC;
    sig_m_valid_out_reg_4 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_datamover_skid_buf : entity is "axi_datamover_skid_buf";
end system_axi_vdma_1_0_axi_datamover_skid_buf;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_skid_buf is
  signal \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \^sig_data_reg_out_reg[67]_0\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal sig_ibtt2wdc_eop : STD_LOGIC;
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__1_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__1_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  \out\ <= sig_m_valid_dup;
  \sig_data_reg_out_reg[67]_0\(67 downto 0) <= \^sig_data_reg_out_reg[67]_0\(67 downto 0);
  sig_m_valid_out_reg_0 <= sig_m_valid_out;
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_wdc2ibtt_tready,
      O => sig_m_valid_out_reg_1(1)
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_wdc2ibtt_tready,
      I2 => \^sig_data_reg_out_reg[67]_0\(67),
      I3 => lsig_end_of_cmd_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_wdc2ibtt_tready,
      I2 => \^sig_data_reg_out_reg[67]_0\(66),
      I3 => lsig_end_of_cmd_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_wdc2ibtt_tready,
      I2 => \^sig_data_reg_out_reg[67]_0\(65),
      I3 => lsig_end_of_cmd_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F0"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_wdc2ibtt_tready,
      I2 => \^sig_data_reg_out_reg[67]_0\(64),
      I3 => lsig_end_of_cmd_reg,
      O => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_wdc2ibtt_tready,
      O => sig_m_valid_out_reg_1(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_2_n_0\,
      DI(2) => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_3_n_0\,
      DI(1) => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_4_n_0\,
      DI(0) => \GEN_INDET_BTT.lsig_byte_cntr[3]_i_5_n_0\,
      O(3 downto 0) => sig_m_valid_out_reg_3(3 downto 0),
      S(3 downto 0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\(3 downto 0)
    );
\GEN_INDET_BTT.lsig_eop_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => sig_wdc2ibtt_tready,
      I2 => sig_ibtt2wdc_eop,
      I3 => lsig_eop_reg,
      O => sig_m_valid_out_reg_2
    );
\sig_data_reg_out[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(0),
      I1 => dout(0),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(10),
      I1 => dout(10),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(11),
      I1 => dout(11),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(12),
      I1 => dout(12),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(13),
      I1 => dout(13),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(14),
      I1 => dout(14),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(15),
      I1 => dout(15),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(16),
      I1 => dout(16),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(17),
      I1 => dout(17),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(18),
      I1 => dout(18),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(19),
      I1 => dout(19),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(1),
      I1 => dout(1),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(20),
      I1 => dout(20),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(21),
      I1 => dout(21),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(22),
      I1 => dout(22),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(23),
      I1 => dout(23),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(24),
      I1 => dout(24),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(24)
    );
\sig_data_reg_out[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(25),
      I1 => dout(25),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(25)
    );
\sig_data_reg_out[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(26),
      I1 => dout(26),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(26)
    );
\sig_data_reg_out[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(27),
      I1 => dout(27),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(27)
    );
\sig_data_reg_out[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(28),
      I1 => dout(28),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(28)
    );
\sig_data_reg_out[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(29),
      I1 => dout(29),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(29)
    );
\sig_data_reg_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(2),
      I1 => dout(2),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(30),
      I1 => dout(30),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(30)
    );
\sig_data_reg_out[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(31),
      I1 => dout(31),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(31)
    );
\sig_data_reg_out[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(32),
      I1 => dout(32),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(32)
    );
\sig_data_reg_out[33]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(33),
      I1 => dout(33),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(33)
    );
\sig_data_reg_out[34]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(34),
      I1 => dout(34),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(34)
    );
\sig_data_reg_out[35]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(35),
      I1 => dout(35),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(35)
    );
\sig_data_reg_out[36]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(36),
      I1 => dout(36),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(36)
    );
\sig_data_reg_out[37]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(37),
      I1 => dout(37),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(37)
    );
\sig_data_reg_out[38]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(38),
      I1 => dout(38),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(38)
    );
\sig_data_reg_out[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(39),
      I1 => dout(39),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(39)
    );
\sig_data_reg_out[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(3),
      I1 => dout(3),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[40]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(40),
      I1 => dout(40),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(40)
    );
\sig_data_reg_out[41]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(41),
      I1 => dout(41),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(41)
    );
\sig_data_reg_out[42]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(42),
      I1 => dout(42),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(42)
    );
\sig_data_reg_out[43]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(43),
      I1 => dout(43),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(43)
    );
\sig_data_reg_out[44]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(44),
      I1 => dout(44),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(44)
    );
\sig_data_reg_out[45]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(45),
      I1 => dout(45),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(45)
    );
\sig_data_reg_out[46]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(46),
      I1 => dout(46),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(46)
    );
\sig_data_reg_out[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(47),
      I1 => dout(47),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(47)
    );
\sig_data_reg_out[48]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(48),
      I1 => dout(48),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(48)
    );
\sig_data_reg_out[49]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(49),
      I1 => dout(49),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(49)
    );
\sig_data_reg_out[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(4),
      I1 => dout(4),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[50]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(50),
      I1 => dout(50),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(50)
    );
\sig_data_reg_out[51]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(51),
      I1 => dout(51),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(51)
    );
\sig_data_reg_out[52]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(52),
      I1 => dout(52),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(52)
    );
\sig_data_reg_out[53]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(53),
      I1 => dout(53),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(53)
    );
\sig_data_reg_out[54]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(54),
      I1 => dout(54),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(54)
    );
\sig_data_reg_out[55]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(55),
      I1 => dout(55),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(55)
    );
\sig_data_reg_out[56]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(56),
      I1 => dout(56),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(56)
    );
\sig_data_reg_out[57]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(57),
      I1 => dout(57),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(57)
    );
\sig_data_reg_out[58]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(58),
      I1 => dout(58),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(58)
    );
\sig_data_reg_out[59]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(59),
      I1 => dout(59),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(59)
    );
\sig_data_reg_out[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(5),
      I1 => dout(5),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[60]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(60),
      I1 => dout(60),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(60)
    );
\sig_data_reg_out[61]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(61),
      I1 => dout(61),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(61)
    );
\sig_data_reg_out[62]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(62),
      I1 => dout(62),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(62)
    );
\sig_data_reg_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(63),
      I1 => dout(63),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(63)
    );
\sig_data_reg_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(64),
      I1 => D(0),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(64)
    );
\sig_data_reg_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(65),
      I1 => D(1),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(65)
    );
\sig_data_reg_out[66]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(66),
      I1 => D(2),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(66)
    );
\sig_data_reg_out[67]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(67),
      I1 => D(3),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(67)
    );
\sig_data_reg_out[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(6),
      I1 => dout(6),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(7),
      I1 => dout(7),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(8),
      I1 => dout(8),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(9),
      I1 => dout(9),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(0),
      Q => \^sig_data_reg_out_reg[67]_0\(0),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(10),
      Q => \^sig_data_reg_out_reg[67]_0\(10),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(11),
      Q => \^sig_data_reg_out_reg[67]_0\(11),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(12),
      Q => \^sig_data_reg_out_reg[67]_0\(12),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(13),
      Q => \^sig_data_reg_out_reg[67]_0\(13),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(14),
      Q => \^sig_data_reg_out_reg[67]_0\(14),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(15),
      Q => \^sig_data_reg_out_reg[67]_0\(15),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(16),
      Q => \^sig_data_reg_out_reg[67]_0\(16),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(17),
      Q => \^sig_data_reg_out_reg[67]_0\(17),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(18),
      Q => \^sig_data_reg_out_reg[67]_0\(18),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(19),
      Q => \^sig_data_reg_out_reg[67]_0\(19),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(1),
      Q => \^sig_data_reg_out_reg[67]_0\(1),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(20),
      Q => \^sig_data_reg_out_reg[67]_0\(20),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(21),
      Q => \^sig_data_reg_out_reg[67]_0\(21),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(22),
      Q => \^sig_data_reg_out_reg[67]_0\(22),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(23),
      Q => \^sig_data_reg_out_reg[67]_0\(23),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(24),
      Q => \^sig_data_reg_out_reg[67]_0\(24),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(25),
      Q => \^sig_data_reg_out_reg[67]_0\(25),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(26),
      Q => \^sig_data_reg_out_reg[67]_0\(26),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(27),
      Q => \^sig_data_reg_out_reg[67]_0\(27),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(28),
      Q => \^sig_data_reg_out_reg[67]_0\(28),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(29),
      Q => \^sig_data_reg_out_reg[67]_0\(29),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(2),
      Q => \^sig_data_reg_out_reg[67]_0\(2),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(30),
      Q => \^sig_data_reg_out_reg[67]_0\(30),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(31),
      Q => \^sig_data_reg_out_reg[67]_0\(31),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(32),
      Q => \^sig_data_reg_out_reg[67]_0\(32),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(33),
      Q => \^sig_data_reg_out_reg[67]_0\(33),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(34),
      Q => \^sig_data_reg_out_reg[67]_0\(34),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(35),
      Q => \^sig_data_reg_out_reg[67]_0\(35),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(36),
      Q => \^sig_data_reg_out_reg[67]_0\(36),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(37),
      Q => \^sig_data_reg_out_reg[67]_0\(37),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(38),
      Q => \^sig_data_reg_out_reg[67]_0\(38),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(39),
      Q => \^sig_data_reg_out_reg[67]_0\(39),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(3),
      Q => \^sig_data_reg_out_reg[67]_0\(3),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(40),
      Q => \^sig_data_reg_out_reg[67]_0\(40),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(41),
      Q => \^sig_data_reg_out_reg[67]_0\(41),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(42),
      Q => \^sig_data_reg_out_reg[67]_0\(42),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(43),
      Q => \^sig_data_reg_out_reg[67]_0\(43),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(44),
      Q => \^sig_data_reg_out_reg[67]_0\(44),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(45),
      Q => \^sig_data_reg_out_reg[67]_0\(45),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(46),
      Q => \^sig_data_reg_out_reg[67]_0\(46),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(47),
      Q => \^sig_data_reg_out_reg[67]_0\(47),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(48),
      Q => \^sig_data_reg_out_reg[67]_0\(48),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(49),
      Q => \^sig_data_reg_out_reg[67]_0\(49),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(4),
      Q => \^sig_data_reg_out_reg[67]_0\(4),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(50),
      Q => \^sig_data_reg_out_reg[67]_0\(50),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(51),
      Q => \^sig_data_reg_out_reg[67]_0\(51),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(52),
      Q => \^sig_data_reg_out_reg[67]_0\(52),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(53),
      Q => \^sig_data_reg_out_reg[67]_0\(53),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(54),
      Q => \^sig_data_reg_out_reg[67]_0\(54),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(55),
      Q => \^sig_data_reg_out_reg[67]_0\(55),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(56),
      Q => \^sig_data_reg_out_reg[67]_0\(56),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(57),
      Q => \^sig_data_reg_out_reg[67]_0\(57),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(58),
      Q => \^sig_data_reg_out_reg[67]_0\(58),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(59),
      Q => \^sig_data_reg_out_reg[67]_0\(59),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(5),
      Q => \^sig_data_reg_out_reg[67]_0\(5),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(60),
      Q => \^sig_data_reg_out_reg[67]_0\(60),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(61),
      Q => \^sig_data_reg_out_reg[67]_0\(61),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(62),
      Q => \^sig_data_reg_out_reg[67]_0\(62),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(63),
      Q => \^sig_data_reg_out_reg[67]_0\(63),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(64),
      Q => \^sig_data_reg_out_reg[67]_0\(64),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(65),
      Q => \^sig_data_reg_out_reg[67]_0\(65),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(66),
      Q => \^sig_data_reg_out_reg[67]_0\(66),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(67),
      Q => \^sig_data_reg_out_reg[67]_0\(67),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(6),
      Q => \^sig_data_reg_out_reg[67]_0\(6),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(7),
      Q => \^sig_data_reg_out_reg[67]_0\(7),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(8),
      Q => \^sig_data_reg_out_reg[67]_0\(8),
      R => sig_stream_rst
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(9),
      Q => \^sig_data_reg_out_reg[67]_0\(9),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(0),
      Q => sig_data_skid_reg(0),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(10),
      Q => sig_data_skid_reg(10),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(11),
      Q => sig_data_skid_reg(11),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(12),
      Q => sig_data_skid_reg(12),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(13),
      Q => sig_data_skid_reg(13),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(14),
      Q => sig_data_skid_reg(14),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(15),
      Q => sig_data_skid_reg(15),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(16),
      Q => sig_data_skid_reg(16),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(17),
      Q => sig_data_skid_reg(17),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(18),
      Q => sig_data_skid_reg(18),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(19),
      Q => sig_data_skid_reg(19),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(1),
      Q => sig_data_skid_reg(1),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(20),
      Q => sig_data_skid_reg(20),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(21),
      Q => sig_data_skid_reg(21),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(22),
      Q => sig_data_skid_reg(22),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(23),
      Q => sig_data_skid_reg(23),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(24),
      Q => sig_data_skid_reg(24),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(25),
      Q => sig_data_skid_reg(25),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(26),
      Q => sig_data_skid_reg(26),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(27),
      Q => sig_data_skid_reg(27),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(28),
      Q => sig_data_skid_reg(28),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(29),
      Q => sig_data_skid_reg(29),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(2),
      Q => sig_data_skid_reg(2),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(30),
      Q => sig_data_skid_reg(30),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(31),
      Q => sig_data_skid_reg(31),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(32),
      Q => sig_data_skid_reg(32),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(33),
      Q => sig_data_skid_reg(33),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(34),
      Q => sig_data_skid_reg(34),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(35),
      Q => sig_data_skid_reg(35),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(36),
      Q => sig_data_skid_reg(36),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(37),
      Q => sig_data_skid_reg(37),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(38),
      Q => sig_data_skid_reg(38),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(39),
      Q => sig_data_skid_reg(39),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(3),
      Q => sig_data_skid_reg(3),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(40),
      Q => sig_data_skid_reg(40),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(41),
      Q => sig_data_skid_reg(41),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(42),
      Q => sig_data_skid_reg(42),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(43),
      Q => sig_data_skid_reg(43),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(44),
      Q => sig_data_skid_reg(44),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(45),
      Q => sig_data_skid_reg(45),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(46),
      Q => sig_data_skid_reg(46),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(47),
      Q => sig_data_skid_reg(47),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(48),
      Q => sig_data_skid_reg(48),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(49),
      Q => sig_data_skid_reg(49),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(4),
      Q => sig_data_skid_reg(4),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(50),
      Q => sig_data_skid_reg(50),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(51),
      Q => sig_data_skid_reg(51),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(52),
      Q => sig_data_skid_reg(52),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(53),
      Q => sig_data_skid_reg(53),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(54),
      Q => sig_data_skid_reg(54),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(55),
      Q => sig_data_skid_reg(55),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(56),
      Q => sig_data_skid_reg(56),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(57),
      Q => sig_data_skid_reg(57),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(58),
      Q => sig_data_skid_reg(58),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(59),
      Q => sig_data_skid_reg(59),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(5),
      Q => sig_data_skid_reg(5),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(60),
      Q => sig_data_skid_reg(60),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(61),
      Q => sig_data_skid_reg(61),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(62),
      Q => sig_data_skid_reg(62),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(63),
      Q => sig_data_skid_reg(63),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(0),
      Q => sig_data_skid_reg(64),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(1),
      Q => sig_data_skid_reg(65),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(2),
      Q => sig_data_skid_reg(66),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => D(3),
      Q => sig_data_skid_reg(67),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(6),
      Q => sig_data_skid_reg(6),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(7),
      Q => sig_data_skid_reg(7),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(8),
      Q => sig_data_skid_reg(8),
      R => sig_stream_rst
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(9),
      Q => sig_data_skid_reg(9),
      R => sig_stream_rst
    );
\sig_last_reg_out_i_1__0__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dout(72),
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_last_skid_mux_out,
      Q => sig_ibtt2wdc_tlast,
      R => sig_stream_rst
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(72),
      Q => sig_last_skid_reg,
      R => sig_stream_rst
    );
\sig_m_valid_dup_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005DDD0000"
    )
        port map (
      I0 => empty,
      I1 => sig_m_valid_dup,
      I2 => sig_wdc2ibtt_tready,
      I3 => sig_s_ready_dup,
      I4 => sig_m_valid_out_reg_4,
      I5 => sig_init_reg,
      O => \sig_m_valid_dup_i_1__1_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__1_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__1_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
\sig_s_ready_dup_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEAE"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_s_ready_dup,
      I2 => sig_m_valid_dup,
      I3 => empty,
      I4 => sig_wdc2ibtt_tready,
      O => \sig_s_ready_dup_i_1__1_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_dup,
      R => sig_stream_rst
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__1_n_0\,
      Q => sig_s_ready_out,
      R => sig_stream_rst
    );
\sig_strb_reg_out[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_strb_skid_reg(0),
      I1 => dout(64),
      I2 => sig_s_ready_dup,
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_strb_skid_reg(1),
      I1 => dout(65),
      I2 => sig_s_ready_dup,
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_strb_skid_reg(2),
      I1 => dout(66),
      I2 => sig_s_ready_dup,
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_strb_skid_reg(3),
      I1 => dout(67),
      I2 => sig_s_ready_dup,
      O => sig_strb_skid_mux_out(3)
    );
\sig_strb_reg_out[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_strb_skid_reg(4),
      I1 => dout(68),
      I2 => sig_s_ready_dup,
      O => sig_strb_skid_mux_out(4)
    );
\sig_strb_reg_out[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_strb_skid_reg(5),
      I1 => dout(69),
      I2 => sig_s_ready_dup,
      O => sig_strb_skid_mux_out(5)
    );
\sig_strb_reg_out[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_strb_skid_reg(6),
      I1 => dout(70),
      I2 => sig_s_ready_dup,
      O => sig_strb_skid_mux_out(6)
    );
\sig_strb_reg_out[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_strb_skid_reg(7),
      I1 => dout(71),
      I2 => sig_s_ready_dup,
      O => sig_strb_skid_mux_out(7)
    );
\sig_strb_reg_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_strb_skid_reg(8),
      I1 => dout(73),
      I2 => sig_s_ready_dup,
      O => sig_strb_skid_mux_out(8)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(0),
      Q => \sig_strb_reg_out_reg[7]_0\(0),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(1),
      Q => \sig_strb_reg_out_reg[7]_0\(1),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(2),
      Q => \sig_strb_reg_out_reg[7]_0\(2),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(3),
      Q => \sig_strb_reg_out_reg[7]_0\(3),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(4),
      Q => \sig_strb_reg_out_reg[7]_0\(4),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(5),
      Q => \sig_strb_reg_out_reg[7]_0\(5),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(6),
      Q => \sig_strb_reg_out_reg[7]_0\(6),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(7),
      Q => \sig_strb_reg_out_reg[7]_0\(7),
      R => sig_stream_rst
    );
\sig_strb_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(8),
      Q => sig_ibtt2wdc_eop,
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(64),
      Q => sig_strb_skid_reg(0),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(65),
      Q => sig_strb_skid_reg(1),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(66),
      Q => sig_strb_skid_reg(2),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(67),
      Q => sig_strb_skid_reg(3),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(68),
      Q => sig_strb_skid_reg(4),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(69),
      Q => sig_strb_skid_reg(5),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(70),
      Q => sig_strb_skid_reg(6),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(71),
      Q => sig_strb_skid_reg(7),
      R => sig_stream_rst
    );
\sig_strb_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => dout(73),
      Q => sig_strb_skid_reg(8),
      R => sig_stream_rst
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_s_ready_out,
      I1 => empty,
      O => rd_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_slice is
  port (
    slice_insert_valid : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_btt_cntr_dup_reg[14]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_btt_eq_0_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ld_btt_cntr_reg3_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tstrb_fifo_rdy : out STD_LOGIC;
    \storage_data_reg[8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_btt_lteq_max_first_incr0_carry : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sig_start_offset_un : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_valid_i_reg_0 : in STD_LOGIC;
    sig_btt_eq_0 : in STD_LOGIC;
    sig_btt_eq_0_reg_0 : in STD_LOGIC;
    sig_btt_eq_0_reg_1 : in STD_LOGIC;
    sig_btt_eq_0_reg_2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_btt_cntr_dup_reg[0]\ : in STD_LOGIC;
    \sig_btt_cntr_dup_reg[0]_0\ : in STD_LOGIC;
    ld_btt_cntr_reg3 : in STD_LOGIC;
    \storage_data_reg[8]_1\ : in STD_LOGIC;
    sig_btt_lteq_max_first_incr0_carry_0 : in STD_LOGIC;
    sig_btt_lteq_max_first_incr0_carry_1 : in STD_LOGIC;
    sig_curr_eof_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_fifo_mssai : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_datamover_slice : entity is "axi_datamover_slice";
end system_axi_vdma_1_0_axi_datamover_slice;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_slice is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \I_SCATTER_STROBE_GEN/lsig_end_vect\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \I_SCATTER_STROBE_GEN/lsig_start_vect\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \areset_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \^ld_btt_cntr_reg3_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_valid_i_i_1_n_0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal sig_btt_gteq_max_incr : STD_LOGIC;
  signal sig_stbgen_tstrb : STD_LOGIC_VECTOR ( 2 to 2 );
  signal sig_tstrb_fifo_data_in : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \^sig_tstrb_fifo_rdy\ : STD_LOGIC;
  signal sig_tstrb_fifo_valid : STD_LOGIC;
  signal \^slice_insert_valid\ : STD_LOGIC;
  signal \storage_data[1]_i_1_n_0\ : STD_LOGIC;
  signal \storage_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \storage_data[6]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \storage_data[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \storage_data[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \storage_data[3]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \storage_data[5]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \storage_data[6]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \storage_data[7]_i_1\ : label is "soft_lutpair170";
begin
  E(0) <= \^e\(0);
  ld_btt_cntr_reg3_reg(0) <= \^ld_btt_cntr_reg3_reg\(0);
  sig_tstrb_fifo_rdy <= \^sig_tstrb_fifo_rdy\;
  slice_insert_valid <= \^slice_insert_valid\;
\areset_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_stream_rst,
      Q => \areset_d_reg_n_0_[0]\,
      R => '0'
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \areset_d_reg_n_0_[0]\,
      Q => p_1_in,
      R => '0'
    );
m_valid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFA2"
    )
        port map (
      I0 => \^slice_insert_valid\,
      I1 => sig_inhibit_rdy_n,
      I2 => m_valid_i_reg_0,
      I3 => sig_tstrb_fifo_valid,
      I4 => p_1_in,
      O => m_valid_i_i_1_n_0
    );
m_valid_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \storage_data_reg[8]_1\,
      I1 => sig_btt_eq_0,
      I2 => ld_btt_cntr_reg3,
      O => sig_tstrb_fifo_valid
    );
m_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => m_valid_i_i_1_n_0,
      Q => \^slice_insert_valid\,
      R => '0'
    );
\sig_btt_cntr[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[0]\,
      I1 => \sig_btt_cntr_dup_reg[0]_0\,
      I2 => sig_btt_eq_0,
      I3 => \^ld_btt_cntr_reg3_reg\(0),
      O => \^e\(0)
    );
sig_btt_eq_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2222222E"
    )
        port map (
      I0 => sig_btt_eq_0,
      I1 => \^e\(0),
      I2 => sig_btt_eq_0_reg_0,
      I3 => sig_btt_eq_0_reg_1,
      I4 => sig_btt_eq_0_reg_2,
      I5 => SR(0),
      O => sig_btt_eq_0_reg
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(14),
      I1 => \out\(15),
      O => \sig_btt_cntr_dup_reg[14]\(3)
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(12),
      I1 => \out\(13),
      O => \sig_btt_cntr_dup_reg[14]\(2)
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(10),
      I1 => \out\(11),
      O => \sig_btt_cntr_dup_reg[14]\(1)
    );
\sig_btt_lteq_max_first_incr0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(8),
      I1 => \out\(9),
      O => \sig_btt_cntr_dup_reg[14]\(0)
    );
sig_btt_lteq_max_first_incr0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \out\(2),
      I1 => sig_btt_lteq_max_first_incr0_carry,
      I2 => \out\(3),
      O => DI(1)
    );
sig_btt_lteq_max_first_incr0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sig_btt_lteq_max_first_incr0_carry_0,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => sig_btt_lteq_max_first_incr0_carry_1,
      O => DI(0)
    );
sig_btt_lteq_max_first_incr0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(6),
      I1 => \out\(7),
      O => S(3)
    );
sig_btt_lteq_max_first_incr0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(5),
      O => S(2)
    );
sig_btt_lteq_max_first_incr0_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => sig_btt_lteq_max_first_incr0_carry,
      I1 => \out\(2),
      I2 => \out\(3),
      O => S(1)
    );
sig_btt_lteq_max_first_incr0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sig_btt_lteq_max_first_incr0_carry_0,
      I1 => \out\(0),
      I2 => sig_btt_lteq_max_first_incr0_carry_1,
      I3 => \out\(1),
      O => S(0)
    );
\storage_data[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_start_offset_un(0),
      I1 => sig_start_offset_un(1),
      O => \I_SCATTER_STROBE_GEN/lsig_start_vect\(0)
    );
\storage_data[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => Q(1),
      I1 => sig_btt_gteq_max_incr,
      I2 => sig_start_offset_un(0),
      I3 => sig_start_offset_un(1),
      O => \storage_data[1]_i_1_n_0\
    );
\storage_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5454FEFA"
    )
        port map (
      I0 => sig_start_offset_un(1),
      I1 => Q(1),
      I2 => sig_btt_gteq_max_incr,
      I3 => Q(0),
      I4 => sig_start_offset_un(0),
      O => sig_stbgen_tstrb(2)
    );
\storage_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFAF8F0"
    )
        port map (
      I0 => sig_start_offset_un(0),
      I1 => Q(0),
      I2 => sig_btt_gteq_max_incr,
      I3 => Q(1),
      I4 => sig_start_offset_un(1),
      O => \I_SCATTER_STROBE_GEN/lsig_end_vect\(3)
    );
\storage_data[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_fifo_mssai(0),
      I1 => D(0),
      O => sig_tstrb_fifo_data_in(4)
    );
\storage_data[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_fifo_mssai(1),
      I1 => D(0),
      O => sig_tstrb_fifo_data_in(5)
    );
\storage_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01050707"
    )
        port map (
      I0 => sig_start_offset_un(1),
      I1 => Q(1),
      I2 => sig_btt_gteq_max_incr,
      I3 => Q(0),
      I4 => sig_start_offset_un(0),
      O => sig_tstrb_fifo_data_in(6)
    );
\storage_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \storage_data[6]_i_3_n_0\,
      I1 => \storage_data[6]_i_4_n_0\,
      I2 => Q(10),
      I3 => Q(9),
      I4 => Q(12),
      I5 => Q(11),
      O => sig_btt_gteq_max_incr
    );
\storage_data[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(7),
      I3 => Q(8),
      I4 => Q(5),
      I5 => Q(6),
      O => \storage_data[6]_i_3_n_0\
    );
\storage_data[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(14),
      I1 => Q(13),
      I2 => Q(2),
      I3 => Q(15),
      O => \storage_data[6]_i_4_n_0\
    );
\storage_data[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_curr_eof_reg,
      I1 => D(0),
      O => sig_tstrb_fifo_data_in(7)
    );
\storage_data[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ld_btt_cntr_reg3,
      I1 => sig_btt_eq_0,
      I2 => \storage_data_reg[8]_1\,
      I3 => \^sig_tstrb_fifo_rdy\,
      O => \^ld_btt_cntr_reg3_reg\(0)
    );
\storage_data[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000005D"
    )
        port map (
      I0 => \^slice_insert_valid\,
      I1 => sig_inhibit_rdy_n,
      I2 => m_valid_i_reg_0,
      I3 => \areset_d_reg_n_0_[0]\,
      I4 => p_1_in,
      O => \^sig_tstrb_fifo_rdy\
    );
\storage_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^ld_btt_cntr_reg3_reg\(0),
      D => \I_SCATTER_STROBE_GEN/lsig_start_vect\(0),
      Q => \storage_data_reg[8]_0\(0),
      R => '0'
    );
\storage_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^ld_btt_cntr_reg3_reg\(0),
      D => \storage_data[1]_i_1_n_0\,
      Q => \storage_data_reg[8]_0\(1),
      R => '0'
    );
\storage_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^ld_btt_cntr_reg3_reg\(0),
      D => sig_stbgen_tstrb(2),
      Q => \storage_data_reg[8]_0\(2),
      R => '0'
    );
\storage_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^ld_btt_cntr_reg3_reg\(0),
      D => \I_SCATTER_STROBE_GEN/lsig_end_vect\(3),
      Q => \storage_data_reg[8]_0\(3),
      R => '0'
    );
\storage_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^ld_btt_cntr_reg3_reg\(0),
      D => sig_tstrb_fifo_data_in(4),
      Q => \storage_data_reg[8]_0\(4),
      R => '0'
    );
\storage_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^ld_btt_cntr_reg3_reg\(0),
      D => sig_tstrb_fifo_data_in(5),
      Q => \storage_data_reg[8]_0\(5),
      R => '0'
    );
\storage_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^ld_btt_cntr_reg3_reg\(0),
      D => sig_tstrb_fifo_data_in(6),
      Q => \storage_data_reg[8]_0\(6),
      R => '0'
    );
\storage_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^ld_btt_cntr_reg3_reg\(0),
      D => sig_tstrb_fifo_data_in(7),
      Q => \storage_data_reg[8]_0\(7),
      R => '0'
    );
\storage_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \^ld_btt_cntr_reg3_reg\(0),
      D => D(0),
      Q => \storage_data_reg[8]_0\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_axi_datamover_strb_gen2__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_axi_datamover_strb_gen2__parameterized0\ : entity is "axi_datamover_strb_gen2";
end \system_axi_vdma_1_0_axi_datamover_strb_gen2__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_1_0_axi_datamover_strb_gen2__parameterized0\ is
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[1]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[2]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[4]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \sig_next_strt_strb_reg[6]_i_1\ : label is "soft_lutpair178";
begin
\sig_next_strt_strb_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      O => D(0)
    );
\sig_next_strt_strb_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => \out\(0),
      O => D(1)
    );
\sig_next_strt_strb_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(2),
      O => D(2)
    );
\sig_next_strt_strb_reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      O => D(3)
    );
\sig_next_strt_strb_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => \out\(0),
      O => D(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_cmdsts_if is
  port (
    p_61_out : out STD_LOGIC;
    interr_i_reg_0 : out STD_LOGIC;
    lsize_mismatch_err : out STD_LOGIC;
    lsize_more_mismatch_err : out STD_LOGIC;
    s_axis_cmd_tvalid_reg_0 : out STD_LOGIC;
    stop_i : out STD_LOGIC;
    err_i_reg_0 : out STD_LOGIC;
    sts_tready_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \MASTER_MODE_FRAME_CNT.repeat_frame_reg\ : out STD_LOGIC;
    slverr_i_reg_0 : out STD_LOGIC;
    decerr_i_reg_0 : out STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]_0\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    \out\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    decerr_i_reg_1 : in STD_LOGIC;
    slverr_i_reg_1 : in STD_LOGIC;
    interr_i_reg_1 : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    s_axis_cmd_tvalid_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_cmd_tvalid_reg_2 : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    \cmnds_queued_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    flag_to_repeat_after_fsize_less_err : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\ : in STD_LOGIC;
    repeat_frame : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.repeat_frame_reg_0\ : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 48 downto 0 );
    zero_vsize_err : in STD_LOGIC;
    zero_hsize_err : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_cmdsts_if : entity is "axi_vdma_cmdsts_if";
end system_axi_vdma_1_0_axi_vdma_cmdsts_if;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_cmdsts_if is
  signal \^master_mode_frame_cnt.gen_repeat_frm_fsize_less_err_sof.flag_to_repeat_after_fsize_less_err_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal err_i_i_1_n_0 : STD_LOGIC;
  signal \^err_i_reg_0\ : STD_LOGIC;
  signal \^interr_i_reg_0\ : STD_LOGIC;
  signal \^lsize_mismatch_err\ : STD_LOGIC;
  signal \^lsize_more_mismatch_err\ : STD_LOGIC;
  signal p_57_out : STD_LOGIC;
  signal p_58_out : STD_LOGIC;
  signal \^p_61_out\ : STD_LOGIC;
begin
  \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\(0) <= \^master_mode_frame_cnt.gen_repeat_frm_fsize_less_err_sof.flag_to_repeat_after_fsize_less_err_reg\(0);
  err_i_reg_0 <= \^err_i_reg_0\;
  interr_i_reg_0 <= \^interr_i_reg_0\;
  lsize_mismatch_err <= \^lsize_mismatch_err\;
  lsize_more_mismatch_err <= \^lsize_more_mismatch_err\;
  p_61_out <= \^p_61_out\;
\GEN_STS_GRTR_THAN_8.ovrflo_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_9_out_0,
      Q => \^lsize_more_mismatch_err\,
      R => SR(0)
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_12_out,
      Q => \^lsize_mismatch_err\,
      R => SR(0)
    );
\I_DMA_REGISTER/dma_decerr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_58_out,
      I1 => dma_decerr_reg,
      O => decerr_i_reg_0
    );
\I_DMA_REGISTER/dma_slverr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_57_out,
      I1 => dma_slverr_reg,
      O => slverr_i_reg_0
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E000E0"
    )
        port map (
      I0 => repeat_frame,
      I1 => \^master_mode_frame_cnt.gen_repeat_frm_fsize_less_err_sof.flag_to_repeat_after_fsize_less_err_reg\(0),
      I2 => \out\,
      I3 => \MASTER_MODE_FRAME_CNT.repeat_frame_reg_0\,
      I4 => flag_to_repeat_after_fsize_less_err,
      O => \MASTER_MODE_FRAME_CNT.repeat_frame_reg\
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => flag_to_repeat_after_fsize_less_err,
      I1 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\,
      I2 => \^lsize_more_mismatch_err\,
      I3 => \^lsize_mismatch_err\,
      O => \^master_mode_frame_cnt.gen_repeat_frm_fsize_less_err_sof.flag_to_repeat_after_fsize_less_err_reg\(0)
    );
\cmnds_queued[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^p_61_out\,
      I1 => \cmnds_queued_reg[7]\(0),
      I2 => s_axis_cmd_tvalid_reg_2,
      O => sts_tready_reg_0(0)
    );
decerr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => decerr_i_reg_1,
      Q => p_58_out,
      R => SR(0)
    );
err_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_57_out,
      I1 => p_58_out,
      I2 => \^interr_i_reg_0\,
      I3 => zero_vsize_err,
      I4 => zero_hsize_err,
      I5 => \^err_i_reg_0\,
      O => err_i_i_1_n_0
    );
err_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => err_i_i_1_n_0,
      Q => \^err_i_reg_0\,
      R => SR(0)
    );
interr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => interr_i_reg_1,
      Q => \^interr_i_reg_0\,
      R => SR(0)
    );
\s_axis_cmd_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(0),
      Q => \s_axis_cmd_tdata_reg[63]_0\(0),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(10),
      Q => \s_axis_cmd_tdata_reg[63]_0\(10),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(11),
      Q => \s_axis_cmd_tdata_reg[63]_0\(11),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(12),
      Q => \s_axis_cmd_tdata_reg[63]_0\(12),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(13),
      Q => \s_axis_cmd_tdata_reg[63]_0\(13),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(14),
      Q => \s_axis_cmd_tdata_reg[63]_0\(14),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(15),
      Q => \s_axis_cmd_tdata_reg[63]_0\(15),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(1),
      Q => \s_axis_cmd_tdata_reg[63]_0\(1),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(16),
      Q => \s_axis_cmd_tdata_reg[63]_0\(16),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(2),
      Q => \s_axis_cmd_tdata_reg[63]_0\(2),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(17),
      Q => \s_axis_cmd_tdata_reg[63]_0\(17),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(18),
      Q => \s_axis_cmd_tdata_reg[63]_0\(18),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(19),
      Q => \s_axis_cmd_tdata_reg[63]_0\(19),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(20),
      Q => \s_axis_cmd_tdata_reg[63]_0\(20),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(21),
      Q => \s_axis_cmd_tdata_reg[63]_0\(21),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(22),
      Q => \s_axis_cmd_tdata_reg[63]_0\(22),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(23),
      Q => \s_axis_cmd_tdata_reg[63]_0\(23),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(24),
      Q => \s_axis_cmd_tdata_reg[63]_0\(24),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(3),
      Q => \s_axis_cmd_tdata_reg[63]_0\(3),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(25),
      Q => \s_axis_cmd_tdata_reg[63]_0\(25),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(26),
      Q => \s_axis_cmd_tdata_reg[63]_0\(26),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(27),
      Q => \s_axis_cmd_tdata_reg[63]_0\(27),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(28),
      Q => \s_axis_cmd_tdata_reg[63]_0\(28),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(29),
      Q => \s_axis_cmd_tdata_reg[63]_0\(29),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(30),
      Q => \s_axis_cmd_tdata_reg[63]_0\(30),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(31),
      Q => \s_axis_cmd_tdata_reg[63]_0\(31),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(32),
      Q => \s_axis_cmd_tdata_reg[63]_0\(32),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(33),
      Q => \s_axis_cmd_tdata_reg[63]_0\(33),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(34),
      Q => \s_axis_cmd_tdata_reg[63]_0\(34),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(4),
      Q => \s_axis_cmd_tdata_reg[63]_0\(4),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(35),
      Q => \s_axis_cmd_tdata_reg[63]_0\(35),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(36),
      Q => \s_axis_cmd_tdata_reg[63]_0\(36),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(37),
      Q => \s_axis_cmd_tdata_reg[63]_0\(37),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(38),
      Q => \s_axis_cmd_tdata_reg[63]_0\(38),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(39),
      Q => \s_axis_cmd_tdata_reg[63]_0\(39),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(40),
      Q => \s_axis_cmd_tdata_reg[63]_0\(40),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(41),
      Q => \s_axis_cmd_tdata_reg[63]_0\(41),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(42),
      Q => \s_axis_cmd_tdata_reg[63]_0\(42),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(43),
      Q => \s_axis_cmd_tdata_reg[63]_0\(43),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(44),
      Q => \s_axis_cmd_tdata_reg[63]_0\(44),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(5),
      Q => \s_axis_cmd_tdata_reg[63]_0\(5),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(45),
      Q => \s_axis_cmd_tdata_reg[63]_0\(45),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(46),
      Q => \s_axis_cmd_tdata_reg[63]_0\(46),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(47),
      Q => \s_axis_cmd_tdata_reg[63]_0\(47),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(48),
      Q => \s_axis_cmd_tdata_reg[63]_0\(48),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(6),
      Q => \s_axis_cmd_tdata_reg[63]_0\(6),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(7),
      Q => \s_axis_cmd_tdata_reg[63]_0\(7),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(8),
      Q => \s_axis_cmd_tdata_reg[63]_0\(8),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
\s_axis_cmd_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => D(9),
      Q => \s_axis_cmd_tdata_reg[63]_0\(9),
      R => s_axis_cmd_tvalid_reg_1(0)
    );
s_axis_cmd_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => s_axis_cmd_tvalid_reg_2,
      Q => s_axis_cmd_tvalid_reg_0,
      R => s_axis_cmd_tvalid_reg_1(0)
    );
slverr_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => slverr_i_reg_1,
      Q => p_57_out,
      R => SR(0)
    );
stop_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^err_i_reg_0\,
      I1 => p_79_out,
      O => stop_i
    );
sts_tready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \out\,
      Q => \^p_61_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_fsync_gen is
  port (
    p_23_out : out STD_LOGIC;
    mask_fsync_out_i : out STD_LOGIC;
    p_25_out : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0\ : in STD_LOGIC;
    p_49_out : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_fsync_gen : entity is "axi_vdma_fsync_gen";
end system_axi_vdma_1_0_axi_vdma_fsync_gen;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_fsync_gen is
  signal \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0\ : STD_LOGIC;
  signal \^mask_fsync_out_i\ : STD_LOGIC;
begin
  mask_fsync_out_i <= \^mask_fsync_out_i\;
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_2_out,
      Q => p_23_out,
      R => SR(0)
    );
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => p_17_out,
      I1 => p_49_out,
      I2 => Q(6),
      I3 => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0\,
      I4 => Q(7),
      I5 => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1\(0),
      O => p_4_out
    );
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_3_n_0\
    );
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0\,
      Q => \^mask_fsync_out_i\,
      R => '0'
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mask_fsync_out_i\,
      I1 => p_49_out,
      O => p_25_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_genlock_mngr is
  port (
    p_47_out : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[2]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_genlock_mngr : entity is "axi_vdma_genlock_mngr";
end system_axi_vdma_1_0_axi_vdma_genlock_mngr;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_genlock_mngr is
  signal \GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0\ : STD_LOGIC;
  signal \^master_mode_frame_cnt.frame_number_i_reg[2]\ : STD_LOGIC;
  signal mstr_reverse_order : STD_LOGIC;
  signal mstr_reverse_order_d1 : STD_LOGIC;
  signal mstr_reverse_order_d2 : STD_LOGIC;
  signal s_frame_ptr_out : STD_LOGIC;
begin
  \MASTER_MODE_FRAME_CNT.frame_number_i_reg[2]\ <= \^master_mode_frame_cnt.frame_number_i_reg[2]\;
\GENLOCK_FOR_MASTER.frame_ptr_out[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mstr_reverse_order_d2,
      O => s_frame_ptr_out
    );
\GENLOCK_FOR_MASTER.frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_frame_ptr_out,
      Q => in0(0),
      R => SR(0)
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_d1_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => mstr_reverse_order,
      Q => mstr_reverse_order_d1,
      S => SR(0)
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_d2_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => mstr_reverse_order_d1,
      Q => mstr_reverse_order_d2,
      S => SR(0)
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFDDFFD"
    )
        port map (
      I0 => \out\,
      I1 => p_72_out(0),
      I2 => mstr_reverse_order,
      I3 => \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\,
      I4 => \^master_mode_frame_cnt.frame_number_i_reg[2]\,
      O => \GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0\
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENLOCK_FOR_MASTER.mstr_reverse_order_i_1_n_0\,
      Q => mstr_reverse_order,
      R => '0'
    );
\GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0\,
      Q => p_47_out,
      R => SR(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      O => \^master_mode_frame_cnt.frame_number_i_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_intrpt is
  port (
    ch2_dly_irq_set : out STD_LOGIC;
    ch2_delay_cnt_en : out STD_LOGIC;
    ch2_irqthresh_decr_mask_sig : out STD_LOGIC;
    s2mm_ioc_irq_set : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    prmry_resetn_i_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0\ : in STD_LOGIC;
    p_75_out : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0\ : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    p_73_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    p_6_out : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ch2_delay_zero : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    mask_fsync_out_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_intrpt : entity is "axi_vdma_intrpt";
end system_axi_vdma_1_0_axi_vdma_intrpt;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_intrpt is
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7_n_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal L : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ch2_delay_cnt_en\ : STD_LOGIC;
  signal ch2_dly_fast_cnt : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ch2_dly_fast_incr : STD_LOGIC;
  signal \^ch2_irqthresh_decr_mask_sig\ : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^s2mm_ioc_irq_set\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7\ : label is "soft_lutpair60";
begin
  \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0\(7 downto 0) <= \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7 downto 0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  ch2_delay_cnt_en <= \^ch2_delay_cnt_en\;
  ch2_irqthresh_decr_mask_sig <= \^ch2_irqthresh_decr_mask_sig\;
  s2mm_ioc_irq_set <= \^s2mm_ioc_irq_set\;
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08C8"
    )
        port map (
      I0 => p_4_out,
      I1 => \out\,
      I2 => mask_fsync_out_i,
      I3 => \^s2mm_ioc_irq_set\,
      O => prmry_resetn_i_reg
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => L(1),
      I1 => L(0),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\,
      O => ch2_dly_fast_cnt(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"98"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\,
      O => ch2_dly_fast_cnt(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => L(5),
      I1 => L(3),
      I2 => L(2),
      I3 => L(4),
      I4 => L(6),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[1]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => L(2),
      I1 => L(0),
      I2 => L(1),
      O => ch2_dly_fast_cnt(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(2),
      I3 => L(3),
      O => ch2_dly_fast_cnt(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(3),
      I3 => L(2),
      I4 => L(4),
      O => ch2_dly_fast_cnt(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      I2 => L(4),
      I3 => L(2),
      I4 => L(3),
      I5 => L(5),
      O => ch2_dly_fast_cnt(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0\,
      I1 => L(5),
      I2 => L(3),
      I3 => L(2),
      I4 => L(4),
      I5 => L(6),
      O => ch2_dly_fast_cnt(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => L(0),
      I1 => L(1),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(0),
      Q => L(0),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(1),
      Q => L(1),
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(2),
      Q => L(2),
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(3),
      Q => L(3),
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(4),
      Q => L(4),
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(5),
      Q => L(5),
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_cnt(6),
      Q => L(6),
      S => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => L(6),
      I1 => L(4),
      I2 => L(2),
      I3 => L(3),
      I4 => L(5),
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_4_n_0\,
      O => ch2_dly_fast_incr
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ch2_dly_fast_incr,
      Q => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\,
      Q => \^ch2_delay_cnt_en\,
      R => '0'
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => plusOp(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0\,
      I1 => \^q\(6),
      O => plusOp(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\,
      I1 => p_75_out,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0\,
      I3 => \^ch2_delay_cnt_en\,
      I4 => p_18_out,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0\,
      I2 => \^q\(7),
      O => plusOp(7)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090090000"
    )
        port map (
      I0 => \^q\(7),
      I1 => p_73_out(15),
      I2 => \^q\(6),
      I3 => p_73_out(14),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(0),
      Q => \^q\(0),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(1),
      Q => \^q\(1),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(2),
      Q => \^q\(2),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(3),
      Q => \^q\(3),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(4),
      Q => \^q\(4),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(5),
      Q => \^q\(5),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(6),
      Q => \^q\(6),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      D => plusOp(7),
      Q => \^q\(7),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => ch2_delay_zero,
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0\,
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\,
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\,
      O => p_10_out
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(7),
      I1 => p_73_out(15),
      I2 => \^q\(6),
      I3 => p_73_out(14),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0\,
      I1 => \^q\(1),
      I2 => p_73_out(9),
      I3 => \^q\(0),
      I4 => p_73_out(8),
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_4_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => p_73_out(12),
      I2 => \^q\(3),
      I3 => p_73_out(11),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_6_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(5),
      I1 => p_73_out(13),
      I2 => \^q\(2),
      I3 => p_73_out(10),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_7_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_10_out,
      Q => ch2_dly_irq_set,
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => p_6_out,
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2_n_0\,
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3_n_0\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^ch2_irqthresh_decr_mask_sig\,
      I1 => p_53_out,
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7),
      I3 => \out\,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_3_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_i_1_n_0\,
      Q => \^s2mm_ioc_irq_set\,
      R => '0'
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0\,
      Q => \^ch2_irqthresh_decr_mask_sig\,
      R => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_73_out(0),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\,
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      O => p_2_in(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I2 => p_73_out(1),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\,
      O => p_2_in(1)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I3 => p_73_out(2),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\,
      O => p_2_in(2)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I4 => p_73_out(3),
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\,
      O => p_2_in(3)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F099"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0\,
      I2 => p_73_out(4),
      I3 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\,
      O => p_2_in(4)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      I1 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0\,
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I3 => p_73_out(5),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\,
      O => p_2_in(5)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000AAA9AAA9"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0\,
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      I4 => p_73_out(6),
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\,
      O => p_2_in(6)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[6]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^ch2_irqthresh_decr_mask_sig\,
      I1 => p_53_out,
      I2 => p_6_out,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00A9A9"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      I2 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\,
      I3 => p_73_out(7),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\,
      O => p_2_in(7)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I4 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      I5 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_5_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000002"
    )
        port map (
      I0 => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7_n_0\,
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      I4 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      I5 => p_6_out,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_6_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      I1 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      I2 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      I3 => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_7_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => p_2_in(0),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(0),
      S => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => p_2_in(1),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(1),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => p_2_in(2),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(2),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => p_2_in(3),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(3),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => p_2_in(4),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(4),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => p_2_in(5),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(5),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => p_2_in(6),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(6),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_0\,
      D => p_2_in(7),
      Q => \^gen_include_s2mm.gen_ch2_frm_cntr.ch2_thresh_count_reg[7]_0\(7),
      R => \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_reg_mux is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_reg_mux : entity is "axi_vdma_reg_mux";
end system_axi_vdma_1_0_axi_vdma_reg_mux;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_reg_mux is
  signal ip2axi_rddata_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ip2axi_rddata_int : signal is std.standard.true;
begin
  ip2axi_rddata_int(31 downto 0) <= in0(31 downto 0);
  \out\(31 downto 0) <= ip2axi_rddata_int(31 downto 0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_regdirect is
  port (
    p_68_out : out STD_LOGIC;
    \reg_module_vsize_reg[12]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \reg_module_hsize_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    prmtr_updt_complete_i_reg_0 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_regdirect : entity is "axi_vdma_regdirect";
end system_axi_vdma_1_0_axi_vdma_regdirect;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_regdirect is
begin
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(0),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(0),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(10),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(10),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(11),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(11),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(12),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(12),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(13),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(13),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(14),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(14),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(15),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(15),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(16),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(16),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(17),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(17),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(18),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(18),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(19),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(19),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(1),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(1),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(20),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(20),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(21),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(21),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(22),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(22),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(23),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(23),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(24),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(24),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(25),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(25),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(26),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(26),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(27),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(27),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(28),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(28),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(29),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(29),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(2),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(2),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(30),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(30),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(31),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(31),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(3),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(3),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(4),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(4),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(5),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(5),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(6),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(6),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(7),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(7),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(8),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(8),
      R => SR(0)
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(3),
      D => D(9),
      Q => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(9),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(0),
      Q => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(0),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(10),
      Q => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(10),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(11),
      Q => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(11),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(12),
      Q => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(12),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(13),
      Q => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(13),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(14),
      Q => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(14),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(15),
      Q => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(15),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(1),
      Q => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(1),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(2),
      Q => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(2),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(3),
      Q => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(3),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(4),
      Q => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(4),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(5),
      Q => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(5),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(6),
      Q => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(6),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(7),
      Q => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(7),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(8),
      Q => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(8),
      R => SR(0)
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(9),
      Q => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(9),
      R => SR(0)
    );
prmtr_updt_complete_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmtr_updt_complete_i_reg_0,
      Q => p_68_out,
      R => '0'
    );
\reg_module_hsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(0),
      Q => \reg_module_hsize_reg[15]_0\(0),
      R => SR(0)
    );
\reg_module_hsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(10),
      Q => \reg_module_hsize_reg[15]_0\(10),
      R => SR(0)
    );
\reg_module_hsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(11),
      Q => \reg_module_hsize_reg[15]_0\(11),
      R => SR(0)
    );
\reg_module_hsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(12),
      Q => \reg_module_hsize_reg[15]_0\(12),
      R => SR(0)
    );
\reg_module_hsize_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(13),
      Q => \reg_module_hsize_reg[15]_0\(13),
      R => SR(0)
    );
\reg_module_hsize_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(14),
      Q => \reg_module_hsize_reg[15]_0\(14),
      R => SR(0)
    );
\reg_module_hsize_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(15),
      Q => \reg_module_hsize_reg[15]_0\(15),
      R => SR(0)
    );
\reg_module_hsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(1),
      Q => \reg_module_hsize_reg[15]_0\(1),
      R => SR(0)
    );
\reg_module_hsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(2),
      Q => \reg_module_hsize_reg[15]_0\(2),
      R => SR(0)
    );
\reg_module_hsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(3),
      Q => \reg_module_hsize_reg[15]_0\(3),
      R => SR(0)
    );
\reg_module_hsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(4),
      Q => \reg_module_hsize_reg[15]_0\(4),
      R => SR(0)
    );
\reg_module_hsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(5),
      Q => \reg_module_hsize_reg[15]_0\(5),
      R => SR(0)
    );
\reg_module_hsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(6),
      Q => \reg_module_hsize_reg[15]_0\(6),
      R => SR(0)
    );
\reg_module_hsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(7),
      Q => \reg_module_hsize_reg[15]_0\(7),
      R => SR(0)
    );
\reg_module_hsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(8),
      Q => \reg_module_hsize_reg[15]_0\(8),
      R => SR(0)
    );
\reg_module_hsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(1),
      D => D(9),
      Q => \reg_module_hsize_reg[15]_0\(9),
      R => SR(0)
    );
\reg_module_vsize_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(0),
      Q => \reg_module_vsize_reg[12]_0\(0),
      R => SR(0)
    );
\reg_module_vsize_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(10),
      Q => \reg_module_vsize_reg[12]_0\(10),
      R => SR(0)
    );
\reg_module_vsize_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(11),
      Q => \reg_module_vsize_reg[12]_0\(11),
      R => SR(0)
    );
\reg_module_vsize_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(12),
      Q => \reg_module_vsize_reg[12]_0\(12),
      R => SR(0)
    );
\reg_module_vsize_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(1),
      Q => \reg_module_vsize_reg[12]_0\(1),
      R => SR(0)
    );
\reg_module_vsize_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(2),
      Q => \reg_module_vsize_reg[12]_0\(2),
      R => SR(0)
    );
\reg_module_vsize_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(3),
      Q => \reg_module_vsize_reg[12]_0\(3),
      R => SR(0)
    );
\reg_module_vsize_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(4),
      Q => \reg_module_vsize_reg[12]_0\(4),
      R => SR(0)
    );
\reg_module_vsize_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(5),
      Q => \reg_module_vsize_reg[12]_0\(5),
      R => SR(0)
    );
\reg_module_vsize_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(6),
      Q => \reg_module_vsize_reg[12]_0\(6),
      R => SR(0)
    );
\reg_module_vsize_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(7),
      Q => \reg_module_vsize_reg[12]_0\(7),
      R => SR(0)
    );
\reg_module_vsize_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(8),
      Q => \reg_module_vsize_reg[12]_0\(8),
      R => SR(0)
    );
\reg_module_vsize_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(9),
      Q => \reg_module_vsize_reg[12]_0\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_register is
  port (
    p_73_out : out STD_LOGIC_VECTOR ( 21 downto 0 );
    \dmacr_i_reg[2]_0\ : out STD_LOGIC;
    reset_counts_reg_0 : out STD_LOGIC;
    dma_interr_reg_0 : out STD_LOGIC;
    dma_slverr_reg_0 : out STD_LOGIC;
    dma_decerr_reg_0 : out STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg_0\ : out STD_LOGIC;
    lsize_err_reg_0 : out STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ : out STD_LOGIC;
    ioc_irq_reg_0 : out STD_LOGIC;
    dly_irq_reg_0 : out STD_LOGIC;
    lsize_more_err_reg_0 : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ : out STD_LOGIC;
    halted_reg_0 : out STD_LOGIC;
    p_80_out : out STD_LOGIC;
    p_75_out : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ : out STD_LOGIC;
    ch2_delay_zero : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    err_irq_reg_0 : out STD_LOGIC;
    \dmacr_i_reg[2]_1\ : out STD_LOGIC;
    halted_reg_1 : out STD_LOGIC;
    initial_frame_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    halted_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[1]_0\ : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 26 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \dmacr_i_reg[2]_2\ : in STD_LOGIC;
    reset_counts_reg_1 : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    dma_interr_reg_1 : in STD_LOGIC;
    dma_slverr_reg_1 : in STD_LOGIC;
    dma_decerr_reg_1 : in STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg_1\ : in STD_LOGIC;
    lsize_err_reg_1 : in STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1\ : in STD_LOGIC;
    ioc_irq_reg_1 : in STD_LOGIC;
    dly_irq_reg_1 : in STD_LOGIC;
    lsize_more_err_reg_1 : in STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1\ : in STD_LOGIC;
    \dmacr_i_reg[0]_0\ : in STD_LOGIC;
    halted_reg_3 : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    ch2_dly_irq_set : in STD_LOGIC;
    s_axis_cmd_tvalid_reg : in STD_LOGIC;
    p_25_out : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    p_68_out : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    valid_frame_sync_d2 : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_register : entity is "axi_vdma_register";
end system_axi_vdma_1_0_axi_vdma_register;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_register is
  signal \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gen_for_flush.fsize_err_reg_0\ : STD_LOGIC;
  signal \^gen_for_flush.s2mm_fsize_more_or_sof_late_bit_reg_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0\ : STD_LOGIC;
  signal \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^s2mm_err_for_irq.dma_interr_minus_frame_errors_reg_0\ : STD_LOGIC;
  signal \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \^ch2_delay_zero\ : STD_LOGIC;
  signal \^dly_irq_reg_0\ : STD_LOGIC;
  signal \^dma_decerr_reg_0\ : STD_LOGIC;
  signal \^dma_interr_reg_0\ : STD_LOGIC;
  signal \^dma_slverr_reg_0\ : STD_LOGIC;
  signal \^dmacr_i_reg[2]_0\ : STD_LOGIC;
  signal err : STD_LOGIC;
  signal err_d1 : STD_LOGIC;
  signal err_d1_i_2_n_0 : STD_LOGIC;
  signal err_irq_i_1_n_0 : STD_LOGIC;
  signal \^err_irq_reg_0\ : STD_LOGIC;
  signal \^halted_reg_0\ : STD_LOGIC;
  signal introut_i_1_n_0 : STD_LOGIC;
  signal introut_i_2_n_0 : STD_LOGIC;
  signal \^ioc_irq_reg_0\ : STD_LOGIC;
  signal irqdelay_wren_i : STD_LOGIC;
  signal irqthresh_wren_i : STD_LOGIC;
  signal \^lsize_err_reg_0\ : STD_LOGIC;
  signal \^lsize_more_err_reg_0\ : STD_LOGIC;
  signal \^p_73_out\ : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal \^reset_counts_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_1\ : label is "soft_lutpair56";
begin
  \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0\(3 downto 0) <= \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(3 downto 0);
  \GEN_FOR_FLUSH.fsize_err_reg_0\ <= \^gen_for_flush.fsize_err_reg_0\;
  \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ <= \^gen_for_flush.s2mm_fsize_more_or_sof_late_bit_reg_0\;
  \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ <= \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ <= \^s2mm_err_for_irq.dma_interr_minus_frame_errors_reg_0\;
  ch2_delay_zero <= \^ch2_delay_zero\;
  dly_irq_reg_0 <= \^dly_irq_reg_0\;
  dma_decerr_reg_0 <= \^dma_decerr_reg_0\;
  dma_interr_reg_0 <= \^dma_interr_reg_0\;
  dma_slverr_reg_0 <= \^dma_slverr_reg_0\;
  \dmacr_i_reg[2]_0\ <= \^dmacr_i_reg[2]_0\;
  err_irq_reg_0 <= \^err_irq_reg_0\;
  halted_reg_0 <= \^halted_reg_0\;
  ioc_irq_reg_0 <= \^ioc_irq_reg_0\;
  lsize_err_reg_0 <= \^lsize_err_reg_0\;
  lsize_more_err_reg_0 <= \^lsize_more_err_reg_0\;
  p_73_out(21 downto 0) <= \^p_73_out\(21 downto 0);
  reset_counts_reg_0 <= \^reset_counts_reg_0\;
\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(0),
      Q => \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(0),
      R => SR(0)
    );
\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(1),
      Q => \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(1),
      R => SR(0)
    );
\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(2),
      Q => \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(2),
      R => SR(0)
    );
\DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(2),
      D => D(3),
      Q => \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(3),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(19),
      Q => \^p_73_out\(14),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(20),
      Q => \^p_73_out\(15),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(21),
      Q => \^p_73_out\(16),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(22),
      Q => \^p_73_out\(17),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(23),
      Q => \^p_73_out\(18),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(24),
      Q => \^p_73_out\(19),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(25),
      Q => \^p_73_out\(20),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(26),
      Q => \^p_73_out\(21),
      R => SR(0)
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_15_out,
      Q => irqdelay_wren_i,
      R => SR(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(11),
      Q => \^p_73_out\(6),
      S => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(12),
      Q => \^p_73_out\(7),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(13),
      Q => \^p_73_out\(8),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(14),
      Q => \^p_73_out\(9),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(15),
      Q => \^p_73_out\(10),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(16),
      Q => \^p_73_out\(11),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(17),
      Q => \^p_73_out\(12),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(18),
      Q => \^p_73_out\(13),
      R => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0)
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_14_out,
      Q => irqthresh_wren_i,
      R => SR(0)
    );
\FSM_sequential_dmacntrl_cs[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => dma_err,
      I2 => s2mm_halt,
      O => \dmacr_i_reg[2]_1\
    );
\GEN_FOR_FLUSH.fsize_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FOR_FLUSH.fsize_err_reg_1\,
      Q => \^gen_for_flush.fsize_err_reg_0\,
      R => SR(0)
    );
\GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1\,
      Q => \^gen_for_flush.s2mm_fsize_more_or_sof_late_bit_reg_0\,
      R => SR(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => ch2_delay_cnt_en,
      I1 => p_17_out,
      I2 => \^reset_counts_reg_0\,
      I3 => irqdelay_wren_i,
      I4 => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\,
      I5 => p_18_out,
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\(0)
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_cnt[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => ch2_dly_irq_set,
      I1 => \^ch2_delay_zero\,
      I2 => s_axis_cmd_tvalid_reg,
      I3 => \^dly_irq_reg_0\,
      I4 => \^halted_reg_0\,
      I5 => p_25_out,
      O => \^gen_include_s2mm.gen_ch2_delay_interrupt.ch2_dly_irq_set_i_reg\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^p_73_out\(18),
      I1 => \^p_73_out\(19),
      I2 => \^p_73_out\(20),
      I3 => \^p_73_out\(21),
      I4 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0\,
      O => \^ch2_delay_zero\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^p_73_out\(15),
      I1 => \^p_73_out\(14),
      I2 => \^p_73_out\(17),
      I3 => \^p_73_out\(16),
      O => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_i_5_n_0\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF88F8"
    )
        port map (
      I0 => \^q\(1),
      I1 => ch2_dly_irq_set,
      I2 => p_53_out,
      I3 => p_47_out,
      I4 => \^reset_counts_reg_0\,
      I5 => irqthresh_wren_i,
      O => p_6_out
    );
\GEN_NOSYNCEN_BIT.dmacr_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(10),
      Q => \^p_73_out\(5),
      R => SR(0)
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404440"
    )
        port map (
      I0 => \^halted_reg_0\,
      I1 => s_axis_cmd_tvalid_reg,
      I2 => p_68_out,
      I3 => prmtr_update_complete,
      I4 => p_17_out,
      O => halted_reg_1
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => initial_frame,
      I1 => \^p_73_out\(1),
      I2 => s_axis_cmd_tvalid_reg,
      I3 => \^halted_reg_0\,
      O => initial_frame_reg(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^p_73_out\(1),
      I1 => valid_frame_sync_d2,
      O => \dmacr_i_reg[1]_0\
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(7),
      Q => \^q\(0),
      R => SR(0)
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(8),
      Q => \^q\(1),
      R => SR(0)
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(9),
      Q => \^q\(2),
      R => SR(0)
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(4),
      Q => \^p_73_out\(2),
      R => SR(0)
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(5),
      Q => \^p_73_out\(3),
      R => SR(0)
    );
\M_GEN_DMACR_REGISTER.dmacr_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(6),
      Q => \^p_73_out\(4),
      R => SR(0)
    );
\S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1\,
      Q => \^s2mm_err_for_irq.dma_interr_minus_frame_errors_reg_0\,
      R => SR(0)
    );
\S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^dma_interr_reg_0\,
      I1 => \^lsize_err_reg_0\,
      I2 => \^lsize_more_err_reg_0\,
      I3 => \^dma_decerr_reg_0\,
      I4 => \^dma_slverr_reg_0\,
      O => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(0),
      Q => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(0),
      R => SR(0)
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(1),
      Q => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(1),
      R => SR(0)
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(2),
      Q => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(2),
      R => SR(0)
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(3),
      Q => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(3),
      R => SR(0)
    );
\S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0\,
      D => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(4),
      Q => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4),
      R => SR(0)
    );
dly_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => dly_irq_reg_1,
      Q => \^dly_irq_reg_0\,
      R => SR(0)
    );
dma_decerr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => dma_decerr_reg_1,
      Q => \^dma_decerr_reg_0\,
      R => SR(0)
    );
dma_interr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => dma_interr_reg_1,
      Q => \^dma_interr_reg_0\,
      R => SR(0)
    );
dma_slverr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => dma_slverr_reg_1,
      Q => \^dma_slverr_reg_0\,
      R => SR(0)
    );
\dmacr_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \dmacr_i_reg[0]_0\,
      Q => \^p_73_out\(0),
      R => '0'
    );
\dmacr_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(1),
      Q => \^p_73_out\(1),
      S => SR(0)
    );
\dmacr_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \dmacr_i_reg[2]_2\,
      Q => \^dmacr_i_reg[2]_0\,
      R => '0'
    );
err_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEFFFFEFEEEFEE"
    )
        port map (
      I0 => err_d1_i_2_n_0,
      I1 => \^s2mm_err_for_irq.dma_interr_minus_frame_errors_reg_0\,
      I2 => \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(2),
      I3 => \^gen_for_flush.s2mm_fsize_more_or_sof_late_bit_reg_0\,
      I4 => \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(3),
      I5 => \^lsize_more_err_reg_0\,
      O => err
    );
err_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \^dma_decerr_reg_0\,
      I1 => \^dma_slverr_reg_0\,
      I2 => \^lsize_err_reg_0\,
      I3 => \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(1),
      I4 => \^gen_for_flush.fsize_err_reg_0\,
      I5 => \^dma_irq_mask_gen.dma_irq_mask_i_reg[3]_0\(0),
      O => err_d1_i_2_n_0
    );
err_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => err,
      Q => err_d1,
      R => SR(0)
    );
err_irq_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFF0C0C"
    )
        port map (
      I0 => D(9),
      I1 => err,
      I2 => err_d1,
      I3 => s2mm_axi2ip_wrce(1),
      I4 => \^err_irq_reg_0\,
      O => err_irq_i_1_n_0
    );
err_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => err_irq_i_1_n_0,
      Q => \^err_irq_reg_0\,
      R => SR(0)
    );
halted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => halted_reg_3,
      Q => \^halted_reg_0\,
      R => '0'
    );
introut_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2000"
    )
        port map (
      I0 => s_axis_cmd_tvalid_reg,
      I1 => \^dmacr_i_reg[2]_0\,
      I2 => \^q\(0),
      I3 => \^ioc_irq_reg_0\,
      I4 => introut_i_2_n_0,
      O => introut_i_1_n_0
    );
introut_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0008000800080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^dly_irq_reg_0\,
      I2 => s_axis_cmd_tvalid_reg,
      I3 => \^dmacr_i_reg[2]_0\,
      I4 => \^q\(2),
      I5 => \^err_irq_reg_0\,
      O => introut_i_2_n_0
    );
introut_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => introut_i_1_n_0,
      Q => p_80_out,
      R => '0'
    );
ioc_irq_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ioc_irq_reg_1,
      Q => \^ioc_irq_reg_0\,
      R => SR(0)
    );
irqdelay_wren: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_17_out,
      I1 => \^reset_counts_reg_0\,
      I2 => irqdelay_wren_i,
      O => p_75_out
    );
lsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => lsize_err_reg_1,
      Q => \^lsize_err_reg_0\,
      R => SR(0)
    );
lsize_more_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => lsize_more_err_reg_1,
      Q => \^lsize_more_err_reg_0\,
      R => SR(0)
    );
reset_counts_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => reset_counts_reg_1,
      Q => \^reset_counts_reg_0\,
      R => '0'
    );
\s_axis_cmd_tdata[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^halted_reg_0\,
      I1 => s_axis_cmd_tvalid_reg,
      O => halted_reg_2(0)
    );
s_soft_reset_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^dmacr_i_reg[2]_0\,
      I1 => prmry_in,
      I2 => s2mm_halt_cmplt,
      I3 => halt_reset,
      O => s_soft_reset_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_skid_buf is
  port (
    sig_reset_reg : out STD_LOGIC;
    s2mm_fsync_int : out STD_LOGIC;
    M_User : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_VALID : out STD_LOGIC;
    sig_last_reg_out_reg_0 : out STD_LOGIC;
    M_Last : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_fsize_more_or_sof_late_s : out STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg\ : out STD_LOGIC;
    s2mm_tuser_fsync_top7_out : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    sig_m_valid_out_reg_0 : out STD_LOGIC;
    s_axis_s2mm_tvalid_int : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    M_Data : out STD_LOGIC_VECTOR ( 23 downto 0 );
    M_STRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s2mm_axis_linebuf_reset_out_inv : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    s_axis_s2mm_tuser_d1 : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    p_84_out : in STD_LOGIC;
    s2mm_fsize_less_err_flag_10 : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    s2mm_dummy_tready_fsync_src_sel_10 : in STD_LOGIC;
    s2mm_tuser_to_fsync_out : in STD_LOGIC;
    d_tready_before_fsync_clr_flag1 : in STD_LOGIC;
    s2mm_axis_resetn : in STD_LOGIC;
    d_tready_sof_late : in STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tready_signal : in STD_LOGIC;
    s_axis_s2mm_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_skid_buf : entity is "axi_vdma_skid_buf";
end system_axi_vdma_1_0_axi_vdma_skid_buf;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_skid_buf is
  signal \^m_last\ : STD_LOGIC;
  signal \^m_user\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s2mm_tuser_fsync_top7_out\ : STD_LOGIC;
  signal sig_data_skid_mux_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal sig_data_skid_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal sig_last_skid_mux_out : STD_LOGIC;
  signal sig_last_skid_reg : STD_LOGIC;
  signal sig_m_valid_dup : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_m_valid_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_m_valid_dup : signal is "no";
  signal \sig_m_valid_dup_i_1__2_n_0\ : STD_LOGIC;
  signal sig_m_valid_out : STD_LOGIC;
  attribute RTL_KEEP of sig_m_valid_out : signal is "true";
  attribute equivalent_register_removal of sig_m_valid_out : signal is "no";
  signal \^sig_reset_reg\ : STD_LOGIC;
  signal sig_s_ready_dup : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_dup : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_dup : signal is "no";
  signal \sig_s_ready_dup_i_1__2_n_0\ : STD_LOGIC;
  signal sig_s_ready_out : STD_LOGIC;
  attribute RTL_KEEP of sig_s_ready_out : signal is "true";
  attribute equivalent_register_removal of sig_s_ready_out : signal is "no";
  signal sig_strb_skid_mux_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_strb_skid_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_user_skid_mux_out : STD_LOGIC;
  signal sig_user_skid_reg : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of sig_m_valid_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_dup_reg : label is "no";
  attribute KEEP of sig_m_valid_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_m_valid_out_reg : label is "no";
  attribute KEEP of sig_s_ready_dup_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_dup_reg : label is "no";
  attribute KEEP of sig_s_ready_out_reg : label is "yes";
  attribute equivalent_register_removal of sig_s_ready_out_reg : label is "no";
begin
  M_Last <= \^m_last\;
  M_User(0) <= \^m_user\(0);
  M_VALID <= sig_m_valid_out;
  \out\ <= sig_m_valid_dup;
  s2mm_tuser_fsync_top7_out <= \^s2mm_tuser_fsync_top7_out\;
  s_axis_s2mm_tready <= sig_s_ready_out;
  sig_reset_reg <= \^sig_reset_reg\;
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => p_84_out,
      O => s_axis_s2mm_tvalid_int
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A220000"
    )
        port map (
      I0 => s2mm_dummy_tready_fsync_src_sel_10,
      I1 => s2mm_fsize_less_err_flag_10,
      I2 => s_axis_s2mm_tuser_d1,
      I3 => \^m_user\(0),
      I4 => sig_m_valid_out,
      O => s2mm_fsize_more_or_sof_late_s
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700FFFFF700F700"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \^m_user\(0),
      I2 => s_axis_s2mm_tuser_d1,
      I3 => s2mm_fsize_less_err_flag_10,
      I4 => p_16_out,
      I5 => s2mm_axis_linebuf_reset_out_inv,
      O => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^m_last\,
      I1 => p_0_in,
      I2 => sig_m_valid_out,
      I3 => p_84_out,
      O => sig_last_reg_out_reg_0
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => p_9_out,
      I1 => s_axis_s2mm_tuser_d1,
      I2 => \^m_user\(0),
      I3 => sig_m_valid_out,
      O => s2mm_fsync_int
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \^m_user\(0),
      I2 => s_axis_s2mm_tuser_d1,
      O => \^s2mm_tuser_fsync_top7_out\
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => sig_m_valid_out,
      I1 => \^m_user\(0),
      I2 => p_84_out,
      I3 => d_tready_sof_late,
      I4 => d_tready_before_fsync_clr_flag1,
      I5 => s2mm_axis_resetn,
      O => sig_m_valid_out_reg_0
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => s2mm_tuser_to_fsync_out,
      I1 => \^s2mm_tuser_fsync_top7_out\,
      I2 => d_tready_before_fsync_clr_flag1,
      I3 => s2mm_axis_resetn,
      I4 => p_16_out,
      O => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg\
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_user\(0),
      I1 => sig_m_valid_out,
      O => p_6_in
    );
\sig_data_reg_out[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(0),
      I1 => s_axis_s2mm_tdata(0),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(0)
    );
\sig_data_reg_out[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(10),
      I1 => s_axis_s2mm_tdata(10),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(10)
    );
\sig_data_reg_out[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(11),
      I1 => s_axis_s2mm_tdata(11),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(11)
    );
\sig_data_reg_out[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(12),
      I1 => s_axis_s2mm_tdata(12),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(12)
    );
\sig_data_reg_out[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(13),
      I1 => s_axis_s2mm_tdata(13),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(13)
    );
\sig_data_reg_out[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(14),
      I1 => s_axis_s2mm_tdata(14),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(14)
    );
\sig_data_reg_out[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(15),
      I1 => s_axis_s2mm_tdata(15),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(15)
    );
\sig_data_reg_out[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(16),
      I1 => s_axis_s2mm_tdata(16),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(16)
    );
\sig_data_reg_out[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(17),
      I1 => s_axis_s2mm_tdata(17),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(17)
    );
\sig_data_reg_out[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(18),
      I1 => s_axis_s2mm_tdata(18),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(18)
    );
\sig_data_reg_out[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(19),
      I1 => s_axis_s2mm_tdata(19),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(19)
    );
\sig_data_reg_out[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(1),
      I1 => s_axis_s2mm_tdata(1),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(1)
    );
\sig_data_reg_out[20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(20),
      I1 => s_axis_s2mm_tdata(20),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(20)
    );
\sig_data_reg_out[21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(21),
      I1 => s_axis_s2mm_tdata(21),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(21)
    );
\sig_data_reg_out[22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(22),
      I1 => s_axis_s2mm_tdata(22),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(22)
    );
\sig_data_reg_out[23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(23),
      I1 => s_axis_s2mm_tdata(23),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(23)
    );
\sig_data_reg_out[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(2),
      I1 => s_axis_s2mm_tdata(2),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(2)
    );
\sig_data_reg_out[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(3),
      I1 => s_axis_s2mm_tdata(3),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(3)
    );
\sig_data_reg_out[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(4),
      I1 => s_axis_s2mm_tdata(4),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(4)
    );
\sig_data_reg_out[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(5),
      I1 => s_axis_s2mm_tdata(5),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(5)
    );
\sig_data_reg_out[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(6),
      I1 => s_axis_s2mm_tdata(6),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(6)
    );
\sig_data_reg_out[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(7),
      I1 => s_axis_s2mm_tdata(7),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(7)
    );
\sig_data_reg_out[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(8),
      I1 => s_axis_s2mm_tdata(8),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(8)
    );
\sig_data_reg_out[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sig_data_skid_reg(9),
      I1 => s_axis_s2mm_tdata(9),
      I2 => sig_s_ready_dup,
      O => sig_data_skid_mux_out(9)
    );
\sig_data_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(0),
      Q => M_Data(0),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(10),
      Q => M_Data(10),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(11),
      Q => M_Data(11),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(12),
      Q => M_Data(12),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(13),
      Q => M_Data(13),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(14),
      Q => M_Data(14),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(15),
      Q => M_Data(15),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(16),
      Q => M_Data(16),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(17),
      Q => M_Data(17),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(18),
      Q => M_Data(18),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(19),
      Q => M_Data(19),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(1),
      Q => M_Data(1),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(20),
      Q => M_Data(20),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(21),
      Q => M_Data(21),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(22),
      Q => M_Data(22),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(23),
      Q => M_Data(23),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(2),
      Q => M_Data(2),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(3),
      Q => M_Data(3),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(4),
      Q => M_Data(4),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(5),
      Q => M_Data(5),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(6),
      Q => M_Data(6),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(7),
      Q => M_Data(7),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(8),
      Q => M_Data(8),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_reg_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_data_skid_mux_out(9),
      Q => M_Data(9),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(0),
      Q => sig_data_skid_reg(0),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(10),
      Q => sig_data_skid_reg(10),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(11),
      Q => sig_data_skid_reg(11),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(12),
      Q => sig_data_skid_reg(12),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(13),
      Q => sig_data_skid_reg(13),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(14),
      Q => sig_data_skid_reg(14),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(15),
      Q => sig_data_skid_reg(15),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(16),
      Q => sig_data_skid_reg(16),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(17),
      Q => sig_data_skid_reg(17),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(18),
      Q => sig_data_skid_reg(18),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(19),
      Q => sig_data_skid_reg(19),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(1),
      Q => sig_data_skid_reg(1),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(20),
      Q => sig_data_skid_reg(20),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(21),
      Q => sig_data_skid_reg(21),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(22),
      Q => sig_data_skid_reg(22),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(23),
      Q => sig_data_skid_reg(23),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(2),
      Q => sig_data_skid_reg(2),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(3),
      Q => sig_data_skid_reg(3),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(4),
      Q => sig_data_skid_reg(4),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(5),
      Q => sig_data_skid_reg(5),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(6),
      Q => sig_data_skid_reg(6),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(7),
      Q => sig_data_skid_reg(7),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(8),
      Q => sig_data_skid_reg(8),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_data_skid_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tdata(9),
      Q => sig_data_skid_reg(9),
      R => s2mm_axis_linebuf_reset_out_inv
    );
sig_last_reg_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tlast,
      I1 => sig_s_ready_dup,
      I2 => sig_last_skid_reg,
      O => sig_last_skid_mux_out
    );
sig_last_reg_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_last_skid_mux_out,
      Q => \^m_last\,
      R => s2mm_axis_linebuf_reset_out_inv
    );
sig_last_skid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tlast,
      Q => sig_last_skid_reg,
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_m_valid_dup_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF2A"
    )
        port map (
      I0 => sig_m_valid_dup,
      I1 => s_axis_s2mm_tready_signal,
      I2 => sig_s_ready_dup,
      I3 => s_axis_s2mm_tvalid,
      I4 => \^sig_reset_reg\,
      I5 => s2mm_axis_linebuf_reset_out_inv,
      O => \sig_m_valid_dup_i_1__2_n_0\
    );
sig_m_valid_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__2_n_0\,
      Q => sig_m_valid_dup,
      R => '0'
    );
sig_m_valid_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \sig_m_valid_dup_i_1__2_n_0\,
      Q => sig_m_valid_out,
      R => '0'
    );
sig_reset_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s2mm_axis_linebuf_reset_out_inv,
      Q => \^sig_reset_reg\,
      R => '0'
    );
\sig_s_ready_dup_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFBFAA"
    )
        port map (
      I0 => s_axis_s2mm_tready_signal,
      I1 => sig_m_valid_dup,
      I2 => s_axis_s2mm_tvalid,
      I3 => sig_s_ready_dup,
      I4 => \^sig_reset_reg\,
      I5 => s2mm_axis_linebuf_reset_out_inv,
      O => \sig_s_ready_dup_i_1__2_n_0\
    );
sig_s_ready_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_dup,
      R => '0'
    );
sig_s_ready_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \sig_s_ready_dup_i_1__2_n_0\,
      Q => sig_s_ready_out,
      R => '0'
    );
\sig_strb_reg_out[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tkeep(0),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(0),
      O => sig_strb_skid_mux_out(0)
    );
\sig_strb_reg_out[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tkeep(1),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(1),
      O => sig_strb_skid_mux_out(1)
    );
\sig_strb_reg_out[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tkeep(2),
      I1 => sig_s_ready_dup,
      I2 => sig_strb_skid_reg(2),
      O => sig_strb_skid_mux_out(2)
    );
\sig_strb_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(0),
      Q => M_STRB(0),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_strb_reg_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(1),
      Q => M_STRB(1),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_strb_reg_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_strb_skid_mux_out(2),
      Q => M_STRB(2),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_strb_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tkeep(0),
      Q => sig_strb_skid_reg(0),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_strb_skid_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tkeep(1),
      Q => sig_strb_skid_reg(1),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_strb_skid_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tkeep(2),
      Q => sig_strb_skid_reg(2),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_user_reg_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_s2mm_tuser(0),
      I1 => sig_s_ready_dup,
      I2 => sig_user_skid_reg,
      O => sig_user_skid_mux_out
    );
\sig_user_reg_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => E(0),
      D => sig_user_skid_mux_out,
      Q => \^m_user\(0),
      R => s2mm_axis_linebuf_reset_out_inv
    );
\sig_user_skid_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => sig_s_ready_dup,
      D => s_axis_s2mm_tuser(0),
      Q => sig_user_skid_reg,
      R => s2mm_axis_linebuf_reset_out_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_sof_gen is
  port (
    prmry_in_xored : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_valid0 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    p_in_d1_cdc_from : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_16_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_sof_gen : entity is "axi_vdma_sof_gen";
end system_axi_vdma_1_0_axi_vdma_sof_gen;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_sof_gen is
  signal hold_sof : STD_LOGIC;
  signal hold_sof_i_1_n_0 : STD_LOGIC;
  signal s_valid : STD_LOGIC;
  signal s_valid_d1 : STD_LOGIC;
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9AA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => hold_sof,
      I2 => s_valid_d1,
      I3 => s_valid,
      O => prmry_in_xored
    );
hold_sof_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AE00"
    )
        port map (
      I0 => hold_sof,
      I1 => s_valid,
      I2 => s_valid_d1,
      I3 => \out\,
      I4 => p_16_out,
      O => hold_sof_i_1_n_0
    );
hold_sof_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => hold_sof_i_1_n_0,
      Q => hold_sof,
      R => '0'
    );
s_valid_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_valid,
      Q => s_valid_d1,
      R => prmry_reset2
    );
s_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_valid0,
      Q => s_valid,
      R => prmry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_sts_mngr is
  port (
    datamover_idle : out STD_LOGIC;
    halted_set_i_reg_0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_73_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    halted_set_i0 : in STD_LOGIC;
    datamover_idle_reg_0 : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_sts_mngr : entity is "axi_vdma_sts_mngr";
end system_axi_vdma_1_0_axi_vdma_sts_mngr;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_sts_mngr is
  signal p_27_out : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
begin
datamover_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => datamover_idle_reg_0,
      Q => datamover_idle,
      R => SR(0)
    );
halted_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_73_out(0),
      Q => p_27_out,
      R => SR(0)
    );
halted_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEFF"
    )
        port map (
      I0 => p_28_out,
      I1 => p_72_out(0),
      I2 => p_27_out,
      I3 => \out\,
      O => halted_set_i_reg_0
    );
halted_set_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => halted_set_i0,
      Q => p_28_out,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_downsizer is
  port (
    d2_ready : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_88_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \r0_keep_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_valid0 : out STD_LOGIC;
    acc_last : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    s_valid_reg : in STD_LOGIC;
    d2_valid : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \r0_data_reg[95]_0\ : in STD_LOGIC_VECTOR ( 95 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_downsizer : entity is "axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_downsizer";
end system_axi_vdma_1_0_axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_downsizer;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_downsizer is
  signal A : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^d2_ready\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_i_2__0_n_0\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 95 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \r0_data_reg_n_0_[64]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[65]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[66]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[67]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[68]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[69]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[70]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[71]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[72]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[73]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[74]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[75]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[76]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[77]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[78]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[79]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[80]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[81]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[82]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[83]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[84]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[85]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[86]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[87]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[88]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[89]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[90]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[91]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[92]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[93]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[94]\ : STD_LOGIC;
  signal \r0_data_reg_n_0_[95]\ : STD_LOGIC;
  signal r0_is_end : STD_LOGIC_VECTOR ( 1 to 1 );
  signal r0_is_null_r : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \r0_is_null_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_is_null_r[2]_i_1_n_0\ : STD_LOGIC;
  signal r0_is_null_r_0 : STD_LOGIC;
  signal \r0_keep_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[10]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[11]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[1]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[2]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[3]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[4]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[5]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[6]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[7]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[8]\ : STD_LOGIC;
  signal \r0_keep_reg_n_0_[9]\ : STD_LOGIC;
  signal r0_last_reg_n_0 : STD_LOGIC;
  signal r0_load : STD_LOGIC;
  signal \r0_out_sel_next_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_3_n_0\ : STD_LOGIC;
  signal \r0_out_sel_next_r[1]_i_4_n_0\ : STD_LOGIC;
  signal \r0_out_sel_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \r0_out_sel_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_out_sel_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \r1_data[31]_i_1_n_0\ : STD_LOGIC;
  signal r1_keep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \r1_keep[0]_i_1_n_0\ : STD_LOGIC;
  signal \r1_keep[1]_i_1_n_0\ : STD_LOGIC;
  signal \r1_keep[2]_i_1_n_0\ : STD_LOGIC;
  signal \r1_keep[3]_i_1_n_0\ : STD_LOGIC;
  signal r1_last_reg_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_2__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \r0_is_null_r[2]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \r0_out_sel_next_r[1]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of s_valid_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \state[0]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \state[2]_i_1__0\ : label is "soft_lutpair10";
begin
  d2_ready <= \^d2_ready\;
  \state_reg[1]_0\ <= \^state_reg[1]_0\;
\gf36e1_inst.sngfifo36e1_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(33),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(65),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(1),
      O => p_88_out(1)
    );
\gf36e1_inst.sngfifo36e1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(32),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(64),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(0),
      O => p_88_out(0)
    );
\gf36e1_inst.sngfifo36e1_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(40),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(72),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(8),
      O => p_88_out(8)
    );
\gf36e1_inst.sngfifo36e1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28002800EBFF2800"
    )
        port map (
      I0 => r1_last_reg_n_0,
      I1 => \state_reg_n_0_[2]\,
      I2 => \^d2_ready\,
      I3 => \^state_reg[1]_0\,
      I4 => r0_last_reg_n_0,
      I5 => \gf36e1_inst.sngfifo36e1_i_2__0_n_0\,
      O => DIN(0)
    );
\gf36e1_inst.sngfifo36e1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(57),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(89),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(25),
      O => p_88_out(25)
    );
\gf36e1_inst.sngfifo36e1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(48),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(80),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(16),
      O => p_88_out(16)
    );
\gf36e1_inst.sngfifo36e1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \r0_keep_reg_n_0_[6]\,
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_keep(2),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => \r0_keep_reg_n_0_[2]\,
      O => \r0_keep_reg[7]_0\(2)
    );
\gf36e1_inst.sngfifo36e1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => r0_is_end(1),
      I1 => r0_is_null_r(1),
      O => \gf36e1_inst.sngfifo36e1_i_2__0_n_0\
    );
\gf36e1_inst.sngfifo36e1_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(56),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(88),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(24),
      O => p_88_out(24)
    );
\gf36e1_inst.sngfifo36e1_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(47),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(79),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(15),
      O => p_88_out(15)
    );
\gf36e1_inst.sngfifo36e1_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \r0_keep_reg_n_0_[5]\,
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_keep(1),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => \r0_keep_reg_n_0_[1]\,
      O => \r0_keep_reg[7]_0\(1)
    );
\gf36e1_inst.sngfifo36e1_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(55),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(87),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(23),
      O => p_88_out(23)
    );
\gf36e1_inst.sngfifo36e1_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(46),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(78),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(14),
      O => p_88_out(14)
    );
\gf36e1_inst.sngfifo36e1_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \r0_keep_reg_n_0_[4]\,
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_keep(0),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => \r0_keep_reg_n_0_[0]\,
      O => \r0_keep_reg[7]_0\(0)
    );
\gf36e1_inst.sngfifo36e1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(63),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(95),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(31),
      O => p_88_out(31)
    );
\gf36e1_inst.sngfifo36e1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(54),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(86),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(22),
      O => p_88_out(22)
    );
\gf36e1_inst.sngfifo36e1_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(45),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(77),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(13),
      O => p_88_out(13)
    );
\gf36e1_inst.sngfifo36e1_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(39),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(71),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(7),
      O => p_88_out(7)
    );
\gf36e1_inst.sngfifo36e1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(62),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(94),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(30),
      O => p_88_out(30)
    );
\gf36e1_inst.sngfifo36e1_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(53),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(85),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(21),
      O => p_88_out(21)
    );
\gf36e1_inst.sngfifo36e1_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(44),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(76),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(12),
      O => p_88_out(12)
    );
\gf36e1_inst.sngfifo36e1_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(38),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(70),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(6),
      O => p_88_out(6)
    );
\gf36e1_inst.sngfifo36e1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(61),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(93),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(29),
      O => p_88_out(29)
    );
\gf36e1_inst.sngfifo36e1_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(52),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(84),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(20),
      O => p_88_out(20)
    );
\gf36e1_inst.sngfifo36e1_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(43),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(75),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(11),
      O => p_88_out(11)
    );
\gf36e1_inst.sngfifo36e1_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(37),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(69),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(5),
      O => p_88_out(5)
    );
\gf36e1_inst.sngfifo36e1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(60),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(92),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(28),
      O => p_88_out(28)
    );
\gf36e1_inst.sngfifo36e1_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(51),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(83),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(19),
      O => p_88_out(19)
    );
\gf36e1_inst.sngfifo36e1_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(42),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(74),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(10),
      O => p_88_out(10)
    );
\gf36e1_inst.sngfifo36e1_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(36),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(68),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(4),
      O => p_88_out(4)
    );
\gf36e1_inst.sngfifo36e1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(59),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(91),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(27),
      O => p_88_out(27)
    );
\gf36e1_inst.sngfifo36e1_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(50),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(82),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(18),
      O => p_88_out(18)
    );
\gf36e1_inst.sngfifo36e1_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(41),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(73),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(9),
      O => p_88_out(9)
    );
\gf36e1_inst.sngfifo36e1_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(35),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(67),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(3),
      O => p_88_out(3)
    );
\gf36e1_inst.sngfifo36e1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(58),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(90),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(26),
      O => p_88_out(26)
    );
\gf36e1_inst.sngfifo36e1_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(49),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(81),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(17),
      O => p_88_out(17)
    );
\gf36e1_inst.sngfifo36e1_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(34),
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => p_0_in1_in(66),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => p_0_in1_in(2),
      O => p_88_out(2)
    );
\gf36e1_inst.sngfifo36e1_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \r0_keep_reg_n_0_[7]\,
      I1 => \r0_out_sel_r_reg_n_0_[0]\,
      I2 => r1_keep(3),
      I3 => \r0_out_sel_r_reg_n_0_[1]\,
      I4 => \r0_keep_reg_n_0_[3]\,
      O => \r0_keep_reg[7]_0\(3)
    );
\r0_data[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => \state_reg_n_0_[2]\,
      O => r0_load
    );
\r0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(0),
      Q => p_0_in1_in(0),
      R => '0'
    );
\r0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(10),
      Q => p_0_in1_in(10),
      R => '0'
    );
\r0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(11),
      Q => p_0_in1_in(11),
      R => '0'
    );
\r0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(12),
      Q => p_0_in1_in(12),
      R => '0'
    );
\r0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(13),
      Q => p_0_in1_in(13),
      R => '0'
    );
\r0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(14),
      Q => p_0_in1_in(14),
      R => '0'
    );
\r0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(15),
      Q => p_0_in1_in(15),
      R => '0'
    );
\r0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(16),
      Q => p_0_in1_in(16),
      R => '0'
    );
\r0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(17),
      Q => p_0_in1_in(17),
      R => '0'
    );
\r0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(18),
      Q => p_0_in1_in(18),
      R => '0'
    );
\r0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(19),
      Q => p_0_in1_in(19),
      R => '0'
    );
\r0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(1),
      Q => p_0_in1_in(1),
      R => '0'
    );
\r0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(20),
      Q => p_0_in1_in(20),
      R => '0'
    );
\r0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(21),
      Q => p_0_in1_in(21),
      R => '0'
    );
\r0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(22),
      Q => p_0_in1_in(22),
      R => '0'
    );
\r0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(23),
      Q => p_0_in1_in(23),
      R => '0'
    );
\r0_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(24),
      Q => p_0_in1_in(24),
      R => '0'
    );
\r0_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(25),
      Q => p_0_in1_in(25),
      R => '0'
    );
\r0_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(26),
      Q => p_0_in1_in(26),
      R => '0'
    );
\r0_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(27),
      Q => p_0_in1_in(27),
      R => '0'
    );
\r0_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(28),
      Q => p_0_in1_in(28),
      R => '0'
    );
\r0_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(29),
      Q => p_0_in1_in(29),
      R => '0'
    );
\r0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(2),
      Q => p_0_in1_in(2),
      R => '0'
    );
\r0_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(30),
      Q => p_0_in1_in(30),
      R => '0'
    );
\r0_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(31),
      Q => p_0_in1_in(31),
      R => '0'
    );
\r0_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(32),
      Q => p_0_in1_in(32),
      R => '0'
    );
\r0_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(33),
      Q => p_0_in1_in(33),
      R => '0'
    );
\r0_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(34),
      Q => p_0_in1_in(34),
      R => '0'
    );
\r0_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(35),
      Q => p_0_in1_in(35),
      R => '0'
    );
\r0_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(36),
      Q => p_0_in1_in(36),
      R => '0'
    );
\r0_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(37),
      Q => p_0_in1_in(37),
      R => '0'
    );
\r0_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(38),
      Q => p_0_in1_in(38),
      R => '0'
    );
\r0_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(39),
      Q => p_0_in1_in(39),
      R => '0'
    );
\r0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(3),
      Q => p_0_in1_in(3),
      R => '0'
    );
\r0_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(40),
      Q => p_0_in1_in(40),
      R => '0'
    );
\r0_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(41),
      Q => p_0_in1_in(41),
      R => '0'
    );
\r0_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(42),
      Q => p_0_in1_in(42),
      R => '0'
    );
\r0_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(43),
      Q => p_0_in1_in(43),
      R => '0'
    );
\r0_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(44),
      Q => p_0_in1_in(44),
      R => '0'
    );
\r0_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(45),
      Q => p_0_in1_in(45),
      R => '0'
    );
\r0_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(46),
      Q => p_0_in1_in(46),
      R => '0'
    );
\r0_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(47),
      Q => p_0_in1_in(47),
      R => '0'
    );
\r0_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(48),
      Q => p_0_in1_in(48),
      R => '0'
    );
\r0_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(49),
      Q => p_0_in1_in(49),
      R => '0'
    );
\r0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(4),
      Q => p_0_in1_in(4),
      R => '0'
    );
\r0_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(50),
      Q => p_0_in1_in(50),
      R => '0'
    );
\r0_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(51),
      Q => p_0_in1_in(51),
      R => '0'
    );
\r0_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(52),
      Q => p_0_in1_in(52),
      R => '0'
    );
\r0_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(53),
      Q => p_0_in1_in(53),
      R => '0'
    );
\r0_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(54),
      Q => p_0_in1_in(54),
      R => '0'
    );
\r0_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(55),
      Q => p_0_in1_in(55),
      R => '0'
    );
\r0_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(56),
      Q => p_0_in1_in(56),
      R => '0'
    );
\r0_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(57),
      Q => p_0_in1_in(57),
      R => '0'
    );
\r0_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(58),
      Q => p_0_in1_in(58),
      R => '0'
    );
\r0_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(59),
      Q => p_0_in1_in(59),
      R => '0'
    );
\r0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(5),
      Q => p_0_in1_in(5),
      R => '0'
    );
\r0_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(60),
      Q => p_0_in1_in(60),
      R => '0'
    );
\r0_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(61),
      Q => p_0_in1_in(61),
      R => '0'
    );
\r0_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(62),
      Q => p_0_in1_in(62),
      R => '0'
    );
\r0_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(63),
      Q => p_0_in1_in(63),
      R => '0'
    );
\r0_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(64),
      Q => \r0_data_reg_n_0_[64]\,
      R => '0'
    );
\r0_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(65),
      Q => \r0_data_reg_n_0_[65]\,
      R => '0'
    );
\r0_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(66),
      Q => \r0_data_reg_n_0_[66]\,
      R => '0'
    );
\r0_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(67),
      Q => \r0_data_reg_n_0_[67]\,
      R => '0'
    );
\r0_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(68),
      Q => \r0_data_reg_n_0_[68]\,
      R => '0'
    );
\r0_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(69),
      Q => \r0_data_reg_n_0_[69]\,
      R => '0'
    );
\r0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(6),
      Q => p_0_in1_in(6),
      R => '0'
    );
\r0_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(70),
      Q => \r0_data_reg_n_0_[70]\,
      R => '0'
    );
\r0_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(71),
      Q => \r0_data_reg_n_0_[71]\,
      R => '0'
    );
\r0_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(72),
      Q => \r0_data_reg_n_0_[72]\,
      R => '0'
    );
\r0_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(73),
      Q => \r0_data_reg_n_0_[73]\,
      R => '0'
    );
\r0_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(74),
      Q => \r0_data_reg_n_0_[74]\,
      R => '0'
    );
\r0_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(75),
      Q => \r0_data_reg_n_0_[75]\,
      R => '0'
    );
\r0_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(76),
      Q => \r0_data_reg_n_0_[76]\,
      R => '0'
    );
\r0_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(77),
      Q => \r0_data_reg_n_0_[77]\,
      R => '0'
    );
\r0_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(78),
      Q => \r0_data_reg_n_0_[78]\,
      R => '0'
    );
\r0_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(79),
      Q => \r0_data_reg_n_0_[79]\,
      R => '0'
    );
\r0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(7),
      Q => p_0_in1_in(7),
      R => '0'
    );
\r0_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(80),
      Q => \r0_data_reg_n_0_[80]\,
      R => '0'
    );
\r0_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(81),
      Q => \r0_data_reg_n_0_[81]\,
      R => '0'
    );
\r0_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(82),
      Q => \r0_data_reg_n_0_[82]\,
      R => '0'
    );
\r0_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(83),
      Q => \r0_data_reg_n_0_[83]\,
      R => '0'
    );
\r0_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(84),
      Q => \r0_data_reg_n_0_[84]\,
      R => '0'
    );
\r0_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(85),
      Q => \r0_data_reg_n_0_[85]\,
      R => '0'
    );
\r0_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(86),
      Q => \r0_data_reg_n_0_[86]\,
      R => '0'
    );
\r0_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(87),
      Q => \r0_data_reg_n_0_[87]\,
      R => '0'
    );
\r0_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(88),
      Q => \r0_data_reg_n_0_[88]\,
      R => '0'
    );
\r0_data_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(89),
      Q => \r0_data_reg_n_0_[89]\,
      R => '0'
    );
\r0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(8),
      Q => p_0_in1_in(8),
      R => '0'
    );
\r0_data_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(90),
      Q => \r0_data_reg_n_0_[90]\,
      R => '0'
    );
\r0_data_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(91),
      Q => \r0_data_reg_n_0_[91]\,
      R => '0'
    );
\r0_data_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(92),
      Q => \r0_data_reg_n_0_[92]\,
      R => '0'
    );
\r0_data_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(93),
      Q => \r0_data_reg_n_0_[93]\,
      R => '0'
    );
\r0_data_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(94),
      Q => \r0_data_reg_n_0_[94]\,
      R => '0'
    );
\r0_data_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(95),
      Q => \r0_data_reg_n_0_[95]\,
      R => '0'
    );
\r0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => \r0_data_reg[95]_0\(9),
      Q => p_0_in1_in(9),
      R => '0'
    );
\r0_is_null_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => D(5),
      I1 => D(4),
      I2 => D(7),
      I3 => D(6),
      I4 => r0_is_null_r_0,
      I5 => r0_is_null_r(1),
      O => \r0_is_null_r[1]_i_1_n_0\
    );
\r0_is_null_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => D(9),
      I1 => D(8),
      I2 => D(11),
      I3 => D(10),
      I4 => r0_is_null_r_0,
      I5 => r0_is_end(1),
      O => \r0_is_null_r[2]_i_1_n_0\
    );
\r0_is_null_r[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => d2_valid,
      I1 => \^d2_ready\,
      I2 => \state_reg_n_0_[2]\,
      O => r0_is_null_r_0
    );
\r0_is_null_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \r0_is_null_r[1]_i_1_n_0\,
      Q => r0_is_null_r(1),
      R => areset_r
    );
\r0_is_null_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \r0_is_null_r[2]_i_1_n_0\,
      Q => r0_is_end(1),
      R => areset_r
    );
\r0_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(0),
      Q => \r0_keep_reg_n_0_[0]\,
      R => '0'
    );
\r0_keep_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(10),
      Q => \r0_keep_reg_n_0_[10]\,
      R => '0'
    );
\r0_keep_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(11),
      Q => \r0_keep_reg_n_0_[11]\,
      R => '0'
    );
\r0_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(1),
      Q => \r0_keep_reg_n_0_[1]\,
      R => '0'
    );
\r0_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(2),
      Q => \r0_keep_reg_n_0_[2]\,
      R => '0'
    );
\r0_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(3),
      Q => \r0_keep_reg_n_0_[3]\,
      R => '0'
    );
\r0_keep_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(4),
      Q => \r0_keep_reg_n_0_[4]\,
      R => '0'
    );
\r0_keep_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(5),
      Q => \r0_keep_reg_n_0_[5]\,
      R => '0'
    );
\r0_keep_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(6),
      Q => \r0_keep_reg_n_0_[6]\,
      R => '0'
    );
\r0_keep_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(7),
      Q => \r0_keep_reg_n_0_[7]\,
      R => '0'
    );
\r0_keep_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(8),
      Q => \r0_keep_reg_n_0_[8]\,
      R => '0'
    );
\r0_keep_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => D(9),
      Q => \r0_keep_reg_n_0_[9]\,
      R => '0'
    );
r0_last_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => r0_load,
      D => acc_last,
      Q => r0_last_reg_n_0,
      R => '0'
    );
\r0_out_sel_next_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA9B9AAAA"
    )
        port map (
      I0 => A(0),
      I1 => A(1),
      I2 => r0_is_end(1),
      I3 => r0_is_null_r(1),
      I4 => s_valid_reg,
      I5 => \r0_out_sel_next_r[1]_i_3_n_0\,
      O => \r0_out_sel_next_r[0]_i_1_n_0\
    );
\r0_out_sel_next_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF20"
    )
        port map (
      I0 => s_valid_reg,
      I1 => r0_is_end(1),
      I2 => A(0),
      I3 => A(1),
      I4 => \r0_out_sel_next_r[1]_i_3_n_0\,
      O => \r0_out_sel_next_r[1]_i_1_n_0\
    );
\r0_out_sel_next_r[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FEF0FCF0FCF0"
    )
        port map (
      I0 => \r0_out_sel_r_reg_n_0_[0]\,
      I1 => \r0_out_sel_r_reg_n_0_[1]\,
      I2 => \r0_out_sel_next_r[1]_i_4_n_0\,
      I3 => s_valid_reg,
      I4 => r0_is_null_r(1),
      I5 => r0_is_end(1),
      O => \r0_out_sel_next_r[1]_i_3_n_0\
    );
\r0_out_sel_next_r[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => areset_r,
      I1 => \^state_reg[1]_0\,
      I2 => \^d2_ready\,
      I3 => \state_reg_n_0_[2]\,
      O => \r0_out_sel_next_r[1]_i_4_n_0\
    );
\r0_out_sel_next_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \r0_out_sel_next_r[0]_i_1_n_0\,
      Q => A(0),
      R => '0'
    );
\r0_out_sel_next_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \r0_out_sel_next_r[1]_i_1_n_0\,
      Q => A(1),
      R => '0'
    );
\r0_out_sel_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40444000"
    )
        port map (
      I0 => \r0_out_sel_next_r[1]_i_3_n_0\,
      I1 => \state[0]_i_3_n_0\,
      I2 => A(0),
      I3 => s_valid_reg,
      I4 => \r0_out_sel_r_reg_n_0_[0]\,
      O => \r0_out_sel_r[0]_i_1_n_0\
    );
\r0_out_sel_r[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FB3B"
    )
        port map (
      I0 => \r0_out_sel_r_reg_n_0_[1]\,
      I1 => \state[0]_i_3_n_0\,
      I2 => s_valid_reg,
      I3 => A(1),
      I4 => \r0_out_sel_next_r[1]_i_3_n_0\,
      O => \r0_out_sel_r[1]_i_1_n_0\
    );
\r0_out_sel_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \r0_out_sel_r[0]_i_1_n_0\,
      Q => \r0_out_sel_r_reg_n_0_[0]\,
      R => '0'
    );
\r0_out_sel_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \r0_out_sel_r[1]_i_1_n_0\,
      Q => \r0_out_sel_r_reg_n_0_[1]\,
      R => '0'
    );
\r1_data[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(32),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[64]\,
      I3 => A(1),
      I4 => p_0_in1_in(0),
      O => p_0_in_0(0)
    );
\r1_data[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(42),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[74]\,
      I3 => A(1),
      I4 => p_0_in1_in(10),
      O => p_0_in_0(10)
    );
\r1_data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(43),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[75]\,
      I3 => A(1),
      I4 => p_0_in1_in(11),
      O => p_0_in_0(11)
    );
\r1_data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(44),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[76]\,
      I3 => A(1),
      I4 => p_0_in1_in(12),
      O => p_0_in_0(12)
    );
\r1_data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(45),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[77]\,
      I3 => A(1),
      I4 => p_0_in1_in(13),
      O => p_0_in_0(13)
    );
\r1_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(46),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[78]\,
      I3 => A(1),
      I4 => p_0_in1_in(14),
      O => p_0_in_0(14)
    );
\r1_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(47),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[79]\,
      I3 => A(1),
      I4 => p_0_in1_in(15),
      O => p_0_in_0(15)
    );
\r1_data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(48),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[80]\,
      I3 => A(1),
      I4 => p_0_in1_in(16),
      O => p_0_in_0(16)
    );
\r1_data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(49),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[81]\,
      I3 => A(1),
      I4 => p_0_in1_in(17),
      O => p_0_in_0(17)
    );
\r1_data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(50),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[82]\,
      I3 => A(1),
      I4 => p_0_in1_in(18),
      O => p_0_in_0(18)
    );
\r1_data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(51),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[83]\,
      I3 => A(1),
      I4 => p_0_in1_in(19),
      O => p_0_in_0(19)
    );
\r1_data[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(33),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[65]\,
      I3 => A(1),
      I4 => p_0_in1_in(1),
      O => p_0_in_0(1)
    );
\r1_data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(52),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[84]\,
      I3 => A(1),
      I4 => p_0_in1_in(20),
      O => p_0_in_0(20)
    );
\r1_data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(53),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[85]\,
      I3 => A(1),
      I4 => p_0_in1_in(21),
      O => p_0_in_0(21)
    );
\r1_data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(54),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[86]\,
      I3 => A(1),
      I4 => p_0_in1_in(22),
      O => p_0_in_0(22)
    );
\r1_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(55),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[87]\,
      I3 => A(1),
      I4 => p_0_in1_in(23),
      O => p_0_in_0(23)
    );
\r1_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(56),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[88]\,
      I3 => A(1),
      I4 => p_0_in1_in(24),
      O => p_0_in_0(24)
    );
\r1_data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(57),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[89]\,
      I3 => A(1),
      I4 => p_0_in1_in(25),
      O => p_0_in_0(25)
    );
\r1_data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(58),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[90]\,
      I3 => A(1),
      I4 => p_0_in1_in(26),
      O => p_0_in_0(26)
    );
\r1_data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(59),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[91]\,
      I3 => A(1),
      I4 => p_0_in1_in(27),
      O => p_0_in_0(27)
    );
\r1_data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(60),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[92]\,
      I3 => A(1),
      I4 => p_0_in1_in(28),
      O => p_0_in_0(28)
    );
\r1_data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(61),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[93]\,
      I3 => A(1),
      I4 => p_0_in1_in(29),
      O => p_0_in_0(29)
    );
\r1_data[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(34),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[66]\,
      I3 => A(1),
      I4 => p_0_in1_in(2),
      O => p_0_in_0(2)
    );
\r1_data[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(62),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[94]\,
      I3 => A(1),
      I4 => p_0_in1_in(30),
      O => p_0_in_0(30)
    );
\r1_data[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => \^state_reg[1]_0\,
      I2 => \state_reg_n_0_[2]\,
      O => \r1_data[31]_i_1_n_0\
    );
\r1_data[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(63),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[95]\,
      I3 => A(1),
      I4 => p_0_in1_in(31),
      O => p_0_in_0(31)
    );
\r1_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(35),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[67]\,
      I3 => A(1),
      I4 => p_0_in1_in(3),
      O => p_0_in_0(3)
    );
\r1_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(36),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[68]\,
      I3 => A(1),
      I4 => p_0_in1_in(4),
      O => p_0_in_0(4)
    );
\r1_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(37),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[69]\,
      I3 => A(1),
      I4 => p_0_in1_in(5),
      O => p_0_in_0(5)
    );
\r1_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(38),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[70]\,
      I3 => A(1),
      I4 => p_0_in1_in(6),
      O => p_0_in_0(6)
    );
\r1_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(39),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[71]\,
      I3 => A(1),
      I4 => p_0_in1_in(7),
      O => p_0_in_0(7)
    );
\r1_data[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(40),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[72]\,
      I3 => A(1),
      I4 => p_0_in1_in(8),
      O => p_0_in_0(8)
    );
\r1_data[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_0_in1_in(41),
      I1 => A(0),
      I2 => \r0_data_reg_n_0_[73]\,
      I3 => A(1),
      I4 => p_0_in1_in(9),
      O => p_0_in_0(9)
    );
\r1_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(0),
      Q => p_0_in1_in(64),
      R => '0'
    );
\r1_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(10),
      Q => p_0_in1_in(74),
      R => '0'
    );
\r1_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(11),
      Q => p_0_in1_in(75),
      R => '0'
    );
\r1_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(12),
      Q => p_0_in1_in(76),
      R => '0'
    );
\r1_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(13),
      Q => p_0_in1_in(77),
      R => '0'
    );
\r1_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(14),
      Q => p_0_in1_in(78),
      R => '0'
    );
\r1_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(15),
      Q => p_0_in1_in(79),
      R => '0'
    );
\r1_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(16),
      Q => p_0_in1_in(80),
      R => '0'
    );
\r1_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(17),
      Q => p_0_in1_in(81),
      R => '0'
    );
\r1_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(18),
      Q => p_0_in1_in(82),
      R => '0'
    );
\r1_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(19),
      Q => p_0_in1_in(83),
      R => '0'
    );
\r1_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(1),
      Q => p_0_in1_in(65),
      R => '0'
    );
\r1_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(20),
      Q => p_0_in1_in(84),
      R => '0'
    );
\r1_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(21),
      Q => p_0_in1_in(85),
      R => '0'
    );
\r1_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(22),
      Q => p_0_in1_in(86),
      R => '0'
    );
\r1_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(23),
      Q => p_0_in1_in(87),
      R => '0'
    );
\r1_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(24),
      Q => p_0_in1_in(88),
      R => '0'
    );
\r1_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(25),
      Q => p_0_in1_in(89),
      R => '0'
    );
\r1_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(26),
      Q => p_0_in1_in(90),
      R => '0'
    );
\r1_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(27),
      Q => p_0_in1_in(91),
      R => '0'
    );
\r1_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(28),
      Q => p_0_in1_in(92),
      R => '0'
    );
\r1_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(29),
      Q => p_0_in1_in(93),
      R => '0'
    );
\r1_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(2),
      Q => p_0_in1_in(66),
      R => '0'
    );
\r1_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(30),
      Q => p_0_in1_in(94),
      R => '0'
    );
\r1_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(31),
      Q => p_0_in1_in(95),
      R => '0'
    );
\r1_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(3),
      Q => p_0_in1_in(67),
      R => '0'
    );
\r1_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(4),
      Q => p_0_in1_in(68),
      R => '0'
    );
\r1_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(5),
      Q => p_0_in1_in(69),
      R => '0'
    );
\r1_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(6),
      Q => p_0_in1_in(70),
      R => '0'
    );
\r1_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(7),
      Q => p_0_in1_in(71),
      R => '0'
    );
\r1_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(8),
      Q => p_0_in1_in(72),
      R => '0'
    );
\r1_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => p_0_in_0(9),
      Q => p_0_in1_in(73),
      R => '0'
    );
\r1_keep[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \r0_keep_reg_n_0_[4]\,
      I1 => A(0),
      I2 => \r0_keep_reg_n_0_[8]\,
      I3 => A(1),
      I4 => \r0_keep_reg_n_0_[0]\,
      O => \r1_keep[0]_i_1_n_0\
    );
\r1_keep[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \r0_keep_reg_n_0_[5]\,
      I1 => A(0),
      I2 => \r0_keep_reg_n_0_[9]\,
      I3 => A(1),
      I4 => \r0_keep_reg_n_0_[1]\,
      O => \r1_keep[1]_i_1_n_0\
    );
\r1_keep[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \r0_keep_reg_n_0_[6]\,
      I1 => A(0),
      I2 => \r0_keep_reg_n_0_[10]\,
      I3 => A(1),
      I4 => \r0_keep_reg_n_0_[2]\,
      O => \r1_keep[2]_i_1_n_0\
    );
\r1_keep[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \r0_keep_reg_n_0_[7]\,
      I1 => A(0),
      I2 => \r0_keep_reg_n_0_[11]\,
      I3 => A(1),
      I4 => \r0_keep_reg_n_0_[3]\,
      O => \r1_keep[3]_i_1_n_0\
    );
\r1_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => \r1_keep[0]_i_1_n_0\,
      Q => r1_keep(0),
      R => '0'
    );
\r1_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => \r1_keep[1]_i_1_n_0\,
      Q => r1_keep(1),
      R => '0'
    );
\r1_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => \r1_keep[2]_i_1_n_0\,
      Q => r1_keep(2),
      R => '0'
    );
\r1_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => \r1_keep[3]_i_1_n_0\,
      Q => r1_keep(3),
      R => '0'
    );
r1_last_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \r1_data[31]_i_1_n_0\,
      D => r0_last_reg_n_0,
      Q => r1_last_reg_n_0,
      R => '0'
    );
s_valid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => s_valid_reg,
      O => s_valid0
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF77AF07AF77AF77"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => d2_valid,
      I2 => \^state_reg[1]_0\,
      I3 => \state_reg_n_0_[2]\,
      I4 => \state[0]_i_2_n_0\,
      I5 => \state[0]_i_3_n_0\,
      O => state(0)
    );
\state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^d2_ready\,
      I1 => r0_is_end(1),
      I2 => r0_is_null_r(1),
      I3 => s_valid_reg,
      O => \state[0]_i_2_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0515FFFF"
    )
        port map (
      I0 => A(1),
      I1 => A(0),
      I2 => r0_is_end(1),
      I3 => r0_is_null_r(1),
      I4 => s_valid_reg,
      O => \state[0]_i_3_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A38083A2A3A2A"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \^d2_ready\,
      I3 => d2_valid,
      I4 => \gf36e1_inst.sngfifo36e1_i_2__0_n_0\,
      I5 => s_valid_reg,
      O => state(1)
    );
\state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04400040"
    )
        port map (
      I0 => s_valid_reg,
      I1 => \^state_reg[1]_0\,
      I2 => \state_reg_n_0_[2]\,
      I3 => \^d2_ready\,
      I4 => d2_valid,
      O => \state[2]_i_1__0_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => state(0),
      Q => \^d2_ready\,
      R => areset_r
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => state(1),
      Q => \^state_reg[1]_0\,
      R => areset_r
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \state[2]_i_1__0_n_0\,
      Q => \state_reg_n_0_[2]\,
      R => areset_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_upsizer is
  port (
    \state_reg[0]_0\ : out STD_LOGIC;
    acc_last : out STD_LOGIC;
    d2_valid : out STD_LOGIC;
    s_axis_s2mm_tready_signal : out STD_LOGIC;
    sig_m_valid_dup_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \acc_data_reg[95]_0\ : out STD_LOGIC_VECTOR ( 95 downto 0 );
    M_Last : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    d2_ready : in STD_LOGIC;
    M_VALID : in STD_LOGIC;
    \FSM_onehot_state_reg[2]_0\ : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    s_axis_s2mm_tvalid_int : in STD_LOGIC;
    s2mm_dummy_tready_fsync_src_sel_10 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \r0_keep_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r0_data_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_upsizer : entity is "axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_upsizer";
end system_axi_vdma_1_0_axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_upsizer;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_upsizer is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal acc_data0 : STD_LOGIC;
  signal \acc_keep[10]_i_1_n_0\ : STD_LOGIC;
  signal \acc_keep[11]_i_1_n_0\ : STD_LOGIC;
  signal \acc_keep[9]_i_1_n_0\ : STD_LOGIC;
  signal \^acc_last\ : STD_LOGIC;
  signal acc_last_i_1_n_0 : STD_LOGIC;
  signal acc_reg_en : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^d2_valid\ : STD_LOGIC;
  signal \gen_data_accumulator[1].acc_keep[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_data_accumulator[1].acc_keep[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_data_accumulator[1].acc_keep[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_data_accumulator[2].acc_keep[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_data_accumulator[2].acc_keep[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal r0_data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal r0_keep : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r0_last_reg_n_0 : STD_LOGIC;
  signal \r0_reg_sel[3]_i_1_n_0\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_0_[0]\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_0_[1]\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_0_[2]\ : STD_LOGIC;
  signal \^s_axis_s2mm_tready_signal\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \^state_reg[0]_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "SM_RESET:10000,SM_END:01000,SM_IDLE:00001,SM_END_TO_ACTIVE:00010,SM_ACTIVE:00100";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \state[2]_i_3\ : label is "soft_lutpair12";
begin
  D(11 downto 0) <= \^d\(11 downto 0);
  acc_last <= \^acc_last\;
  d2_valid <= \^d2_valid\;
  s_axis_s2mm_tready_signal <= \^s_axis_s2mm_tready_signal\;
  \state_reg[0]_0\ <= \^state_reg[0]_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBB"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state[0]_i_2_n_0\,
      I2 => M_VALID,
      I3 => \FSM_onehot_state_reg[2]_0\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007707"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => d2_ready,
      I2 => p_0_in1_in,
      I3 => r0_last_reg_n_0,
      I4 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[0]_i_2_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88008800FFFFF800"
    )
        port map (
      I0 => r0_last_reg_n_0,
      I1 => p_0_in1_in,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => s_axis_s2mm_tvalid_int,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => d2_ready,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state[2]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => M_VALID,
      I3 => \FSM_onehot_state_reg[2]_0\,
      I4 => \FSM_onehot_state_reg_n_0_[1]\,
      I5 => d2_ready,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515000000100000"
    )
        port map (
      I0 => p_1_in2_in,
      I1 => \r0_reg_sel_reg_n_0_[2]\,
      I2 => p_0_in1_in,
      I3 => r0_last_reg_n_0,
      I4 => s_axis_s2mm_tvalid_int,
      I5 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[2]_i_2_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5500A800"
    )
        port map (
      I0 => s_axis_s2mm_tvalid_int,
      I1 => p_1_in2_in,
      I2 => \r0_reg_sel_reg_n_0_[2]\,
      I3 => p_0_in1_in,
      I4 => r0_last_reg_n_0,
      I5 => \FSM_onehot_state[3]_i_3_n_0\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0222200002222"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => d2_ready,
      I2 => acc_reg_en(2),
      I3 => p_1_in2_in,
      I4 => s_axis_s2mm_tvalid_int,
      I5 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[3]_i_3_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      R => areset_r
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => areset_r
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => p_0_in1_in,
      R => areset_r
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => areset_r
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      S => areset_r
    );
\acc_data[95]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      O => acc_data0
    );
\acc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(0),
      Q => \acc_data_reg[95]_0\(0),
      R => '0'
    );
\acc_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(10),
      Q => \acc_data_reg[95]_0\(10),
      R => '0'
    );
\acc_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(11),
      Q => \acc_data_reg[95]_0\(11),
      R => '0'
    );
\acc_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(12),
      Q => \acc_data_reg[95]_0\(12),
      R => '0'
    );
\acc_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(13),
      Q => \acc_data_reg[95]_0\(13),
      R => '0'
    );
\acc_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(14),
      Q => \acc_data_reg[95]_0\(14),
      R => '0'
    );
\acc_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(15),
      Q => \acc_data_reg[95]_0\(15),
      R => '0'
    );
\acc_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(16),
      Q => \acc_data_reg[95]_0\(16),
      R => '0'
    );
\acc_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(17),
      Q => \acc_data_reg[95]_0\(17),
      R => '0'
    );
\acc_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(18),
      Q => \acc_data_reg[95]_0\(18),
      R => '0'
    );
\acc_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(19),
      Q => \acc_data_reg[95]_0\(19),
      R => '0'
    );
\acc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(1),
      Q => \acc_data_reg[95]_0\(1),
      R => '0'
    );
\acc_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(20),
      Q => \acc_data_reg[95]_0\(20),
      R => '0'
    );
\acc_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(21),
      Q => \acc_data_reg[95]_0\(21),
      R => '0'
    );
\acc_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(22),
      Q => \acc_data_reg[95]_0\(22),
      R => '0'
    );
\acc_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(23),
      Q => \acc_data_reg[95]_0\(23),
      R => '0'
    );
\acc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(2),
      Q => \acc_data_reg[95]_0\(2),
      R => '0'
    );
\acc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(3),
      Q => \acc_data_reg[95]_0\(3),
      R => '0'
    );
\acc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(4),
      Q => \acc_data_reg[95]_0\(4),
      R => '0'
    );
\acc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(5),
      Q => \acc_data_reg[95]_0\(5),
      R => '0'
    );
\acc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(6),
      Q => \acc_data_reg[95]_0\(6),
      R => '0'
    );
\acc_data_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(0),
      Q => \acc_data_reg[95]_0\(72),
      R => '0'
    );
\acc_data_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(1),
      Q => \acc_data_reg[95]_0\(73),
      R => '0'
    );
\acc_data_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(2),
      Q => \acc_data_reg[95]_0\(74),
      R => '0'
    );
\acc_data_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(3),
      Q => \acc_data_reg[95]_0\(75),
      R => '0'
    );
\acc_data_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(4),
      Q => \acc_data_reg[95]_0\(76),
      R => '0'
    );
\acc_data_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(5),
      Q => \acc_data_reg[95]_0\(77),
      R => '0'
    );
\acc_data_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(6),
      Q => \acc_data_reg[95]_0\(78),
      R => '0'
    );
\acc_data_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(7),
      Q => \acc_data_reg[95]_0\(79),
      R => '0'
    );
\acc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(7),
      Q => \acc_data_reg[95]_0\(7),
      R => '0'
    );
\acc_data_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(8),
      Q => \acc_data_reg[95]_0\(80),
      R => '0'
    );
\acc_data_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(9),
      Q => \acc_data_reg[95]_0\(81),
      R => '0'
    );
\acc_data_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(10),
      Q => \acc_data_reg[95]_0\(82),
      R => '0'
    );
\acc_data_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(11),
      Q => \acc_data_reg[95]_0\(83),
      R => '0'
    );
\acc_data_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(12),
      Q => \acc_data_reg[95]_0\(84),
      R => '0'
    );
\acc_data_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(13),
      Q => \acc_data_reg[95]_0\(85),
      R => '0'
    );
\acc_data_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(14),
      Q => \acc_data_reg[95]_0\(86),
      R => '0'
    );
\acc_data_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(15),
      Q => \acc_data_reg[95]_0\(87),
      R => '0'
    );
\acc_data_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(16),
      Q => \acc_data_reg[95]_0\(88),
      R => '0'
    );
\acc_data_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(17),
      Q => \acc_data_reg[95]_0\(89),
      R => '0'
    );
\acc_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(8),
      Q => \acc_data_reg[95]_0\(8),
      R => '0'
    );
\acc_data_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(18),
      Q => \acc_data_reg[95]_0\(90),
      R => '0'
    );
\acc_data_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(19),
      Q => \acc_data_reg[95]_0\(91),
      R => '0'
    );
\acc_data_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(20),
      Q => \acc_data_reg[95]_0\(92),
      R => '0'
    );
\acc_data_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(21),
      Q => \acc_data_reg[95]_0\(93),
      R => '0'
    );
\acc_data_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(22),
      Q => \acc_data_reg[95]_0\(94),
      R => '0'
    );
\acc_data_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_data0,
      D => \r0_data_reg[23]_0\(23),
      Q => \acc_data_reg[95]_0\(95),
      R => '0'
    );
\acc_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_data(9),
      Q => \acc_data_reg[95]_0\(9),
      R => '0'
    );
\acc_keep[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E200E200E2F0E2"
    )
        port map (
      I0 => \^d\(10),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \r0_keep_reg[2]_0\(1),
      I3 => p_0_in1_in,
      I4 => \r0_reg_sel_reg_n_0_[0]\,
      I5 => r0_last_reg_n_0,
      O => \acc_keep[10]_i_1_n_0\
    );
\acc_keep[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E200E200E2F0E2"
    )
        port map (
      I0 => \^d\(11),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \r0_keep_reg[2]_0\(2),
      I3 => p_0_in1_in,
      I4 => \r0_reg_sel_reg_n_0_[0]\,
      I5 => r0_last_reg_n_0,
      O => \acc_keep[11]_i_1_n_0\
    );
\acc_keep[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \r0_reg_sel_reg_n_0_[0]\,
      O => acc_reg_en(0)
    );
\acc_keep[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E200E200E2F0E2"
    )
        port map (
      I0 => \^d\(9),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \r0_keep_reg[2]_0\(0),
      I3 => p_0_in1_in,
      I4 => \r0_reg_sel_reg_n_0_[0]\,
      I5 => r0_last_reg_n_0,
      O => \acc_keep[9]_i_1_n_0\
    );
\acc_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(0),
      Q => \^d\(0),
      R => '0'
    );
\acc_keep_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \acc_keep[10]_i_1_n_0\,
      Q => \^d\(10),
      R => '0'
    );
\acc_keep_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \acc_keep[11]_i_1_n_0\,
      Q => \^d\(11),
      R => '0'
    );
\acc_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(1),
      Q => \^d\(1),
      R => '0'
    );
\acc_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(0),
      D => r0_keep(2),
      Q => \^d\(2),
      R => '0'
    );
\acc_keep_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \acc_keep[9]_i_1_n_0\,
      Q => \^d\(9),
      R => '0'
    );
acc_last_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFCCCACCCACCCA"
    )
        port map (
      I0 => M_Last,
      I1 => \^acc_last\,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_state_reg_n_0_[1]\,
      I4 => r0_last_reg_n_0,
      I5 => p_0_in1_in,
      O => acc_last_i_1_n_0
    );
acc_last_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => acc_last_i_1_n_0,
      Q => \^acc_last\,
      R => '0'
    );
\gen_data_accumulator[1].acc_data[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \r0_reg_sel_reg_n_0_[1]\,
      O => acc_reg_en(1)
    );
\gen_data_accumulator[1].acc_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(0),
      Q => \acc_data_reg[95]_0\(24),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(1),
      Q => \acc_data_reg[95]_0\(25),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(2),
      Q => \acc_data_reg[95]_0\(26),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(3),
      Q => \acc_data_reg[95]_0\(27),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(4),
      Q => \acc_data_reg[95]_0\(28),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(5),
      Q => \acc_data_reg[95]_0\(29),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(6),
      Q => \acc_data_reg[95]_0\(30),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(7),
      Q => \acc_data_reg[95]_0\(31),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(8),
      Q => \acc_data_reg[95]_0\(32),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(9),
      Q => \acc_data_reg[95]_0\(33),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(10),
      Q => \acc_data_reg[95]_0\(34),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(11),
      Q => \acc_data_reg[95]_0\(35),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(12),
      Q => \acc_data_reg[95]_0\(36),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(13),
      Q => \acc_data_reg[95]_0\(37),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(14),
      Q => \acc_data_reg[95]_0\(38),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(15),
      Q => \acc_data_reg[95]_0\(39),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(16),
      Q => \acc_data_reg[95]_0\(40),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(17),
      Q => \acc_data_reg[95]_0\(41),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(18),
      Q => \acc_data_reg[95]_0\(42),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(19),
      Q => \acc_data_reg[95]_0\(43),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(20),
      Q => \acc_data_reg[95]_0\(44),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(21),
      Q => \acc_data_reg[95]_0\(45),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(22),
      Q => \acc_data_reg[95]_0\(46),
      R => '0'
    );
\gen_data_accumulator[1].acc_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(1),
      D => r0_data(23),
      Q => \acc_data_reg[95]_0\(47),
      R => '0'
    );
\gen_data_accumulator[1].acc_keep[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => r0_keep(0),
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[1]\,
      I3 => \^d\(3),
      O => \gen_data_accumulator[1].acc_keep[3]_i_1_n_0\
    );
\gen_data_accumulator[1].acc_keep[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => r0_keep(1),
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[1]\,
      I3 => \^d\(4),
      O => \gen_data_accumulator[1].acc_keep[4]_i_1_n_0\
    );
\gen_data_accumulator[1].acc_keep[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => r0_keep(2),
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[1]\,
      I3 => \^d\(5),
      O => \gen_data_accumulator[1].acc_keep[5]_i_1_n_0\
    );
\gen_data_accumulator[1].acc_keep_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \gen_data_accumulator[1].acc_keep[3]_i_1_n_0\,
      Q => \^d\(3),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \gen_data_accumulator[1].acc_keep[4]_i_1_n_0\,
      Q => \^d\(4),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[1].acc_keep_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \gen_data_accumulator[1].acc_keep[5]_i_1_n_0\,
      Q => \^d\(5),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[2].acc_data[71]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \r0_reg_sel_reg_n_0_[2]\,
      O => acc_reg_en(2)
    );
\gen_data_accumulator[2].acc_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(0),
      Q => \acc_data_reg[95]_0\(48),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(1),
      Q => \acc_data_reg[95]_0\(49),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(2),
      Q => \acc_data_reg[95]_0\(50),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(3),
      Q => \acc_data_reg[95]_0\(51),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(4),
      Q => \acc_data_reg[95]_0\(52),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(5),
      Q => \acc_data_reg[95]_0\(53),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(6),
      Q => \acc_data_reg[95]_0\(54),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(7),
      Q => \acc_data_reg[95]_0\(55),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(8),
      Q => \acc_data_reg[95]_0\(56),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(9),
      Q => \acc_data_reg[95]_0\(57),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(10),
      Q => \acc_data_reg[95]_0\(58),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(11),
      Q => \acc_data_reg[95]_0\(59),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(12),
      Q => \acc_data_reg[95]_0\(60),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(13),
      Q => \acc_data_reg[95]_0\(61),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(14),
      Q => \acc_data_reg[95]_0\(62),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(15),
      Q => \acc_data_reg[95]_0\(63),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(16),
      Q => \acc_data_reg[95]_0\(64),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(17),
      Q => \acc_data_reg[95]_0\(65),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(18),
      Q => \acc_data_reg[95]_0\(66),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(19),
      Q => \acc_data_reg[95]_0\(67),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(20),
      Q => \acc_data_reg[95]_0\(68),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(21),
      Q => \acc_data_reg[95]_0\(69),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(22),
      Q => \acc_data_reg[95]_0\(70),
      R => '0'
    );
\gen_data_accumulator[2].acc_data_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => acc_reg_en(2),
      D => r0_data(23),
      Q => \acc_data_reg[95]_0\(71),
      R => '0'
    );
\gen_data_accumulator[2].acc_keep[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => r0_keep(0),
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[2]\,
      I3 => \^d\(6),
      O => \gen_data_accumulator[2].acc_keep[6]_i_1_n_0\
    );
\gen_data_accumulator[2].acc_keep[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => r0_keep(1),
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[2]\,
      I3 => \^d\(7),
      O => \gen_data_accumulator[2].acc_keep[7]_i_1_n_0\
    );
\gen_data_accumulator[2].acc_keep[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => r0_keep(2),
      I1 => p_0_in1_in,
      I2 => \r0_reg_sel_reg_n_0_[2]\,
      I3 => \^d\(8),
      O => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\
    );
\gen_data_accumulator[2].acc_keep_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \gen_data_accumulator[2].acc_keep[6]_i_1_n_0\,
      Q => \^d\(6),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[2].acc_keep_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \gen_data_accumulator[2].acc_keep[7]_i_1_n_0\,
      Q => \^d\(7),
      R => acc_reg_en(0)
    );
\gen_data_accumulator[2].acc_keep_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \gen_data_accumulator[2].acc_keep[8]_i_1_n_0\,
      Q => \^d\(8),
      R => acc_reg_en(0)
    );
\r0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(0),
      Q => r0_data(0),
      R => '0'
    );
\r0_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(10),
      Q => r0_data(10),
      R => '0'
    );
\r0_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(11),
      Q => r0_data(11),
      R => '0'
    );
\r0_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(12),
      Q => r0_data(12),
      R => '0'
    );
\r0_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(13),
      Q => r0_data(13),
      R => '0'
    );
\r0_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(14),
      Q => r0_data(14),
      R => '0'
    );
\r0_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(15),
      Q => r0_data(15),
      R => '0'
    );
\r0_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(16),
      Q => r0_data(16),
      R => '0'
    );
\r0_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(17),
      Q => r0_data(17),
      R => '0'
    );
\r0_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(18),
      Q => r0_data(18),
      R => '0'
    );
\r0_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(19),
      Q => r0_data(19),
      R => '0'
    );
\r0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(1),
      Q => r0_data(1),
      R => '0'
    );
\r0_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(20),
      Q => r0_data(20),
      R => '0'
    );
\r0_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(21),
      Q => r0_data(21),
      R => '0'
    );
\r0_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(22),
      Q => r0_data(22),
      R => '0'
    );
\r0_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(23),
      Q => r0_data(23),
      R => '0'
    );
\r0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(2),
      Q => r0_data(2),
      R => '0'
    );
\r0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(3),
      Q => r0_data(3),
      R => '0'
    );
\r0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(4),
      Q => r0_data(4),
      R => '0'
    );
\r0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(5),
      Q => r0_data(5),
      R => '0'
    );
\r0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(6),
      Q => r0_data(6),
      R => '0'
    );
\r0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(7),
      Q => r0_data(7),
      R => '0'
    );
\r0_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(8),
      Q => r0_data(8),
      R => '0'
    );
\r0_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_data_reg[23]_0\(9),
      Q => r0_data(9),
      R => '0'
    );
\r0_keep_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_keep_reg[2]_0\(0),
      Q => r0_keep(0),
      R => '0'
    );
\r0_keep_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_keep_reg[2]_0\(1),
      Q => r0_keep(1),
      R => '0'
    );
\r0_keep_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => \r0_keep_reg[2]_0\(2),
      Q => r0_keep(2),
      R => '0'
    );
r0_last_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \^state_reg[0]_0\,
      D => M_Last,
      Q => r0_last_reg_n_0,
      R => '0'
    );
\r0_reg_sel[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => areset_r,
      I1 => \^d2_valid\,
      I2 => d2_ready,
      O => \r0_reg_sel[3]_i_1_n_0\
    );
\r0_reg_sel_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axis_s2mm_aclk,
      CE => p_0_in1_in,
      D => '0',
      Q => \r0_reg_sel_reg_n_0_[0]\,
      S => \r0_reg_sel[3]_i_1_n_0\
    );
\r0_reg_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => p_0_in1_in,
      D => \r0_reg_sel_reg_n_0_[0]\,
      Q => \r0_reg_sel_reg_n_0_[1]\,
      R => \r0_reg_sel[3]_i_1_n_0\
    );
\r0_reg_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => p_0_in1_in,
      D => \r0_reg_sel_reg_n_0_[1]\,
      Q => \r0_reg_sel_reg_n_0_[2]\,
      R => \r0_reg_sel[3]_i_1_n_0\
    );
\r0_reg_sel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => p_0_in1_in,
      D => \r0_reg_sel_reg_n_0_[2]\,
      Q => p_1_in2_in,
      R => \r0_reg_sel[3]_i_1_n_0\
    );
\sig_last_reg_out_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_s2mm_tready_signal\,
      I1 => \out\,
      O => sig_m_valid_dup_reg(0)
    );
sig_last_reg_out_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]_0\,
      I1 => \^state_reg[0]_0\,
      I2 => s2mm_dummy_tready_fsync_src_sel_10,
      O => \^s_axis_s2mm_tready_signal\
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E3EFFFEFEFEFFFEF"
    )
        port map (
      I0 => d2_ready,
      I1 => \state_reg_n_0_[2]\,
      I2 => \^d2_valid\,
      I3 => \^state_reg[0]_0\,
      I4 => s_axis_s2mm_tvalid_int,
      I5 => r0_last_reg_n_0,
      O => state(0)
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C505C000C505C"
    )
        port map (
      I0 => d2_ready,
      I1 => \^state_reg[0]_0\,
      I2 => \^d2_valid\,
      I3 => \state[1]_i_2_n_0\,
      I4 => \state_reg_n_0_[2]\,
      I5 => r0_last_reg_n_0,
      O => state(1)
    );
\state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07FFFFFF"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \r0_reg_sel_reg_n_0_[2]\,
      I2 => p_1_in2_in,
      I3 => \FSM_onehot_state_reg[2]_0\,
      I4 => M_VALID,
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030AAFA0000AAAA"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => r0_last_reg_n_0,
      I2 => \^state_reg[0]_0\,
      I3 => \^d2_valid\,
      I4 => \state_reg_n_0_[2]\,
      I5 => \state[2]_i_3_n_0\,
      O => state(2)
    );
\state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008888"
    )
        port map (
      I0 => \^d2_valid\,
      I1 => d2_ready,
      I2 => M_VALID,
      I3 => \FSM_onehot_state_reg[2]_0\,
      I4 => \^state_reg[0]_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000000"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => \r0_reg_sel_reg_n_0_[2]\,
      I2 => p_1_in2_in,
      I3 => \FSM_onehot_state_reg[2]_0\,
      I4 => M_VALID,
      O => \state[2]_i_3_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => state(0),
      Q => \^state_reg[0]_0\,
      R => areset_r
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => state(1),
      Q => \^d2_valid\,
      R => areset_r
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => state(2),
      Q => \state_reg_n_0_[2]\,
      R => areset_r
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_vregister is
  port (
    zero_vsize_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    zero_hsize_err0 : out STD_LOGIC;
    \hsize_vid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hsize_vid_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \stride_vid_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stride_vid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stride_vid_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stride_vid_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    zero_hsize_err_reg : in STD_LOGIC;
    \stride_vid_reg[0]_0\ : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    s2mm_sts_wdata : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \VFLIP_DISABLE.dm_address_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vsize_vid_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \hsize_vid_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \stride_vid_reg[15]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_vregister : entity is "axi_vdma_vregister";
end system_axi_vdma_1_0_axi_vdma_vregister;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_vregister is
  signal C : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_1\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_2\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_3\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_1\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_2\ : STD_LOGIC;
  signal \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^hsize_vid_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^stride_vid_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal video_reg_update : STD_LOGIC;
  signal zero_hsize_err_i_2_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_3_n_0 : STD_LOGIC;
  signal zero_hsize_err_i_4_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_2_n_0 : STD_LOGIC;
  signal zero_vsize_err_i_3_n_0 : STD_LOGIC;
  signal \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(12 downto 0) <= \^q\(12 downto 0);
  \hsize_vid_reg[15]_0\(15 downto 0) <= \^hsize_vid_reg[15]_0\(15 downto 0);
  \stride_vid_reg[15]_0\(15 downto 0) <= \^stride_vid_reg[15]_0\(15 downto 0);
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(0),
      Q => C(0),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(10),
      Q => C(10),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(11),
      Q => C(11),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(12),
      Q => C(12),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(13),
      Q => C(13),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(14),
      Q => C(14),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(15),
      Q => C(15),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(16),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(0),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(17),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(1),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(18),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(2),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(19),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(3),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(1),
      Q => C(1),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(20),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(4),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(21),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(5),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(22),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(6),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(23),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(7),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(24),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(8),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(25),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(9),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(26),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(10),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(27),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(11),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(28),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(12),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(29),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(13),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(2),
      Q => C(2),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(30),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(14),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(31),
      Q => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(15),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(3),
      Q => C(3),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(4),
      Q => C(4),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(5),
      Q => C(5),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(6),
      Q => C(6),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(7),
      Q => C(7),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(8),
      Q => C(8),
      R => SR(0)
    );
\GEN_START_ADDR_REG[0].start_address_vid_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(9),
      Q => C(9),
      R => SR(0)
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(14),
      I1 => s2mm_sts_wdata(14),
      I2 => \^hsize_vid_reg[15]_0\(13),
      I3 => s2mm_sts_wdata(13),
      I4 => s2mm_sts_wdata(12),
      I5 => \^hsize_vid_reg[15]_0\(12),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(11),
      I1 => s2mm_sts_wdata(11),
      I2 => \^hsize_vid_reg[15]_0\(10),
      I3 => s2mm_sts_wdata(10),
      I4 => s2mm_sts_wdata(9),
      I5 => \^hsize_vid_reg[15]_0\(9),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(8),
      I1 => s2mm_sts_wdata(8),
      I2 => \^hsize_vid_reg[15]_0\(7),
      I3 => s2mm_sts_wdata(7),
      I4 => s2mm_sts_wdata(6),
      I5 => \^hsize_vid_reg[15]_0\(6),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(5),
      I1 => s2mm_sts_wdata(5),
      I2 => \^hsize_vid_reg[15]_0\(4),
      I3 => s2mm_sts_wdata(4),
      I4 => s2mm_sts_wdata(3),
      I5 => \^hsize_vid_reg[15]_0\(3),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(2),
      I1 => s2mm_sts_wdata(2),
      I2 => \^hsize_vid_reg[15]_0\(1),
      I3 => s2mm_sts_wdata(1),
      I4 => s2mm_sts_wdata(0),
      I5 => \^hsize_vid_reg[15]_0\(0),
      O => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0\,
      CO(3 downto 2) => \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \hsize_vid_reg[15]_1\(0),
      CO(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0),
      S(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_5_n_0\
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_0\,
      CO(2) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_1\,
      CO(1) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_2\,
      CO(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_GEN_STS_GRTR_THAN_8.ovrflo_err_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_6_n_0\,
      S(2) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_7_n_0\,
      S(1) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_8_n_0\,
      S(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_i_9_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(14),
      I1 => s2mm_sts_wdata(14),
      I2 => \^hsize_vid_reg[15]_0\(13),
      I3 => s2mm_sts_wdata(13),
      I4 => s2mm_sts_wdata(12),
      I5 => \^hsize_vid_reg[15]_0\(12),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(11),
      I1 => s2mm_sts_wdata(11),
      I2 => \^hsize_vid_reg[15]_0\(10),
      I3 => s2mm_sts_wdata(10),
      I4 => s2mm_sts_wdata(9),
      I5 => \^hsize_vid_reg[15]_0\(9),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(8),
      I1 => s2mm_sts_wdata(8),
      I2 => \^hsize_vid_reg[15]_0\(7),
      I3 => s2mm_sts_wdata(7),
      I4 => s2mm_sts_wdata(6),
      I5 => \^hsize_vid_reg[15]_0\(6),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(5),
      I1 => s2mm_sts_wdata(5),
      I2 => \^hsize_vid_reg[15]_0\(4),
      I3 => s2mm_sts_wdata(4),
      I4 => s2mm_sts_wdata(3),
      I5 => \^hsize_vid_reg[15]_0\(3),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(2),
      I1 => s2mm_sts_wdata(2),
      I2 => \^hsize_vid_reg[15]_0\(1),
      I3 => s2mm_sts_wdata(1),
      I4 => s2mm_sts_wdata(0),
      I5 => \^hsize_vid_reg[15]_0\(0),
      O => \GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0\,
      CO(3 downto 2) => \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => S(0),
      S(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_5_n_0\
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_0\,
      CO(2) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_1\,
      CO(1) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_2\,
      CO(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_6_n_0\,
      S(2) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_7_n_0\,
      S(1) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_8_n_0\,
      S(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_i_9_n_0\
    );
\VFLIP_DISABLE.dm_address[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^stride_vid_reg[15]_0\(0),
      I1 => C(0),
      I2 => zero_hsize_err_reg,
      I3 => \VFLIP_DISABLE.dm_address_reg[15]\(0),
      O => \stride_vid_reg[3]_0\(0)
    );
\VFLIP_DISABLE.dm_address[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^stride_vid_reg[15]_0\(3),
      I1 => C(3),
      I2 => zero_hsize_err_reg,
      I3 => \VFLIP_DISABLE.dm_address_reg[15]\(3),
      O => \stride_vid_reg[3]_0\(3)
    );
\VFLIP_DISABLE.dm_address[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^stride_vid_reg[15]_0\(2),
      I1 => C(2),
      I2 => zero_hsize_err_reg,
      I3 => \VFLIP_DISABLE.dm_address_reg[15]\(2),
      O => \stride_vid_reg[3]_0\(2)
    );
\VFLIP_DISABLE.dm_address[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^stride_vid_reg[15]_0\(1),
      I1 => C(1),
      I2 => zero_hsize_err_reg,
      I3 => \VFLIP_DISABLE.dm_address_reg[15]\(1),
      O => \stride_vid_reg[3]_0\(1)
    );
\VFLIP_DISABLE.dm_address[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^stride_vid_reg[15]_0\(15),
      I1 => C(15),
      I2 => zero_hsize_err_reg,
      I3 => \VFLIP_DISABLE.dm_address_reg[15]\(15),
      O => \stride_vid_reg[15]_1\(3)
    );
\VFLIP_DISABLE.dm_address[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^stride_vid_reg[15]_0\(14),
      I1 => C(14),
      I2 => zero_hsize_err_reg,
      I3 => \VFLIP_DISABLE.dm_address_reg[15]\(14),
      O => \stride_vid_reg[15]_1\(2)
    );
\VFLIP_DISABLE.dm_address[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^stride_vid_reg[15]_0\(13),
      I1 => C(13),
      I2 => zero_hsize_err_reg,
      I3 => \VFLIP_DISABLE.dm_address_reg[15]\(13),
      O => \stride_vid_reg[15]_1\(1)
    );
\VFLIP_DISABLE.dm_address[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^stride_vid_reg[15]_0\(12),
      I1 => C(12),
      I2 => zero_hsize_err_reg,
      I3 => \VFLIP_DISABLE.dm_address_reg[15]\(12),
      O => \stride_vid_reg[15]_1\(0)
    );
\VFLIP_DISABLE.dm_address[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^stride_vid_reg[15]_0\(7),
      I1 => C(7),
      I2 => zero_hsize_err_reg,
      I3 => \VFLIP_DISABLE.dm_address_reg[15]\(7),
      O => \stride_vid_reg[7]_0\(3)
    );
\VFLIP_DISABLE.dm_address[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^stride_vid_reg[15]_0\(6),
      I1 => C(6),
      I2 => zero_hsize_err_reg,
      I3 => \VFLIP_DISABLE.dm_address_reg[15]\(6),
      O => \stride_vid_reg[7]_0\(2)
    );
\VFLIP_DISABLE.dm_address[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^stride_vid_reg[15]_0\(5),
      I1 => C(5),
      I2 => zero_hsize_err_reg,
      I3 => \VFLIP_DISABLE.dm_address_reg[15]\(5),
      O => \stride_vid_reg[7]_0\(1)
    );
\VFLIP_DISABLE.dm_address[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^stride_vid_reg[15]_0\(4),
      I1 => C(4),
      I2 => zero_hsize_err_reg,
      I3 => \VFLIP_DISABLE.dm_address_reg[15]\(4),
      O => \stride_vid_reg[7]_0\(0)
    );
\VFLIP_DISABLE.dm_address[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^stride_vid_reg[15]_0\(11),
      I1 => C(11),
      I2 => zero_hsize_err_reg,
      I3 => \VFLIP_DISABLE.dm_address_reg[15]\(11),
      O => \stride_vid_reg[11]_0\(3)
    );
\VFLIP_DISABLE.dm_address[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^stride_vid_reg[15]_0\(10),
      I1 => C(10),
      I2 => zero_hsize_err_reg,
      I3 => \VFLIP_DISABLE.dm_address_reg[15]\(10),
      O => \stride_vid_reg[11]_0\(2)
    );
\VFLIP_DISABLE.dm_address[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^stride_vid_reg[15]_0\(9),
      I1 => C(9),
      I2 => zero_hsize_err_reg,
      I3 => \VFLIP_DISABLE.dm_address_reg[15]\(9),
      O => \stride_vid_reg[11]_0\(1)
    );
\VFLIP_DISABLE.dm_address[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5CAC"
    )
        port map (
      I0 => \^stride_vid_reg[15]_0\(8),
      I1 => C(8),
      I2 => zero_hsize_err_reg,
      I3 => \VFLIP_DISABLE.dm_address_reg[15]\(8),
      O => \stride_vid_reg[11]_0\(0)
    );
\hsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_2\(0),
      Q => \^hsize_vid_reg[15]_0\(0),
      R => SR(0)
    );
\hsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_2\(10),
      Q => \^hsize_vid_reg[15]_0\(10),
      R => SR(0)
    );
\hsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_2\(11),
      Q => \^hsize_vid_reg[15]_0\(11),
      R => SR(0)
    );
\hsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_2\(12),
      Q => \^hsize_vid_reg[15]_0\(12),
      R => SR(0)
    );
\hsize_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_2\(13),
      Q => \^hsize_vid_reg[15]_0\(13),
      R => SR(0)
    );
\hsize_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_2\(14),
      Q => \^hsize_vid_reg[15]_0\(14),
      R => SR(0)
    );
\hsize_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_2\(15),
      Q => \^hsize_vid_reg[15]_0\(15),
      R => SR(0)
    );
\hsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_2\(1),
      Q => \^hsize_vid_reg[15]_0\(1),
      R => SR(0)
    );
\hsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_2\(2),
      Q => \^hsize_vid_reg[15]_0\(2),
      R => SR(0)
    );
\hsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_2\(3),
      Q => \^hsize_vid_reg[15]_0\(3),
      R => SR(0)
    );
\hsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_2\(4),
      Q => \^hsize_vid_reg[15]_0\(4),
      R => SR(0)
    );
\hsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_2\(5),
      Q => \^hsize_vid_reg[15]_0\(5),
      R => SR(0)
    );
\hsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_2\(6),
      Q => \^hsize_vid_reg[15]_0\(6),
      R => SR(0)
    );
\hsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_2\(7),
      Q => \^hsize_vid_reg[15]_0\(7),
      R => SR(0)
    );
\hsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_2\(8),
      Q => \^hsize_vid_reg[15]_0\(8),
      R => SR(0)
    );
\hsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \hsize_vid_reg[15]_2\(9),
      Q => \^hsize_vid_reg[15]_0\(9),
      R => SR(0)
    );
\stride_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_2\(0),
      Q => \^stride_vid_reg[15]_0\(0),
      R => SR(0)
    );
\stride_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_2\(10),
      Q => \^stride_vid_reg[15]_0\(10),
      R => SR(0)
    );
\stride_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_2\(11),
      Q => \^stride_vid_reg[15]_0\(11),
      R => SR(0)
    );
\stride_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_2\(12),
      Q => \^stride_vid_reg[15]_0\(12),
      R => SR(0)
    );
\stride_vid_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_2\(13),
      Q => \^stride_vid_reg[15]_0\(13),
      R => SR(0)
    );
\stride_vid_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_2\(14),
      Q => \^stride_vid_reg[15]_0\(14),
      R => SR(0)
    );
\stride_vid_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_2\(15),
      Q => \^stride_vid_reg[15]_0\(15),
      R => SR(0)
    );
\stride_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_2\(1),
      Q => \^stride_vid_reg[15]_0\(1),
      R => SR(0)
    );
\stride_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_2\(2),
      Q => \^stride_vid_reg[15]_0\(2),
      R => SR(0)
    );
\stride_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_2\(3),
      Q => \^stride_vid_reg[15]_0\(3),
      R => SR(0)
    );
\stride_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_2\(4),
      Q => \^stride_vid_reg[15]_0\(4),
      R => SR(0)
    );
\stride_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_2\(5),
      Q => \^stride_vid_reg[15]_0\(5),
      R => SR(0)
    );
\stride_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_2\(6),
      Q => \^stride_vid_reg[15]_0\(6),
      R => SR(0)
    );
\stride_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_2\(7),
      Q => \^stride_vid_reg[15]_0\(7),
      R => SR(0)
    );
\stride_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_2\(8),
      Q => \^stride_vid_reg[15]_0\(8),
      R => SR(0)
    );
\stride_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \stride_vid_reg[15]_2\(9),
      Q => \^stride_vid_reg[15]_0\(9),
      R => SR(0)
    );
\vsize_vid[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => \stride_vid_reg[0]_0\,
      I1 => prmtr_update_complete,
      I2 => p_17_out,
      O => video_reg_update
    );
\vsize_vid_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\vsize_vid_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(10),
      Q => \^q\(10),
      R => SR(0)
    );
\vsize_vid_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(11),
      Q => \^q\(11),
      R => SR(0)
    );
\vsize_vid_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(12),
      Q => \^q\(12),
      R => SR(0)
    );
\vsize_vid_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\vsize_vid_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\vsize_vid_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\vsize_vid_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\vsize_vid_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\vsize_vid_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\vsize_vid_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\vsize_vid_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\vsize_vid_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => video_reg_update,
      D => \vsize_vid_reg[12]_0\(9),
      Q => \^q\(9),
      R => SR(0)
    );
zero_hsize_err_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => zero_hsize_err_reg,
      I1 => zero_hsize_err_i_2_n_0,
      I2 => zero_hsize_err_i_3_n_0,
      O => zero_hsize_err0
    );
zero_hsize_err_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(2),
      I1 => \^hsize_vid_reg[15]_0\(3),
      I2 => \^hsize_vid_reg[15]_0\(0),
      I3 => \^hsize_vid_reg[15]_0\(1),
      I4 => zero_hsize_err_i_4_n_0,
      O => zero_hsize_err_i_2_n_0
    );
zero_hsize_err_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(12),
      I1 => \^hsize_vid_reg[15]_0\(13),
      I2 => \^hsize_vid_reg[15]_0\(10),
      I3 => \^hsize_vid_reg[15]_0\(11),
      I4 => \^hsize_vid_reg[15]_0\(15),
      I5 => \^hsize_vid_reg[15]_0\(14),
      O => zero_hsize_err_i_3_n_0
    );
zero_hsize_err_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^hsize_vid_reg[15]_0\(6),
      I1 => \^hsize_vid_reg[15]_0\(7),
      I2 => \^hsize_vid_reg[15]_0\(4),
      I3 => \^hsize_vid_reg[15]_0\(5),
      I4 => \^hsize_vid_reg[15]_0\(9),
      I5 => \^hsize_vid_reg[15]_0\(8),
      O => zero_hsize_err_i_4_n_0
    );
zero_vsize_err_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => zero_vsize_err_i_2_n_0,
      I1 => zero_vsize_err_i_3_n_0,
      I2 => \^q\(0),
      I3 => zero_hsize_err_reg,
      O => zero_vsize_err0
    );
zero_vsize_err_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(6),
      I5 => \^q\(5),
      O => zero_vsize_err_i_2_n_0
    );
zero_vsize_err_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      I2 => \^q\(7),
      I3 => \^q\(8),
      I4 => \^q\(12),
      I5 => \^q\(11),
      O => zero_vsize_err_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_cdc_sync is
  port (
    p_1_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    p_3_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_cdc_sync : entity is "cdc_sync";
end system_axi_vdma_1_0_cdc_sync;

architecture STRUCTURE of system_axi_vdma_1_0_cdc_sync is
  signal \^p_1_out\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_1_out <= \^p_1_out\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_1_out\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => scndry_out,
      I2 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\,
      I3 => prmry_min_assert_sftrst,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_1_out\,
      I1 => p_3_out,
      O => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_cdc_sync_2 is
  port (
    p_3_out : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    axis_min_assert_sftrst : in STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg_0\ : in STD_LOGIC;
    p_1_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_cdc_sync_2 : entity is "cdc_sync";
end system_axi_vdma_1_0_cdc_sync_2;

architecture STRUCTURE of system_axi_vdma_1_0_cdc_sync_2 is
  signal \^p_3_out\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_3_out <= \^p_3_out\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_3_out\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => s_soft_reset_i_d1,
      I2 => s_soft_reset_i,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => axis_min_assert_sftrst,
      I1 => \^p_3_out\,
      I2 => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg_0\,
      I3 => p_1_out,
      O => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_cdc_sync_3 is
  port (
    p_4_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    p_6_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_cdc_sync_3 : entity is "cdc_sync";
end system_axi_vdma_1_0_cdc_sync_3;

architecture STRUCTURE of system_axi_vdma_1_0_cdc_sync_3 is
  signal \^p_4_out\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_4_out <= \^p_4_out\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_4_out\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => scndry_out,
      I2 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\,
      I3 => prmry_min_assert_sftrst,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_4_out\,
      I1 => p_6_out,
      O => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_cdc_sync_6 is
  port (
    p_6_out : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    lite_min_assert_sftrst : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    p_4_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_cdc_sync_6 : entity is "cdc_sync";
end system_axi_vdma_1_0_cdc_sync_6;

architecture STRUCTURE of system_axi_vdma_1_0_cdc_sync_6 is
  signal \^p_6_out\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_6_out <= \^p_6_out\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_6_out\,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => s_soft_reset_i_d1,
      I2 => s_soft_reset_i,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => '0'
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => lite_min_assert_sftrst,
      I1 => \^p_6_out\,
      I2 => p_8_out,
      I3 => p_4_out,
      O => \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized0\ is
  port (
    scndry_out : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized0\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized0\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized0_1\ is
  port (
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_soft_reset_i_reg : out STD_LOGIC;
    min_assert_sftrst : in STD_LOGIC;
    prmry_min_assert_sftrst : in STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ : in STD_LOGIC;
    s_soft_reset_i_d1 : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    axis_min_assert_sftrst : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized0_1\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized0_1\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized0_1\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => axis_min_assert_sftrst,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8FFFFAAA8AAA8"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => \^scndry_out\,
      I2 => prmry_min_assert_sftrst,
      I3 => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\,
      I4 => s_soft_reset_i_d1,
      I5 => s_soft_reset_i,
      O => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFFF2F2F2F2"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => s_soft_reset_i_d1,
      I2 => p_11_out,
      I3 => \^scndry_out\,
      I4 => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\,
      I5 => prmry_min_assert_sftrst,
      O => s_soft_reset_i_reg
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\,
      I2 => prmry_min_assert_sftrst,
      I3 => s_soft_reset_i_d1,
      I4 => s_soft_reset_i,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized0_4\ is
  port (
    scndry_out : out STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized0_4\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized0_4\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized0_4\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized0_5\ is
  port (
    scndry_out : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    lite_min_assert_sftrst : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized0_5\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized0_5\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized0_5\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => lite_min_assert_sftrst,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized0_7\ is
  port (
    scndry_out : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized0_7\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized0_7\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized0_7\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => scndry_out,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized0_8\ is
  port (
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : out STD_LOGIC;
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    prmry_reset2 : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    halt_i_reg : out STD_LOGIC;
    reset_counts_reg : out STD_LOGIC;
    min_assert_sftrst : in STD_LOGIC;
    s_soft_reset_i : in STD_LOGIC;
    halt_i_reg_0 : in STD_LOGIC;
    p_73_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    stop : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    assert_sftrst_d1 : in STD_LOGIC;
    halt_i_reg_1 : in STD_LOGIC;
    halt_i0 : in STD_LOGIC;
    reset_counts : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized0_8\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized0_8\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized0_8\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal \^prmry_in\ : STD_LOGIC;
  signal s2mm_hrd_resetn : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of sig_s2mm_dm_prmry_resetn_inferred_i_1 : label is "soft_lutpair200";
begin
  prmry_in <= \^prmry_in\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s2mm_hrd_resetn,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => s_soft_reset_i,
      I1 => s2mm_hrd_resetn,
      I2 => min_assert_sftrst,
      O => \^prmry_in\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s2mm_hrd_resetn,
      O => prmry_reset2
    );
\I_DMA_REGISTER/reset_counts_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AE000000AE00"
    )
        port map (
      I0 => reset_counts,
      I1 => p_79_out,
      I2 => \out\,
      I3 => s2mm_hrd_resetn,
      I4 => assert_sftrst_d1,
      I5 => min_assert_sftrst,
      O => reset_counts_reg
    );
\dmacr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA00EA000000EA00"
    )
        port map (
      I0 => p_79_out,
      I1 => s2mm_axi2ip_wrce(0),
      I2 => D(0),
      I3 => s2mm_hrd_resetn,
      I4 => assert_sftrst_d1,
      I5 => min_assert_sftrst,
      O => \dmacr_i_reg[2]\
    );
halt_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0888"
    )
        port map (
      I0 => \^prmry_in\,
      I1 => halt_i_reg_1,
      I2 => halt_i_reg_0,
      I3 => p_73_out(0),
      I4 => halt_i0,
      O => halt_i_reg
    );
run_stop_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => p_73_out(0),
      I1 => s_soft_reset_i,
      I2 => s2mm_hrd_resetn,
      I3 => min_assert_sftrst,
      I4 => stop,
      I5 => p_79_out,
      O => \dmacr_i_reg[0]\
    );
sig_s2mm_dm_prmry_resetn_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => min_assert_sftrst,
      I1 => s2mm_hrd_resetn,
      I2 => s_soft_reset_i,
      I3 => halt_i_reg_0,
      O => \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized1\ is
  port (
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    d_tready_before_fsync_clr_flag1 : in STD_LOGIC;
    s2mm_axis_resetn : in STD_LOGIC;
    s2mm_dmasr_halted_s : in STD_LOGIC;
    p_68_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized1\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized1\ is
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s2mm_prmtr_updt_complete_s : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => s2mm_prmtr_updt_complete_s,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => p_68_out,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => prmry_reset2
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => s2mm_prmtr_updt_complete_s,
      I1 => d_tready_before_fsync_clr_flag1,
      I2 => s2mm_axis_resetn,
      I3 => s2mm_dmasr_halted_s,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized1_21\ is
  port (
    p_17_out : out STD_LOGIC;
    p_48_out : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_49_out : in STD_LOGIC;
    s_fsync_d1 : in STD_LOGIC;
    s_fsync_d2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized1_21\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized1_21\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized1_21\ is
  signal \^p_17_out\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_17_out <= \^p_17_out\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_17_out\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => s_fsync_d1,
      I2 => s_fsync_d2,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => SR(0)
    );
\MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^p_17_out\,
      I1 => p_49_out,
      O => p_48_out
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized1_22\ is
  port (
    p_16_out : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized1_22\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized1_22\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized1_22\ is
  signal \^p_16_out\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_16_out <= \^p_16_out\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^p_16_out\,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => p_23_out,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => prmry_reset2
    );
\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_16_out\,
      I1 => \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg\,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized1_23\ is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    prmry_in_xored : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized1_23\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized1_23\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized1_23\ is
  signal \^p_in_d1_cdc_from\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  p_in_d1_cdc_from <= \^p_in_d1_cdc_from\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => p_18_out,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^p_in_d1_cdc_from\,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => \^p_in_d1_cdc_from\,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => SR(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized1_24\ is
  port (
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized1_24\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized1_24\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized1_24\ is
  signal \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\ : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
begin
  \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ <= \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\;
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => p_16_out,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\(0),
      I1 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I2 => Q(0),
      O => D(0)
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized1_36\ is
  port (
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ : out STD_LOGIC;
    halt_i0 : out STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\ : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1\ : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_dmacntrl_cs_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_dmacntrl_cs_reg[0]\ : out STD_LOGIC;
    write_cmnd_cmb : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\ : out STD_LOGIC;
    \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg\ : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stride_vid_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stride_vid_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stride_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    prmry_resetn_i_reg : out STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[0]_0\ : out STD_LOGIC;
    \dmacr_i_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[0]_1\ : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    stop : in STD_LOGIC;
    run_stop_d1 : in STD_LOGIC;
    p_73_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fsize_mismatch_err_flag_int : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : in STD_LOGIC;
    ch2_irqthresh_decr_mask_sig : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[0]_3\ : in STD_LOGIC;
    dmacntrl_cs : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_dmacntrl_cs_reg[2]_0\ : in STD_LOGIC;
    \vert_count_reg[0]\ : in STD_LOGIC;
    frame_sync_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vert_count_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    minusOp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \VFLIP_DISABLE.dm_address_reg\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[31]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dma_err : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\ : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    flag_to_repeat_after_fsize_less_err : in STD_LOGIC;
    s2mm_fsync_out_m_d1 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ : in STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized1_36\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized1_36\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized1_36\ is
  signal \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_dmacntrl_cs_reg[0]\ : STD_LOGIC;
  signal \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[0]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[0]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[0]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[0]_i_6_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[12]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[12]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[12]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[12]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[16]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[16]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[16]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[16]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[20]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[20]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[20]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[20]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[24]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[24]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[24]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[24]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[28]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[28]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[28]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[28]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[4]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[4]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[4]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[4]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[8]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[8]_i_3_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[8]_i_4_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address[8]_i_5_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \^dmacr_i_reg[0]\ : STD_LOGIC;
  signal p_39_out : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  signal \^write_cmnd_cmb\ : STD_LOGIC;
  signal \NLW_VFLIP_DISABLE.dm_address_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[1]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[1]_i_4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[2]_i_9\ : label is "soft_lutpair15";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1\ : label is "soft_lutpair14";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \VFLIP_DISABLE.dm_address_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \VFLIP_DISABLE.dm_address_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \VFLIP_DISABLE.dm_address_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \VFLIP_DISABLE.dm_address_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \VFLIP_DISABLE.dm_address_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \VFLIP_DISABLE.dm_address_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \VFLIP_DISABLE.dm_address_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \VFLIP_DISABLE.dm_address_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \vert_count[0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \vert_count[10]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \vert_count[11]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \vert_count[12]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \vert_count[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \vert_count[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \vert_count[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \vert_count[5]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \vert_count[6]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \vert_count[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \vert_count[8]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \vert_count[9]_i_1\ : label is "soft_lutpair17";
begin
  \FSM_sequential_dmacntrl_cs_reg[0]\ <= \^fsm_sequential_dmacntrl_cs_reg[0]\;
  \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ <= \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\;
  \dmacr_i_reg[0]\ <= \^dmacr_i_reg[0]\;
  write_cmnd_cmb <= \^write_cmnd_cmb\;
\FSM_sequential_dmacntrl_cs[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\,
      I1 => \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\,
      I2 => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\,
      I3 => dmacntrl_cs(0),
      O => \FSM_sequential_dmacntrl_cs_reg[0]_1\
    );
\FSM_sequential_dmacntrl_cs[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30303030000022FF"
    )
        port map (
      I0 => p_73_out(0),
      I1 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I2 => \FSM_sequential_dmacntrl_cs_reg[2]_0\,
      I3 => dmacntrl_cs(1),
      I4 => dmacntrl_cs(0),
      I5 => dmacntrl_cs(2),
      O => \FSM_sequential_dmacntrl_cs[0]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFFDDD0000"
    )
        port map (
      I0 => \^dmacr_i_reg[0]\,
      I1 => \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\,
      I2 => \FSM_sequential_dmacntrl_cs[1]_i_4_n_0\,
      I3 => p_73_out(0),
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\,
      I5 => dmacntrl_cs(1),
      O => \dmacr_i_reg[0]_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => p_73_out(0),
      I1 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I2 => dmacntrl_cs(0),
      I3 => dmacntrl_cs(1),
      I4 => dmacntrl_cs(2),
      O => \^dmacr_i_reg[0]\
    );
\FSM_sequential_dmacntrl_cs[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F080"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => \vert_count_reg[0]\,
      I2 => dmacntrl_cs(0),
      I3 => dmacntrl_cs(2),
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      O => \FSM_sequential_dmacntrl_cs[1]_i_3_n_0\
    );
\FSM_sequential_dmacntrl_cs[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => dmacntrl_cs(0),
      I1 => frame_sync_reg,
      I2 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I3 => fsize_mismatch_err_flag_int,
      I4 => \FSM_sequential_dmacntrl_cs_reg[0]_3\,
      O => \FSM_sequential_dmacntrl_cs[1]_i_4_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10FFFFFF000000"
    )
        port map (
      I0 => dmacntrl_cs(0),
      I1 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I2 => \FSM_sequential_dmacntrl_cs_reg[2]_0\,
      I3 => \^write_cmnd_cmb\,
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\,
      I5 => dmacntrl_cs(2),
      O => \FSM_sequential_dmacntrl_cs_reg[0]_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_79_out,
      I1 => dma_err,
      I2 => s2mm_halt,
      I3 => fsize_mismatch_err_flag_int,
      I4 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I5 => frame_sync_reg,
      O => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202FFFFFFFFFF02"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs_reg[0]_2\,
      I1 => \FSM_sequential_dmacntrl_cs_reg[0]_3\,
      I2 => p_39_out,
      I3 => dmacntrl_cs(0),
      I4 => dmacntrl_cs(1),
      I5 => dmacntrl_cs(2),
      O => \FSM_sequential_dmacntrl_cs[2]_i_4_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fsize_mismatch_err_flag_int,
      I1 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      O => p_39_out
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\,
      I2 => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_1\,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => SR(0)
    );
\GENLOCK_FOR_MASTER.mstr_reverse_order_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(0),
      I1 => p_73_out(1),
      I2 => \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\,
      I3 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I4 => fsize_mismatch_err_flag_int,
      O => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => s2mm_fsync_out_m_d1,
      I1 => \out\,
      I2 => fsize_mismatch_err_flag_int,
      I3 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      O => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F010FF10"
    )
        port map (
      I0 => fsize_mismatch_err_flag_int,
      I1 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I2 => p_53_out,
      I3 => ch2_delay_cnt_en,
      I4 => p_18_out,
      I5 => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\,
      O => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I1 => fsize_mismatch_err_flag_int,
      I2 => p_53_out,
      I3 => ch2_irqthresh_decr_mask_sig,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_sequential_dmacntrl_cs_reg[0]\,
      I1 => \out\,
      O => prmry_resetn_i_reg
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000020FFFFFFFF"
    )
        port map (
      I0 => dmacntrl_cs(0),
      I1 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I2 => dmacntrl_cs(1),
      I3 => dmacntrl_cs(2),
      I4 => \vert_count_reg[0]\,
      I5 => \out\,
      O => \^fsm_sequential_dmacntrl_cs_reg[0]\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \vert_count_reg[0]\,
      I1 => dmacntrl_cs(2),
      I2 => dmacntrl_cs(1),
      I3 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I4 => dmacntrl_cs(0),
      O => \^write_cmnd_cmb\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEFFFFFEFF"
    )
        port map (
      I0 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I1 => fsize_mismatch_err_flag_int,
      I2 => p_17_out,
      I3 => \out\,
      I4 => s2mm_halt,
      I5 => p_9_out,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_2\(0)
    );
\MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\,
      I1 => \out\,
      I2 => flag_to_repeat_after_fsize_less_err,
      I3 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      O => \MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg\
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\(0),
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I3 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(0),
      O => \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\(0)
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\(1),
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I3 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(1),
      O => \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\(1)
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\(2),
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I3 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(2),
      O => \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\(2)
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\(3),
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I3 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(3),
      O => \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\(3)
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\(4),
      I1 => flag_to_repeat_after_fsize_less_err,
      I2 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I3 => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(4),
      O => \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\(4)
    );
\VFLIP_DISABLE.dm_address[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00240020"
    )
        port map (
      I0 => dmacntrl_cs(2),
      I1 => dmacntrl_cs(1),
      I2 => dmacntrl_cs(0),
      I3 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I4 => p_73_out(0),
      O => \FSM_sequential_dmacntrl_cs_reg[2]\
    );
\VFLIP_DISABLE.dm_address[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dmacr_i_reg[0]\,
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(3),
      O => \VFLIP_DISABLE.dm_address[0]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dmacr_i_reg[0]\,
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(2),
      O => \VFLIP_DISABLE.dm_address[0]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dmacr_i_reg[0]\,
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(1),
      O => \VFLIP_DISABLE.dm_address[0]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dmacr_i_reg[0]\,
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(0),
      O => \VFLIP_DISABLE.dm_address[0]_i_6_n_0\
    );
\VFLIP_DISABLE.dm_address[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dmacr_i_reg[0]\,
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(15),
      O => \VFLIP_DISABLE.dm_address[12]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dmacr_i_reg[0]\,
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(14),
      O => \VFLIP_DISABLE.dm_address[12]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dmacr_i_reg[0]\,
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(13),
      O => \VFLIP_DISABLE.dm_address[12]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dmacr_i_reg[0]\,
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(12),
      O => \VFLIP_DISABLE.dm_address[12]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg\(3),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[31]_0\(3),
      O => \VFLIP_DISABLE.dm_address[16]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg\(2),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[31]_0\(2),
      O => \VFLIP_DISABLE.dm_address[16]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg\(1),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[31]_0\(1),
      O => \VFLIP_DISABLE.dm_address[16]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg\(0),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[31]_0\(0),
      O => \VFLIP_DISABLE.dm_address[16]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg\(7),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[31]_0\(7),
      O => \VFLIP_DISABLE.dm_address[20]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg\(6),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[31]_0\(6),
      O => \VFLIP_DISABLE.dm_address[20]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg\(5),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[31]_0\(5),
      O => \VFLIP_DISABLE.dm_address[20]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg\(4),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[31]_0\(4),
      O => \VFLIP_DISABLE.dm_address[20]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg\(11),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[31]_0\(11),
      O => \VFLIP_DISABLE.dm_address[24]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg\(10),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[31]_0\(10),
      O => \VFLIP_DISABLE.dm_address[24]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg\(9),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[31]_0\(9),
      O => \VFLIP_DISABLE.dm_address[24]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg\(8),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[31]_0\(8),
      O => \VFLIP_DISABLE.dm_address[24]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg\(15),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[31]_0\(15),
      O => \VFLIP_DISABLE.dm_address[28]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg\(14),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[31]_0\(14),
      O => \VFLIP_DISABLE.dm_address[28]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg\(13),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[31]_0\(13),
      O => \VFLIP_DISABLE.dm_address[28]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \VFLIP_DISABLE.dm_address_reg\(12),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \VFLIP_DISABLE.dm_address_reg[31]_0\(12),
      O => \VFLIP_DISABLE.dm_address[28]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dmacr_i_reg[0]\,
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(7),
      O => \VFLIP_DISABLE.dm_address[4]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dmacr_i_reg[0]\,
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(6),
      O => \VFLIP_DISABLE.dm_address[4]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dmacr_i_reg[0]\,
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(5),
      O => \VFLIP_DISABLE.dm_address[4]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dmacr_i_reg[0]\,
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(4),
      O => \VFLIP_DISABLE.dm_address[4]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dmacr_i_reg[0]\,
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(11),
      O => \VFLIP_DISABLE.dm_address[8]_i_2_n_0\
    );
\VFLIP_DISABLE.dm_address[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dmacr_i_reg[0]\,
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(10),
      O => \VFLIP_DISABLE.dm_address[8]_i_3_n_0\
    );
\VFLIP_DISABLE.dm_address[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dmacr_i_reg[0]\,
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(9),
      O => \VFLIP_DISABLE.dm_address[8]_i_4_n_0\
    );
\VFLIP_DISABLE.dm_address[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dmacr_i_reg[0]\,
      I1 => \VFLIP_DISABLE.dm_address_reg[15]\(8),
      O => \VFLIP_DISABLE.dm_address[8]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \VFLIP_DISABLE.dm_address_reg[0]_i_2_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[0]_i_2_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[0]_i_2_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[0]_i_3_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[0]_i_4_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[0]_i_5_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[0]_i_6_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\VFLIP_DISABLE.dm_address_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[8]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[12]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[12]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[12]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[12]_i_2_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[12]_i_3_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[12]_i_4_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[12]_i_5_n_0\,
      O(3 downto 0) => \stride_vid_reg[15]\(3 downto 0),
      S(3 downto 0) => \VFLIP_DISABLE.dm_address_reg[15]_0\(3 downto 0)
    );
\VFLIP_DISABLE.dm_address_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[12]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[16]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[16]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[16]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \VFLIP_DISABLE.dm_address_reg[19]\(3 downto 0),
      S(3) => \VFLIP_DISABLE.dm_address[16]_i_2_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[16]_i_3_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[16]_i_4_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[16]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[16]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[20]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[20]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[20]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \VFLIP_DISABLE.dm_address_reg[23]\(3 downto 0),
      S(3) => \VFLIP_DISABLE.dm_address[20]_i_2_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[20]_i_3_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[20]_i_4_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[20]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[20]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[24]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[24]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[24]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \VFLIP_DISABLE.dm_address_reg[27]\(3 downto 0),
      S(3) => \VFLIP_DISABLE.dm_address[24]_i_2_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[24]_i_3_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[24]_i_4_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[24]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[24]_i_1_n_0\,
      CO(3) => \NLW_VFLIP_DISABLE.dm_address_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \VFLIP_DISABLE.dm_address_reg[28]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[28]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \VFLIP_DISABLE.dm_address_reg[31]\(3 downto 0),
      S(3) => \VFLIP_DISABLE.dm_address[28]_i_2_n_0\,
      S(2) => \VFLIP_DISABLE.dm_address[28]_i_3_n_0\,
      S(1) => \VFLIP_DISABLE.dm_address[28]_i_4_n_0\,
      S(0) => \VFLIP_DISABLE.dm_address[28]_i_5_n_0\
    );
\VFLIP_DISABLE.dm_address_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[0]_i_2_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[4]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[4]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[4]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[4]_i_2_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[4]_i_3_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[4]_i_4_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[4]_i_5_n_0\,
      O(3 downto 0) => \stride_vid_reg[7]\(3 downto 0),
      S(3 downto 0) => \VFLIP_DISABLE.dm_address_reg[7]\(3 downto 0)
    );
\VFLIP_DISABLE.dm_address_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \VFLIP_DISABLE.dm_address_reg[4]_i_1_n_0\,
      CO(3) => \VFLIP_DISABLE.dm_address_reg[8]_i_1_n_0\,
      CO(2) => \VFLIP_DISABLE.dm_address_reg[8]_i_1_n_1\,
      CO(1) => \VFLIP_DISABLE.dm_address_reg[8]_i_1_n_2\,
      CO(0) => \VFLIP_DISABLE.dm_address_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \VFLIP_DISABLE.dm_address[8]_i_2_n_0\,
      DI(2) => \VFLIP_DISABLE.dm_address[8]_i_3_n_0\,
      DI(1) => \VFLIP_DISABLE.dm_address[8]_i_4_n_0\,
      DI(0) => \VFLIP_DISABLE.dm_address[8]_i_5_n_0\,
      O(3 downto 0) => \stride_vid_reg[11]\(3 downto 0),
      S(3 downto 0) => \VFLIP_DISABLE.dm_address_reg[11]\(3 downto 0)
    );
halt_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFAEFFFFFFAE"
    )
        port map (
      I0 => \^generate_pulse_p_s_cdc_open_ended.p_in_cross2scndry_scndry_out_0\,
      I1 => p_79_out,
      I2 => soft_reset_d1,
      I3 => stop,
      I4 => run_stop_d1,
      I5 => p_73_out(0),
      O => halt_i0
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
\vert_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => Q(0),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]\(0),
      O => D(0)
    );
\vert_count[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(9),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]\(10),
      O => D(10)
    );
\vert_count[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(10),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]\(11),
      O => D(11)
    );
\vert_count[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000103000001000"
    )
        port map (
      I0 => \vert_count_reg[0]\,
      I1 => dmacntrl_cs(2),
      I2 => dmacntrl_cs(1),
      I3 => dmacntrl_cs(0),
      I4 => \FSM_sequential_dmacntrl_cs[2]_i_2_n_0\,
      I5 => p_73_out(0),
      O => E(0)
    );
\vert_count[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(11),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]\(12),
      O => D(12)
    );
\vert_count[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(0),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]\(1),
      O => D(1)
    );
\vert_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(1),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]\(2),
      O => D(2)
    );
\vert_count[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(2),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]\(3),
      O => D(3)
    );
\vert_count[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(3),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]\(4),
      O => D(4)
    );
\vert_count[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(4),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]\(5),
      O => D(5)
    );
\vert_count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(5),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]\(6),
      O => D(6)
    );
\vert_count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(6),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]\(7),
      O => D(7)
    );
\vert_count[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(7),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]\(8),
      O => D(8)
    );
\vert_count[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => minusOp(8),
      I1 => \^dmacr_i_reg[0]\,
      I2 => \vert_count_reg[12]\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized1_37\ is
  port (
    p_15_out : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\ : out STD_LOGIC;
    p_14_out : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ : out STD_LOGIC;
    s2mm_axi2ip_wrce : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_73_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 22 downto 0 );
    \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\ : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ : in STD_LOGIC;
    s2mm_prmry_resetn : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    stop : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    prepare_wrce_d1 : in STD_LOGIC;
    lite_wr_addr_phase_finished_data_phase_started : in STD_LOGIC;
    wvalid : in STD_LOGIC;
    fsize_mismatch_err : in STD_LOGIC;
    s2mm_fsize_more_or_sof_late : in STD_LOGIC;
    p_55_out : in STD_LOGIC;
    dma_interr_reg : in STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg\ : in STD_LOGIC;
    lsize_mismatch_err : in STD_LOGIC;
    lsize_err_reg : in STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ : in STD_LOGIC;
    ioc_irq_reg : in STD_LOGIC;
    ch2_dly_irq_set : in STD_LOGIC;
    dly_irq_reg : in STD_LOGIC;
    lsize_more_mismatch_err : in STD_LOGIC;
    lsize_more_err_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized1_37\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized1_37\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized1_37\ is
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\ : STD_LOGIC;
  signal \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0\ : STD_LOGIC;
  signal \dmacr_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \dmacr_i[1]_i_2_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_in_d1_cdc_from : STD_LOGIC;
  signal prmry_in_xored : STD_LOGIC;
  signal \reg_module_vsize[12]_i_2_n_0\ : STD_LOGIC;
  signal s_out_d1_cdc_to : STD_LOGIC;
  signal s_out_d2 : STD_LOGIC;
  signal s_out_d3 : STD_LOGIC;
  signal s_out_d4 : STD_LOGIC;
  signal s_out_d5 : STD_LOGIC;
  signal \s_out_re__0\ : STD_LOGIC;
  signal srst_d1 : STD_LOGIC;
  signal srst_d2 : STD_LOGIC;
  signal srst_d3 : STD_LOGIC;
  signal srst_d4 : STD_LOGIC;
  signal srst_d5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_1\ : label is "soft_lutpair0";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "FDR";
  attribute box_type of \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of dma_interr_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \dmacr_i[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dmacr_i[1]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of prmtr_updt_complete_i_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ptr_ref_i[4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \reg_module_hsize[15]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \reg_module_vsize[12]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \reg_module_vsize[12]_i_2\ : label is "soft_lutpair3";
begin
  \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\ <= \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\;
  \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0\ <= \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0\;
\DMA_IRQ_MASK_GEN.dma_irq_mask_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(5),
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \dmacr_i[1]_i_2_n_0\,
      O => s2mm_axi2ip_wrce(1)
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\,
      I1 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\,
      I2 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\,
      I3 => p_73_out(12),
      I4 => D(19),
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\,
      O => p_15_out
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60F0F060"
    )
        port map (
      I0 => D(21),
      I1 => p_73_out(14),
      I2 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\,
      I3 => D(22),
      I4 => p_73_out(15),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_2_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00006FF60000"
    )
        port map (
      I0 => p_73_out(11),
      I1 => D(18),
      I2 => p_73_out(10),
      I3 => D(17),
      I4 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\,
      I5 => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\,
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_3_n_0\
    );
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60F0F060"
    )
        port map (
      I0 => D(20),
      I1 => p_73_out(13),
      I2 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\,
      I3 => D(16),
      I4 => p_73_out(9),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_4_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFFF"
    )
        port map (
      I0 => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\,
      I1 => D(10),
      I2 => D(9),
      I3 => D(8),
      I4 => s2mm_prmry_resetn,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\(0)
    );
\ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => D(13),
      I1 => D(14),
      I2 => D(11),
      I3 => D(12),
      I4 => D(15),
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\,
      O => \ENABLE_DMACR_FRM_CNTR.dmacr_i[23]_i_2_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\,
      I1 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\,
      I2 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\,
      I3 => p_73_out(5),
      I4 => D(11),
      I5 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\,
      O => p_14_out
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60F0F060"
    )
        port map (
      I0 => D(14),
      I1 => p_73_out(7),
      I2 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\,
      I3 => D(15),
      I4 => p_73_out(8),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_2_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00006FF60000"
    )
        port map (
      I0 => p_73_out(4),
      I1 => D(10),
      I2 => p_73_out(3),
      I3 => D(9),
      I4 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\,
      I5 => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\,
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_3_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60F0F060"
    )
        port map (
      I0 => D(13),
      I1 => p_73_out(6),
      I2 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\,
      I3 => D(8),
      I4 => p_73_out(2),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_4_n_0\
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d1_cdc_to,
      Q => s_out_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d2,
      Q => s_out_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d3,
      Q => s_out_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_s_out_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_out_d4,
      Q => s_out_d5,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \s_out_re__0\,
      Q => p_0_out,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN2_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_in_d1_cdc_from,
      Q => s_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prmry_in_xored,
      Q => p_in_d1_cdc_from,
      R => SR(0)
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => p_in_d1_cdc_from,
      I1 => prepare_wrce_d1,
      I2 => lite_wr_addr_phase_finished_data_phase_started,
      I3 => wvalid,
      O => prmry_in_xored
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '1',
      Q => srst_d1,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d1,
      Q => srst_d2,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d2,
      Q => srst_d3,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d3,
      Q => srst_d4,
      R => prmry_reset2
    );
\GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_rst_d5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => srst_d4,
      Q => srst_d5,
      R => prmry_reset2
    );
\GEN_NUM_FSTORES_1.reg_module_start_address1_i[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \reg_module_vsize[12]_i_2_n_0\,
      O => s2mm_axi2ip_wrce(5)
    );
\I_DMA_REGISTER/GEN_FOR_FLUSH.fsize_err_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(2),
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0\,
      I2 => fsize_mismatch_err,
      I3 => \GEN_FOR_FLUSH.fsize_err_reg\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\
    );
\I_DMA_REGISTER/GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(4),
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0\,
      I2 => s2mm_fsize_more_or_sof_late,
      I3 => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\
    );
\I_DMA_REGISTER/dly_irq_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(6),
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0\,
      I2 => ch2_dly_irq_set,
      I3 => dly_irq_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\
    );
\I_DMA_REGISTER/dma_interr_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFF0"
    )
        port map (
      I0 => D(1),
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0\,
      I2 => fsize_mismatch_err,
      I3 => s2mm_fsize_more_or_sof_late,
      I4 => p_55_out,
      I5 => dma_interr_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\
    );
\I_DMA_REGISTER/ioc_irq_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(5),
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0\,
      I2 => s2mm_ioc_irq_set,
      I3 => ioc_irq_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\
    );
\I_DMA_REGISTER/lsize_err_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(3),
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0\,
      I2 => lsize_mismatch_err,
      I3 => lsize_err_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\
    );
\I_DMA_REGISTER/lsize_more_err_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => D(7),
      I1 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0\,
      I2 => lsize_more_mismatch_err,
      I3 => lsize_more_err_reg,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\
    );
\M_GEN_DLYSTRIDE_REGISTER.reg_module_strid[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \reg_module_vsize[12]_i_2_n_0\,
      O => s2mm_axi2ip_wrce(4)
    );
dma_interr_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(5),
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \dmacr_i[1]_i_2_n_0\,
      O => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0\
    );
\dmacr_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \dmacr_i[0]_i_2_n_0\,
      I1 => p_79_out,
      I2 => s2mm_prmry_resetn,
      O => \dmacr_i_reg[2]\
    );
\dmacr_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454045404540"
    )
        port map (
      I0 => stop,
      I1 => D(0),
      I2 => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\,
      I3 => p_73_out(0),
      I4 => s2mm_ioc_irq_set,
      I5 => p_73_out(1),
      O => \dmacr_i[0]_i_2_n_0\
    );
\dmacr_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(5),
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \dmacr_i[1]_i_2_n_0\,
      O => \^gen_lite_is_async.gen_s2mm_only_async_lite_access.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\
    );
\dmacr_i[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \out\(3),
      I1 => p_0_out,
      I2 => \out\(4),
      O => \dmacr_i[1]_i_2_n_0\
    );
prmtr_updt_complete_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \reg_module_vsize[12]_i_2_n_0\,
      I3 => p_73_out(0),
      I4 => s2mm_prmry_resetn,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\
    );
\ptr_ref_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(5),
      I3 => \out\(2),
      I4 => \dmacr_i[1]_i_2_n_0\,
      O => s2mm_axi2ip_wrce(0)
    );
\reg_module_hsize[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \reg_module_vsize[12]_i_2_n_0\,
      O => s2mm_axi2ip_wrce(3)
    );
\reg_module_vsize[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => \reg_module_vsize[12]_i_2_n_0\,
      O => s2mm_axi2ip_wrce(2)
    );
\reg_module_vsize[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => p_0_out,
      I3 => \out\(4),
      I4 => \out\(5),
      O => \reg_module_vsize[12]_i_2_n_0\
    );
s_out_re: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => s_out_d4,
      I1 => s_out_d5,
      I2 => srst_d5,
      O => \s_out_re__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized2\ is
  port (
    s2mm_introut : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    p_80_out : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized2\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized2\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s2mm_introut,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_80_out,
      Q => p_level_in_d1_cdc_from,
      R => prmry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized3\ is
  port (
    s2mm_dmasr_halted_s : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized3\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized3\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s2mm_dmasr_halted_s,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_72_out(0),
      Q => p_level_in_d1_cdc_from,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized3_0\ is
  port (
    s2mm_fsize_more_or_sof_late : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s2mm_fsize_more_or_sof_late_s : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized3_0\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized3_0\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized3_0\ is
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => s2mm_fsize_more_or_sof_late,
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s2mm_fsize_more_or_sof_late_s,
      Q => p_level_in_d1_cdc_from,
      R => prmry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized3_25\ is
  port (
    p_6_out : out STD_LOGIC;
    \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg\ : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_84_out : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg\ : in STD_LOGIC;
    s2mm_tuser_fsync_top7_out : in STD_LOGIC;
    delay_s2mm_fsync_core_till_mmap_done_flag : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized3_25\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized3_25\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized3_25\ is
  signal \^p_6_out\ : STD_LOGIC;
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  p_6_out <= \^p_6_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^p_6_out\,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\,
      Q => p_level_in_d1_cdc_from,
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CCC400000000000"
    )
        port map (
      I0 => p_84_out,
      I1 => \^p_6_out\,
      I2 => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg\,
      I3 => s2mm_tuser_fsync_top7_out,
      I4 => delay_s2mm_fsync_core_till_mmap_done_flag,
      I5 => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0\,
      O => \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized3_26\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    p_11_out : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    p_3_out_1 : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_73_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    delay_s2mm_fsync_core_till_mmap_done_flag : in STD_LOGIC;
    delay_s2mm_fsync_core_till_mmap_done_flag_d1 : in STD_LOGIC;
    delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1 : in STD_LOGIC;
    delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s : in STD_LOGIC;
    fsize_err_to_dm_halt_flag_ored : in STD_LOGIC;
    p_84_out : in STD_LOGIC;
    s2mm_tuser_fsync_top7_out : in STD_LOGIC;
    p_6_out : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg\ : in STD_LOGIC;
    M_VALID : in STD_LOGIC;
    M_User : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tuser_d1 : in STD_LOGIC;
    p_86_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized3_26\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized3_26\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized3_26\ is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\ : STD_LOGIC;
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_fsync_d1_i_2_n_0 : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_73_out(0),
      Q => p_level_in_d1_cdc_from,
      R => SR(0)
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => delay_s2mm_fsync_core_till_mmap_done_flag,
      I1 => M_VALID,
      I2 => M_User(0),
      I3 => s_axis_s2mm_tuser_d1,
      I4 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      O => p_10_out
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4F4FFF4"
    )
        port map (
      I0 => delay_s2mm_fsync_core_till_mmap_done_flag,
      I1 => delay_s2mm_fsync_core_till_mmap_done_flag_d1,
      I2 => s_fsync_d1_i_2_n_0,
      I3 => delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1,
      I4 => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      I5 => p_86_out,
      O => p_3_out_1
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888088888888888"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg\,
      I1 => delay_s2mm_fsync_core_till_mmap_done_flag,
      I2 => M_VALID,
      I3 => M_User(0),
      I4 => s_axis_s2mm_tuser_d1,
      I5 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\
    );
s_fsync_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => delay_s2mm_fsync_core_till_mmap_done_flag,
      I1 => delay_s2mm_fsync_core_till_mmap_done_flag_d1,
      I2 => s_fsync_d1_i_2_n_0,
      I3 => delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1,
      I4 => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      O => p_11_out
    );
s_fsync_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000400050005000"
    )
        port map (
      I0 => fsize_err_to_dm_halt_flag_ored,
      I1 => p_84_out,
      I2 => s2mm_tuser_fsync_top7_out,
      I3 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      I4 => delay_s2mm_fsync_core_till_mmap_done_flag,
      I5 => p_6_out,
      O => s_fsync_d1_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cdc_sync__parameterized3_27\ is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    WR_EN : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\ : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg\ : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : out STD_LOGIC;
    s2mm_axis_linebuf_reset_out_inv : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_halt : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    sig_last_reg_out_reg : in STD_LOGIC;
    fifo_full_i : in STD_LOGIC;
    delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s : in STD_LOGIC;
    s2mm_fsync_int : in STD_LOGIC;
    p_43_out : in STD_LOGIC;
    fsize_err_to_dm_halt_flag : in STD_LOGIC;
    fsize_mismatch_err_s1 : in STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err_d1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cdc_sync__parameterized3_27\ : entity is "cdc_sync";
end \system_axi_vdma_1_0_cdc_sync__parameterized3_27\;

architecture STRUCTURE of \system_axi_vdma_1_0_cdc_sync__parameterized3_27\ is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\ : STD_LOGIC;
  signal p_level_in_d1_cdc_from : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "FDR";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gf36e1_inst.sngfifo36e1_i_3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \r0_out_sel_next_r[1]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \sig_last_skid_reg_i_1__0\ : label is "soft_lutpair54";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_level_in_d1_cdc_from,
      Q => s_level_out_d1_cdc_to,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      R => prmry_reset2
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_halt,
      Q => p_level_in_d1_cdc_from,
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE000000000"
    )
        port map (
      I0 => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      I1 => s2mm_fsync_int,
      I2 => p_43_out,
      I3 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      I4 => fsize_err_to_dm_halt_flag,
      I5 => sig_last_reg_out_reg,
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => fsize_err_to_dm_halt_flag,
      I1 => fsize_mismatch_err_s1,
      I2 => drop_fsync_d_pulse_gen_fsize_less_err_d1,
      I3 => sig_last_reg_out_reg,
      I4 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg\
    );
\gf36e1_inst.sngfifo36e1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => p_87_out,
      I1 => p_16_out,
      I2 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      I3 => sig_last_reg_out_reg,
      I4 => fifo_full_i,
      O => WR_EN
    );
\r0_out_sel_next_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_16_out,
      I1 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      I2 => sig_last_reg_out_reg,
      I3 => fifo_full_i,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\
    );
\sig_last_skid_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      I1 => sig_last_reg_out_reg,
      O => s2mm_axis_linebuf_reset_out_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_cntr_incr_decr_addn_f is
  port (
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_next_calc_error_reg_reg_1 : out STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \sig_good_mmap_dbeat12_out__0\ : in STD_LOGIC;
    sig_data2skid_wlast : in STD_LOGIC;
    sig_next_calc_error_reg_reg_2 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_wr_fifo : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    \sig_dbeat_cntr_eq_0__2\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_wsc2mstr_halt_pipe : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_3 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_next_calc_error_reg_i_7_0 : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_cntr_incr_decr_addn_f : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_1_0_cntr_incr_decr_addn_f;

architecture STRUCTURE of system_axi_vdma_1_0_cntr_incr_decr_addn_f is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_addr_chan_rdy0 : STD_LOGIC;
  signal \sig_addr_posted_cntr_eq_0__1\ : STD_LOGIC;
  signal sig_next_calc_error_reg_i_4_n_0 : STD_LOGIC;
  signal sig_next_calc_error_reg_i_5_n_0 : STD_LOGIC;
  signal sig_next_calc_error_reg_i_8_n_0 : STD_LOGIC;
  signal \^sig_next_calc_error_reg_reg_0\ : STD_LOGIC;
  signal \^sig_next_calc_error_reg_reg_1\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[1]_i_1__0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of sig_ld_new_cmd_reg_i_1 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_10 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_9 : label is "soft_lutpair181";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_next_calc_error_reg_reg_0 <= \^sig_next_calc_error_reg_reg_0\;
  sig_next_calc_error_reg_reg_1 <= \^sig_next_calc_error_reg_reg_1\;
\FIFO_Full_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41100000"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^sig_next_calc_error_reg_reg_0\,
      I2 => sig_wr_fifo,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB4BBBBB44B44444"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => \^sig_next_calc_error_reg_reg_0\,
      I2 => p_11_out,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77E78818"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => \^sig_next_calc_error_reg_reg_0\,
      I3 => sig_rd_empty,
      I4 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F0180"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^sig_next_calc_error_reg_reg_0\,
      I4 => sig_rd_empty,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_dbeat_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^sig_next_calc_error_reg_reg_0\,
      I1 => \sig_dbeat_cntr_eq_0__2\,
      I2 => \sig_good_mmap_dbeat12_out__0\,
      O => E(0)
    );
sig_ld_new_cmd_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^sig_next_calc_error_reg_reg_0\,
      I1 => sig_next_calc_error_reg_reg_2,
      I2 => sig_ld_new_cmd_reg,
      O => sig_cmd_stat_rst_user_reg_n_cdc_from_reg
    );
sig_next_calc_error_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10000000FFFFFFFF"
    )
        port map (
      I0 => \^sig_next_calc_error_reg_reg_0\,
      I1 => sig_dqual_reg_empty_reg,
      I2 => sig_dqual_reg_full,
      I3 => \sig_good_mmap_dbeat12_out__0\,
      I4 => sig_data2skid_wlast,
      I5 => sig_next_calc_error_reg_reg_2,
      O => sig_next_calc_error_reg_reg
    );
sig_next_calc_error_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004000F"
    )
        port map (
      I0 => sig_next_calc_error_reg_i_7_0,
      I1 => sig_last_mmap_dbeat_reg,
      I2 => sig_addr_posted_cntr(1),
      I3 => sig_addr_posted_cntr(2),
      I4 => sig_addr_posted_cntr(0),
      O => sig_addr_chan_rdy0
    );
sig_next_calc_error_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005444"
    )
        port map (
      I0 => sig_dqual_reg_empty_reg,
      I1 => sig_dqual_reg_empty,
      I2 => sig_dqual_reg_empty_reg_0,
      I3 => sig_next_calc_error_reg_i_4_n_0,
      I4 => sig_next_calc_error_reg_i_5_n_0,
      I5 => sig_wsc2mstr_halt_pipe,
      O => \^sig_next_calc_error_reg_reg_0\
    );
sig_next_calc_error_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800000000000"
    )
        port map (
      I0 => sig_next_sequential_reg,
      I1 => sig_dqual_reg_empty_reg_1,
      I2 => \^sig_next_calc_error_reg_reg_1\,
      I3 => sig_dqual_reg_empty_reg_2,
      I4 => sig_dqual_reg_empty_reg_3,
      I5 => sig_next_calc_error_reg_i_8_n_0,
      O => sig_next_calc_error_reg_i_4_n_0
    );
sig_next_calc_error_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_addr_posted_cntr(0),
      I3 => sig_addr_posted_cntr(1),
      O => sig_next_calc_error_reg_i_5_n_0
    );
sig_next_calc_error_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001F1F1F"
    )
        port map (
      I0 => \sig_addr_posted_cntr_eq_0__1\,
      I1 => sig_dqual_reg_empty_reg,
      I2 => sig_halt_reg_dly3,
      I3 => sig_last_mmap_dbeat_reg,
      I4 => sig_dqual_reg_empty_reg_3,
      I5 => sig_addr_chan_rdy0,
      O => \^sig_next_calc_error_reg_reg_1\
    );
sig_next_calc_error_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_dqual_reg_full,
      I1 => sig_dqual_reg_empty_reg,
      O => sig_next_calc_error_reg_i_8_n_0
    );
sig_next_calc_error_reg_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(2),
      O => \sig_addr_posted_cntr_eq_0__1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_cntr_incr_decr_addn_f_10 is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_1\ : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_cntr_incr_decr_addn_f_10 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_1_0_cntr_incr_decr_addn_f_10;

architecture STRUCTURE of system_axi_vdma_1_0_cntr_incr_decr_addn_f_10 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
FIFO_Full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0451510000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => sig_wr_fifo,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FBFB04"
    )
        port map (
      I0 => \^q\(2),
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => sig_wr_fifo,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777E7788888188"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F80018080"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \INFERRED_GEN.cnt_i_reg[1]_1\,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I5 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_cntr_incr_decr_addn_f_11 is
  port (
    p_12_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    fifo_full_p1 : out STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_halt : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_cntr_incr_decr_addn_f_11 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_1_0_cntr_incr_decr_addn_f_11;

architecture STRUCTURE of system_axi_vdma_1_0_cntr_incr_decr_addn_f_11 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__1\ : label is "soft_lutpair174";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41100000"
    )
        port map (
      I0 => \^q\(2),
      I1 => p_61_out,
      I2 => sig_wr_fifo,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^q\(2),
      I1 => CO(0),
      I2 => s2mm_halt,
      I3 => dma_err,
      I4 => p_79_out,
      O => p_12_out
    );
\INFERRED_GEN.cnt_i[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB4BBBBB44B44444"
    )
        port map (
      I0 => \^q\(2),
      I1 => p_61_out,
      I2 => sig_wsc2stat_status_valid,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => sig_inhibit_rdy_n,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77E78818"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => p_61_out,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F0180"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => p_61_out,
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_cntr_incr_decr_addn_f_12 is
  port (
    sig_halt_reg_reg : out STD_LOGIC;
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_calc_error_reg_reg : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_cntr_incr_decr_addn_f_12 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_1_0_cntr_incr_decr_addn_f_12;

architecture STRUCTURE of system_axi_vdma_1_0_cntr_incr_decr_addn_f_12 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_halt_reg_reg\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  sig_halt_reg_reg <= \^sig_halt_reg_reg\;
\FIFO_Full_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0451510000000000"
    )
        port map (
      I0 => sig_rd_empty,
      I1 => FIFO_Full_reg,
      I2 => sig_calc_error_reg_reg,
      I3 => sig_wr_fifo,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5955A6AA"
    )
        port map (
      I0 => \^sig_halt_reg_reg\,
      I1 => p_22_out,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I4 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAF7FF51550800"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_22_out,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I4 => \^sig_halt_reg_reg\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F7F80018080"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => sig_calc_error_reg_reg,
      I4 => FIFO_Full_reg,
      I5 => sig_rd_empty,
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => sig_rd_empty,
      S => sig_stream_rst
    );
\sig_next_addr_reg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_calc_error_reg_reg,
      I1 => FIFO_Full_reg,
      I2 => sig_rd_empty,
      O => \^sig_halt_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_cntr_incr_decr_addn_f_13 is
  port (
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    fifo_full_p1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    p_9_out_1 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_cmdcntl_sm_state_ns119_out__1\ : in STD_LOGIC;
    \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_cntr_incr_decr_addn_f_13 : entity is "cntr_incr_decr_addn_f";
end system_axi_vdma_1_0_cntr_incr_decr_addn_f_13;

architecture STRUCTURE of system_axi_vdma_1_0_cntr_incr_decr_addn_f_13 is
  signal \^gen_enable_indet_btt.sig_need_cmd_flush_reg\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_Full_i_1__5\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \INFERRED_GEN.cnt_i[2]_i_1__5\ : label is "soft_lutpair172";
begin
  \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ <= \^gen_enable_indet_btt.sig_need_cmd_flush_reg\;
  Q(2 downto 0) <= \^q\(2 downto 0);
\FIFO_Full_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41100000"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_sm_pop_cmd_fifo,
      I2 => sig_wr_fifo,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => fifo_full_p1
    );
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33330000008FFFFF"
    )
        port map (
      I0 => \^gen_enable_indet_btt.sig_need_cmd_flush_reg\,
      I1 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1),
      I2 => \sig_cmdcntl_sm_state_ns119_out__1\,
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\,
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(0),
      I5 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2),
      O => D(0)
    );
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sig_need_cmd_flush,
      I1 => \^q\(2),
      O => \^gen_enable_indet_btt.sig_need_cmd_flush_reg\
    );
\FSM_sequential_sig_cmdcntl_sm_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000540000FF4400"
    )
        port map (
      I0 => \^q\(2),
      I1 => \out\(0),
      I2 => sig_need_cmd_flush,
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(0),
      I4 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2),
      I5 => \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(1),
      O => D(1)
    );
\INFERRED_GEN.cnt_i[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB4BBBBB44B44444"
    )
        port map (
      I0 => \^q\(2),
      I1 => sig_sm_pop_cmd_fifo,
      I2 => p_9_out_1,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_1\,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77E78818"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => sig_sm_pop_cmd_fifo,
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7F0180"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => sig_sm_pop_cmd_fifo,
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cntr_incr_decr_addn_f__parameterized0\ is
  port (
    fifo_full_p1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cntr_incr_decr_addn_f__parameterized0\ : entity is "cntr_incr_decr_addn_f";
end \system_axi_vdma_1_0_cntr_incr_decr_addn_f__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_1_0_cntr_incr_decr_addn_f__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FIFO_Full_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004411000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => sig_push_coelsc_reg,
      I2 => \^sig_wr_fifo\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB4BBBBB44B44444"
    )
        port map (
      I0 => \^q\(3),
      I1 => sig_push_coelsc_reg,
      I2 => m_axi_s2mm_bvalid,
      I3 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I4 => sig_inhibit_rdy_n,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAF7FF51550800"
    )
        port map (
      I0 => \^q\(0),
      I1 => m_axi_s2mm_bvalid,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => sig_inhibit_rdy_n,
      I4 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7FFE7F80800180"
    )
        port map (
      I0 => \^sig_wr_fifo\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => sig_push_coelsc_reg,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00018000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^sig_wr_fifo\,
      I3 => \^q\(2),
      I4 => sig_push_coelsc_reg,
      I5 => \^q\(3),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => sig_stream_rst
    );
\INFERRED_GEN.data_reg[5][1]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => m_axi_s2mm_bvalid,
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cntr_incr_decr_addn_f__parameterized0_9\ is
  port (
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fifo_full_p1 : out STD_LOGIC;
    sig_coelsc_reg_empty : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    sel : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cntr_incr_decr_addn_f__parameterized0_9\ : entity is "cntr_incr_decr_addn_f";
end \system_axi_vdma_1_0_cntr_incr_decr_addn_f__parameterized0_9\;

architecture STRUCTURE of \system_axi_vdma_1_0_cntr_incr_decr_addn_f__parameterized0_9\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\FIFO_Full_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004411000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I2 => sel,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => fifo_full_p1
    );
\INFERRED_GEN.cnt_i[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4500BAFFBAFF4500"
    )
        port map (
      I0 => \^q\(3),
      I1 => \out\(0),
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\(0),
      I3 => sig_coelsc_reg_empty,
      I4 => sel,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77E78818"
    )
        port map (
      I0 => \^q\(0),
      I1 => sel,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => \^q\(3),
      I4 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \^q\(3),
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\(0),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\
    );
\INFERRED_GEN.cnt_i[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7FFE7F80800180"
    )
        port map (
      I0 => sel,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF00018000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sel,
      I3 => \^q\(2),
      I4 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I5 => \^q\(3),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => sig_stream_rst
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_cntr_incr_decr_addn_f__parameterized1\ is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    fifo_full_p1 : out STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : in STD_LOGIC;
    sig_scatter2drc_eop : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : in STD_LOGIC;
    sig_wr_fifo : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_cntr_incr_decr_addn_f__parameterized1\ : entity is "cntr_incr_decr_addn_f";
end \system_axi_vdma_1_0_cntr_incr_decr_addn_f__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_1_0_cntr_incr_decr_addn_f__parameterized1\ is
  signal FIFO_Full_i_2_n_0 : STD_LOGIC;
  signal FIFO_Full_i_3_n_0 : STD_LOGIC;
  signal \INFERRED_GEN.cnt_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_i_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \lsig_dre_load_beat__0\ : STD_LOGIC;
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  SS(0) <= \^ss\(0);
\FIFO_Full_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000001000021000"
    )
        port map (
      I0 => \^q\(4),
      I1 => FIFO_Full_i_2_n_0,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I5 => FIFO_Full_i_3_n_0,
      O => fifo_full_p1
    );
FIFO_Full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D7D7D7D77ED7D7D7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sig_wr_fifo,
      I3 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I4 => p_4_out,
      I5 => \^q\(4),
      O => FIFO_Full_i_2_n_0
    );
FIFO_Full_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40404040404000"
    )
        port map (
      I0 => \^q\(4),
      I1 => p_4_out,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => sig_wr_fifo,
      O => FIFO_Full_i_3_n_0
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF0080008000"
    )
        port map (
      I0 => \lsig_dre_load_beat__0\,
      I1 => sig_scatter2drc_eop,
      I2 => lsig_cmd_fetch_pause,
      I3 => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      I4 => sig_sm_pop_cmd_fifo,
      I5 => sig_need_cmd_flush,
      O => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I2 => \out\,
      I3 => p_4_out,
      O => \lsig_dre_load_beat__0\
    );
\INFERRED_GEN.cnt_i[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FBFFFBFF0400"
    )
        port map (
      I0 => \^q\(4),
      I1 => p_4_out,
      I2 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I3 => \out\,
      I4 => sig_wr_fifo,
      I5 => \^q\(0),
      O => addr_i_p1(0)
    );
\INFERRED_GEN.cnt_i[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E77788881888"
    )
        port map (
      I0 => \^q\(0),
      I1 => sig_wr_fifo,
      I2 => \INFERRED_GEN.cnt_i_reg[1]_0\,
      I3 => p_4_out,
      I4 => \^q\(4),
      I5 => \^q\(1),
      O => addr_i_p1(1)
    );
\INFERRED_GEN.cnt_i[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I4 => \^q\(2),
      O => addr_i_p1(2)
    );
\INFERRED_GEN.cnt_i[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE7FFF00018000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sig_wr_fifo,
      I3 => \^q\(2),
      I4 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I5 => \^q\(3),
      O => addr_i_p1(3)
    );
\INFERRED_GEN.cnt_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sig_eop_sent_reg,
      I1 => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      O => \^ss\(0)
    );
\INFERRED_GEN.cnt_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE7FFF00018000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \INFERRED_GEN.cnt_i[4]_i_3_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \INFERRED_GEN.cnt_i_reg[2]_0\,
      I5 => \^q\(4),
      O => addr_i_p1(4)
    );
\INFERRED_GEN.cnt_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888E8888888888"
    )
        port map (
      I0 => sig_wr_fifo,
      I1 => \^q\(0),
      I2 => \^q\(4),
      I3 => p_4_out,
      I4 => \INFERRED_GEN.cnt_i_reg[0]_0\,
      I5 => \out\,
      O => \INFERRED_GEN.cnt_i[4]_i_3_n_0\
    );
\INFERRED_GEN.cnt_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(0),
      Q => \^q\(0),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(1),
      Q => \^q\(1),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(2),
      Q => \^q\(2),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(3),
      Q => \^q\(3),
      S => \^ss\(0)
    );
\INFERRED_GEN.cnt_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => addr_i_p1(4),
      Q => \^q\(4),
      S => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_dynshreg_f is
  port (
    sig_wr_fifo : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    p_59_out : in STD_LOGIC;
    \sig_input_addr_reg_reg[31]\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \sig_input_addr_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_dynshreg_f : entity is "dynshreg_f";
end system_axi_vdma_1_0_dynshreg_f;

architecture STRUCTURE of system_axi_vdma_1_0_dynshreg_f is
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][4]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][55]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][55]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][56]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][56]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][57]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][58]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][58]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][59]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][59]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][60]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][60]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][61]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][61]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][62]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][62]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][63]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][63]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][64]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][64]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][65]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][65]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][66]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][66]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][67]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][67]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(42),
      Q => \out\(43)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(41),
      Q => \out\(42)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(40),
      Q => \out\(41)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(39),
      Q => \out\(40)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(38),
      Q => \out\(39)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(37),
      Q => \out\(38)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(36),
      Q => \out\(37)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(35),
      Q => \out\(36)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(34),
      Q => \out\(35)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(33),
      Q => \out\(34)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(32),
      Q => \out\(33)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(31),
      Q => \out\(32)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(30),
      Q => \out\(31)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(29),
      Q => \out\(30)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(28),
      Q => \out\(29)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(27),
      Q => \out\(28)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(26),
      Q => \out\(27)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(25),
      Q => \out\(26)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(24),
      Q => \out\(25)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(23),
      Q => \out\(24)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(22),
      Q => \out\(23)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(21),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(20),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(19),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(18),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(17),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(16),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(16),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(48),
      Q => \out\(49)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(15),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(14),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(13),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[3][55]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(12),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[3][56]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(11),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[3][57]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(10),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[3][58]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(9),
      Q => \out\(9)
    );
\INFERRED_GEN.data_reg[3][59]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(8),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(47),
      Q => \out\(48)
    );
\INFERRED_GEN.data_reg[3][60]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(7),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[3][61]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(6),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[3][62]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(5),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[3][63]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(4),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[3][64]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(3),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][65]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(2),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][66]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(1),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][67]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(0),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][67]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_59_out,
      I1 => \sig_input_addr_reg_reg[31]\,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(46),
      Q => \out\(47)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(45),
      Q => \out\(46)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(44),
      Q => \out\(45)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \sig_input_addr_reg_reg[31]_0\(43),
      Q => \out\(44)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_dynshreg_f__parameterized0\ is
  port (
    p_9_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : out STD_LOGIC;
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wr_fifo : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s2mm_halt : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wsc2stat_status_valid : in STD_LOGIC;
    FIFO_Full_reg : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_dynshreg_f__parameterized0\ : entity is "dynshreg_f";
end \system_axi_vdma_1_0_dynshreg_f__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_1_0_dynshreg_f__parameterized0\ is
  signal m_axis_s2mm_sts_tdata : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of decerr_i_i_1 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of slverr_i_i_1 : label is "soft_lutpair175";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0),
      I1 => m_axis_s2mm_sts_tdata(31),
      I2 => Q(2),
      I3 => s2mm_halt,
      I4 => dma_err,
      I5 => p_79_out,
      O => p_9_out
    );
\GEN_STS_GRTR_THAN_8.ovrflo_err_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(23),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(0),
      O => \hsize_vid_reg[15]\(0)
    );
\GEN_STS_GRTR_THAN_8.undrflo_err_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(23),
      I1 => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(0),
      O => S(0)
    );
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => m_axis_s2mm_sts_tdata(31)
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(13)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(12)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(11)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(10)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(9)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(8)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(7)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(6)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(5)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(4)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(3)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(2)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(1)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(0)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => m_axis_s2mm_sts_tdata(6)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => m_axis_s2mm_sts_tdata(5)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => m_axis_s2mm_sts_tdata(4)
    );
\INFERRED_GEN.data_reg[3][27]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_wsc2stat_status_valid,
      I1 => FIFO_Full_reg,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => m_axis_s2mm_sts_tdata(23)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(14)
    );
decerr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(5),
      I1 => Q(2),
      O => \INFERRED_GEN.cnt_i_reg[2]\
    );
interr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(4),
      I1 => Q(2),
      O => \INFERRED_GEN.cnt_i_reg[2]_1\
    );
slverr_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => m_axis_s2mm_sts_tdata(6),
      I1 => Q(2),
      O => \INFERRED_GEN.cnt_i_reg[2]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_dynshreg_f__parameterized1\ is
  port (
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sel : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    addr : in STD_LOGIC_VECTOR ( 0 to 2 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_dynshreg_f__parameterized1\ : entity is "dynshreg_f";
end \system_axi_vdma_1_0_dynshreg_f__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_1_0_dynshreg_f__parameterized1\ is
  signal sig_wresp_sfifo_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\ : label is "soft_lutpair190";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
begin
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => \in\(0),
      I1 => sig_wresp_sfifo_out(0),
      I2 => sig_wresp_sfifo_out(1),
      I3 => \out\(0),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => \in\(1),
      I1 => sig_wresp_sfifo_out(1),
      I2 => sig_wresp_sfifo_out(0),
      I3 => \out\(0),
      O => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sel,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(1),
      Q => sig_wresp_sfifo_out(1)
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => addr(2),
      A1 => addr(1),
      A2 => addr(0),
      A3 => '0',
      CE => sel,
      CLK => m_axi_s2mm_aclk,
      D => m_axi_s2mm_bresp(0),
      Q => sig_wresp_sfifo_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_dynshreg_f__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_data2wsc_valid : in STD_LOGIC;
    \sig_wdc_statcnt_reg[2]\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_dynshreg_f__parameterized2\ : entity is "dynshreg_f";
end \system_axi_vdma_1_0_dynshreg_f__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_1_0_dynshreg_f__parameterized2\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^sel\ : STD_LOGIC;
  signal \sig_wdc_statcnt[3]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2\ : label is "soft_lutpair189";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[5][0]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][10]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][10]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][10]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][11]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][11]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][11]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][12]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][12]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][12]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][13]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][13]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][13]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][14]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][14]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][14]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][15]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][15]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][15]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][16]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][16]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][16]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][17]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][17]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][17]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][18]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][18]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][18]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][1]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][2]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][2]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][3]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][3]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][4]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][5]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][6]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][7]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][7]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][7]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][8]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][8]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][8]_srl6 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[5][9]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] ";
  attribute srl_name of \INFERRED_GEN.data_reg[5][9]_srl6\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][9]_srl6 ";
  attribute SOFT_HLUTNM of \sig_wdc_statcnt[3]_i_3\ : label is "soft_lutpair189";
begin
  \out\(18 downto 0) <= \^out\(18 downto 0);
  sel <= \^sel\;
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \in\(0),
      I1 => \^out\(0),
      O => p_4_out
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2300"
    )
        port map (
      I0 => \^out\(0),
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(3),
      I2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      I3 => sig_coelsc_reg_empty,
      O => \INFERRED_GEN.cnt_i_reg[3]\
    );
\INFERRED_GEN.data_reg[5][0]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[5][10]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[5][11]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[5][12]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[5][13]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[5][14]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[5][15]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[5][16]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[5][17]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[5][18]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[5][18]_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sig_data2wsc_valid,
      I1 => \sig_wdc_statcnt_reg[2]\,
      I2 => sig_inhibit_rdy_n,
      O => \^sel\
    );
\INFERRED_GEN.data_reg[5][1]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[5][2]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[5][3]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[5][4]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[5][5]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(13),
      Q => \^out\(13)
    );
\INFERRED_GEN.data_reg[5][6]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[5][7]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[5][8]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[5][9]_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0),
      A1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1),
      A2 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2),
      A3 => '0',
      CE => \^sel\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(9),
      Q => \^out\(9)
    );
\sig_wdc_statcnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD2022DDDD2222DD"
    )
        port map (
      I0 => \^sel\,
      I1 => \sig_wdc_statcnt[3]_i_3_n_0\,
      I2 => Q(3),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => D(0)
    );
\sig_wdc_statcnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF20F20D"
    )
        port map (
      I0 => \^sel\,
      I1 => \sig_wdc_statcnt[3]_i_3_n_0\,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      O => D(1)
    );
\sig_wdc_statcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666666466662"
    )
        port map (
      I0 => \^sel\,
      I1 => \sig_wdc_statcnt[3]_i_3_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(3),
      O => E(0)
    );
\sig_wdc_statcnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF2000FFBA0045"
    )
        port map (
      I0 => Q(0),
      I1 => \sig_wdc_statcnt[3]_i_3_n_0\,
      I2 => \^sel\,
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(2),
      O => D(2)
    );
\sig_wdc_statcnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => sig_coelsc_reg_empty,
      I1 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      I2 => \^out\(0),
      I3 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(3),
      O => \sig_wdc_statcnt[3]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_dynshreg_f__parameterized3\ is
  port (
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_9_out_1 : in STD_LOGIC;
    sig_curr_eof_reg_reg : in STD_LOGIC;
    sig_curr_eof_reg_reg_0 : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1\ : in STD_LOGIC;
    sig_sm_pop_cmd_fifo_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : in STD_LOGIC;
    \sig_cmdcntl_sm_state_ns119_out__1\ : in STD_LOGIC;
    sig_sm_ld_dre_cmd_reg : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_dynshreg_f__parameterized3\ : entity is "dynshreg_f";
end \system_axi_vdma_1_0_dynshreg_f__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_1_0_dynshreg_f__parameterized3\ is
  signal \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[2]\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sig_cmdcntl_sm_state[0]_i_4\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3\ : label is "soft_lutpair173";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][10]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][12]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][3]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][5]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][6]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][7]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][9]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 ";
begin
  \INFERRED_GEN.cnt_i_reg[2]\ <= \^inferred_gen.cnt_i_reg[2]\;
  \out\(20 downto 0) <= \^out\(20 downto 0);
  sig_wr_fifo <= \^sig_wr_fifo\;
\FSM_sequential_sig_cmdcntl_sm_state[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(19),
      I1 => Q(2),
      O => \^inferred_gen.cnt_i_reg[2]\
    );
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4C43404"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(26),
      I1 => sig_sm_pop_cmd_fifo_reg(1),
      I2 => sig_sm_pop_cmd_fifo_reg(0),
      I3 => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\,
      I4 => \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0\,
      I5 => sig_sm_pop_cmd_fifo_reg(2),
      O => D(0)
    );
\FSM_sequential_sig_cmdcntl_sm_state[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \^out\(19),
      I1 => Q(2),
      I2 => sig_need_cmd_flush,
      O => \FSM_sequential_sig_cmdcntl_sm_state[1]_i_3_n_0\
    );
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AABA"
    )
        port map (
      I0 => lsig_cmd_fetch_pause,
      I1 => sig_need_cmd_flush,
      I2 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0\,
      I3 => sig_cmd_fifo_data_out(26),
      I4 => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1\,
      O => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\
    );
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(21),
      Q => \^out\(20)
    );
\INFERRED_GEN.data_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \^out\(12)
    );
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \^out\(11)
    );
\INFERRED_GEN.data_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \^out\(10)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \^out\(9)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \^out\(8)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \^out\(7)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \^out\(6)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(20),
      Q => \^out\(19)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][22]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_9_out_1,
      I1 => sig_curr_eof_reg_reg,
      I2 => sig_curr_eof_reg_reg_0,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => sig_cmd_fifo_data_out(26)
    );
\INFERRED_GEN.data_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \^out\(18)
    );
\INFERRED_GEN.data_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \^out\(17)
    );
\INFERRED_GEN.data_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \^out\(16)
    );
\INFERRED_GEN.data_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \^out\(15)
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \^out\(14)
    );
\INFERRED_GEN.data_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \^out\(13)
    );
sig_sm_ld_dre_cmd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040004000400"
    )
        port map (
      I0 => sig_sm_pop_cmd_fifo_reg(2),
      I1 => sig_sm_pop_cmd_fifo_reg(0),
      I2 => \^inferred_gen.cnt_i_reg[2]\,
      I3 => \sig_cmdcntl_sm_state_ns119_out__1\,
      I4 => sig_sm_pop_cmd_fifo_reg(1),
      I5 => sig_sm_ld_dre_cmd_reg,
      O => sig_sm_ld_dre_cmd_ns
    );
sig_sm_pop_cmd_fifo_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040004000400"
    )
        port map (
      I0 => sig_sm_pop_cmd_fifo_reg(2),
      I1 => sig_sm_pop_cmd_fifo_reg(0),
      I2 => \^inferred_gen.cnt_i_reg[2]\,
      I3 => \sig_cmdcntl_sm_state_ns119_out__1\,
      I4 => sig_sm_pop_cmd_fifo_reg(1),
      I5 => sig_sm_ld_dre_cmd_reg,
      O => sig_sm_pop_cmd_fifo_ns
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_dynshreg_f__parameterized4\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    \sig_strb_reg_out_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_strb_reg_out_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    slice_insert_valid : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_dynshreg_f__parameterized4\ : entity is "dynshreg_f";
end \system_axi_vdma_1_0_dynshreg_f__parameterized4\;

architecture STRUCTURE of \system_axi_vdma_1_0_dynshreg_f__parameterized4\ is
  signal sig_scatter2dre_tstrb : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \^sig_wr_fifo\ : STD_LOGIC;
  signal \^storage_data_reg[8]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[15][0]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][1]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][2]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][3]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][4]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][5]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][6]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][7]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15] ";
  attribute srl_name of \INFERRED_GEN.data_reg[15][8]_srl16\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][8]_srl16 ";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
  \storage_data_reg[8]\(8 downto 0) <= \^storage_data_reg[8]\(8 downto 0);
\GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000070007000700"
    )
        port map (
      I0 => \^storage_data_reg[8]\(1),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(0),
      I2 => sig_scatter2dre_tstrb(3),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0),
      I4 => \^storage_data_reg[8]\(2),
      I5 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(1),
      O => \sig_strb_reg_out_reg[1]\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0700"
    )
        port map (
      I0 => \^storage_data_reg[8]\(2),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(1),
      I2 => sig_scatter2dre_tstrb(3),
      I3 => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0),
      O => \sig_strb_reg_out_reg[2]\(0)
    );
\GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^storage_data_reg[8]\(3),
      I1 => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(2),
      O => sig_scatter2dre_tstrb(3)
    );
\INFERRED_GEN.data_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(8),
      Q => \^storage_data_reg[8]\(8)
    );
\INFERRED_GEN.data_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(7),
      Q => \^storage_data_reg[8]\(7)
    );
\INFERRED_GEN.data_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(6),
      Q => \^storage_data_reg[8]\(6)
    );
\INFERRED_GEN.data_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(5),
      Q => \^storage_data_reg[8]\(5)
    );
\INFERRED_GEN.data_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(4),
      Q => \^storage_data_reg[8]\(4)
    );
\INFERRED_GEN.data_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(3),
      Q => \^storage_data_reg[8]\(3)
    );
\INFERRED_GEN.data_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(2),
      Q => \^storage_data_reg[8]\(2)
    );
\INFERRED_GEN.data_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(1),
      Q => \^storage_data_reg[8]\(1)
    );
\INFERRED_GEN.data_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => Q(2),
      A3 => Q(3),
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(0),
      Q => \^storage_data_reg[8]\(0)
    );
\INFERRED_GEN.data_reg[15][8]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => slice_insert_valid,
      I1 => \INFERRED_GEN.cnt_i_reg[0]\,
      I2 => sig_inhibit_rdy_n,
      O => \^sig_wr_fifo\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_dynshreg_f__parameterized5\ is
  port (
    sig_wr_fifo : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 43 downto 0 );
    p_22_out : in STD_LOGIC;
    sig_calc_error_reg_reg : in STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_dynshreg_f__parameterized5\ : entity is "dynshreg_f";
end \system_axi_vdma_1_0_dynshreg_f__parameterized5\;

architecture STRUCTURE of \system_axi_vdma_1_0_dynshreg_f__parameterized5\ is
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][11]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][13]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][14]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][15]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][16]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][17]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][18]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][19]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][20]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][32]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][33]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][34]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][35]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][36]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][37]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][38]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][39]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][39]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][40]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][40]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][41]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][41]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][42]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][42]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][43]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][44]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][45]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][46]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][47]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][48]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][48]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][49]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][49]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][50]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][51]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][51]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][52]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][52]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][53]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][53]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][54]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][54]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][8]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 ";
begin
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(40),
      Q => \out\(42)
    );
\INFERRED_GEN.data_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '1',
      Q => \out\(41)
    );
\INFERRED_GEN.data_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => '1',
      Q => \out\(40)
    );
\INFERRED_GEN.data_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(39),
      Q => \out\(39)
    );
\INFERRED_GEN.data_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(38),
      Q => \out\(38)
    );
\INFERRED_GEN.data_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(37),
      Q => \out\(37)
    );
\INFERRED_GEN.data_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(36),
      Q => \out\(36)
    );
\INFERRED_GEN.data_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(35),
      Q => \out\(35)
    );
\INFERRED_GEN.data_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(34),
      Q => \out\(34)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(33),
      Q => \out\(33)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(32),
      Q => \out\(32)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(31),
      Q => \out\(31)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(30),
      Q => \out\(30)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(29),
      Q => \out\(29)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(28),
      Q => \out\(28)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(27),
      Q => \out\(27)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(26),
      Q => \out\(26)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(25),
      Q => \out\(25)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(24),
      Q => \out\(24)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(23),
      Q => \out\(23)
    );
\INFERRED_GEN.data_reg[3][32]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(22),
      Q => \out\(22)
    );
\INFERRED_GEN.data_reg[3][33]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(21),
      Q => \out\(21)
    );
\INFERRED_GEN.data_reg[3][34]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(20),
      Q => \out\(20)
    );
\INFERRED_GEN.data_reg[3][35]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(19),
      Q => \out\(19)
    );
\INFERRED_GEN.data_reg[3][36]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(18),
      Q => \out\(18)
    );
\INFERRED_GEN.data_reg[3][37]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(17),
      Q => \out\(17)
    );
\INFERRED_GEN.data_reg[3][38]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(16),
      Q => \out\(16)
    );
\INFERRED_GEN.data_reg[3][39]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(15),
      Q => \out\(15)
    );
\INFERRED_GEN.data_reg[3][40]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(14),
      Q => \out\(14)
    );
\INFERRED_GEN.data_reg[3][41]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(13),
      Q => \out\(13)
    );
\INFERRED_GEN.data_reg[3][42]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(12),
      Q => \out\(12)
    );
\INFERRED_GEN.data_reg[3][43]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(11),
      Q => \out\(11)
    );
\INFERRED_GEN.data_reg[3][44]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(10),
      Q => \out\(10)
    );
\INFERRED_GEN.data_reg[3][45]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(9),
      Q => \out\(9)
    );
\INFERRED_GEN.data_reg[3][46]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(8),
      Q => \out\(8)
    );
\INFERRED_GEN.data_reg[3][47]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(7),
      Q => \out\(7)
    );
\INFERRED_GEN.data_reg[3][48]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(6),
      Q => \out\(6)
    );
\INFERRED_GEN.data_reg[3][49]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(5),
      Q => \out\(5)
    );
\INFERRED_GEN.data_reg[3][50]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(4),
      Q => \out\(4)
    );
\INFERRED_GEN.data_reg[3][51]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(3),
      Q => \out\(3)
    );
\INFERRED_GEN.data_reg[3][52]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(2),
      Q => \out\(2)
    );
\INFERRED_GEN.data_reg[3][53]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(1),
      Q => \out\(1)
    );
\INFERRED_GEN.data_reg[3][54]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(0),
      Q => \out\(0)
    );
\INFERRED_GEN.data_reg[3][54]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_22_out,
      I1 => sig_calc_error_reg_reg,
      I2 => sig_calc_error_reg_reg_0,
      O => \^sig_wr_fifo\
    );
\INFERRED_GEN.data_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => \in\(41),
      Q => \out\(43)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_dynshreg_f__parameterized6\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_first_dbeat_reg : out STD_LOGIC;
    \sig_new_len_eq_0__6\ : out STD_LOGIC;
    \sig_dbeat_cntr_reg[6]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_wr_fifo : out STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_single_dbeat : in STD_LOGIC;
    \sig_dbeat_cntr_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]_0\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    sig_next_calc_error_reg_reg : in STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : in STD_LOGIC;
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    sig_next_calc_error_reg_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_dynshreg_f__parameterized6\ : entity is "dynshreg_f";
end \system_axi_vdma_1_0_dynshreg_f__parameterized6\;

architecture STRUCTURE of \system_axi_vdma_1_0_dynshreg_f__parameterized6\ is
  signal \^out\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal sig_last_dbeat_i_5_n_0 : STD_LOGIC;
  signal \^sig_new_len_eq_0__6\ : STD_LOGIC;
  signal \^sig_wr_fifo\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \INFERRED_GEN.data_reg[3][0]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][1]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][21]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][22]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][23]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][24]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][25]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][26]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][27]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][28]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][29]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][2]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][30]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 ";
  attribute srl_bus_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] ";
  attribute srl_name of \INFERRED_GEN.data_reg[3][31]_srl4\ : label is "U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[1]_i_1\ : label is "soft_lutpair183";
begin
  \out\(5 downto 0) <= \^out\(5 downto 0);
  \sig_new_len_eq_0__6\ <= \^sig_new_len_eq_0__6\;
  sig_wr_fifo <= \^sig_wr_fifo\;
\INFERRED_GEN.data_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(13),
      Q => \^out\(5)
    );
\INFERRED_GEN.data_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(12),
      Q => \^out\(4)
    );
\INFERRED_GEN.data_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(10),
      Q => sig_cmd_fifo_data_out(14)
    );
\INFERRED_GEN.data_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(9),
      Q => sig_cmd_fifo_data_out(13)
    );
\INFERRED_GEN.data_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(8),
      Q => sig_cmd_fifo_data_out(12)
    );
\INFERRED_GEN.data_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(7),
      Q => sig_cmd_fifo_data_out(11)
    );
\INFERRED_GEN.data_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(6),
      Q => sig_cmd_fifo_data_out(10)
    );
\INFERRED_GEN.data_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(5),
      Q => sig_cmd_fifo_data_out(9)
    );
\INFERRED_GEN.data_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(4),
      Q => sig_cmd_fifo_data_out(8)
    );
\INFERRED_GEN.data_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(3),
      Q => sig_cmd_fifo_data_out(7)
    );
\INFERRED_GEN.data_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(2),
      Q => \^out\(2)
    );
\INFERRED_GEN.data_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(11),
      Q => \^out\(3)
    );
\INFERRED_GEN.data_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(1),
      Q => \^out\(1)
    );
\INFERRED_GEN.data_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => sig_next_calc_error_reg_reg_2(0),
      A1 => sig_next_calc_error_reg_reg_2(1),
      A2 => '0',
      A3 => '0',
      CE => \^sig_wr_fifo\,
      CLK => m_axi_s2mm_aclk,
      D => sig_next_calc_error_reg_reg_1(0),
      Q => \^out\(0)
    );
\INFERRED_GEN.data_reg[3][31]_srl4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_11_out,
      I1 => sig_next_calc_error_reg_reg,
      I2 => sig_next_calc_error_reg_reg_0,
      O => \^sig_wr_fifo\
    );
\sig_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(7),
      I1 => Q(0),
      I2 => \sig_dbeat_cntr_reg[0]\,
      O => \sig_dbeat_cntr_reg[6]\(0)
    );
\sig_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC3"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \sig_dbeat_cntr_reg[0]\,
      O => \sig_dbeat_cntr_reg[6]\(1)
    );
\sig_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC03"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => \sig_dbeat_cntr_reg[0]\,
      O => \sig_dbeat_cntr_reg[6]\(2)
    );
\sig_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFC0003"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(10),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \sig_dbeat_cntr_reg[0]\,
      O => \sig_dbeat_cntr_reg[6]\(3)
    );
\sig_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC3"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(11),
      I1 => \sig_dbeat_cntr_reg[4]\,
      I2 => Q(4),
      I3 => \sig_dbeat_cntr_reg[0]\,
      O => \sig_dbeat_cntr_reg[6]\(4)
    );
\sig_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC3"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(12),
      I1 => \sig_dbeat_cntr_reg[5]\,
      I2 => Q(5),
      I3 => \sig_dbeat_cntr_reg[0]\,
      O => \sig_dbeat_cntr_reg[6]\(5)
    );
\sig_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC3"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(13),
      I1 => \sig_dbeat_cntr_reg[6]_0\,
      I2 => Q(6),
      I3 => \sig_dbeat_cntr_reg[0]\,
      O => \sig_dbeat_cntr_reg[6]\(6)
    );
\sig_dbeat_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFC03"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(14),
      I1 => Q(6),
      I2 => \sig_dbeat_cntr_reg[6]_0\,
      I3 => Q(7),
      I4 => \sig_dbeat_cntr_reg[0]\,
      O => \sig_dbeat_cntr_reg[6]\(7)
    );
sig_first_dbeat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303000A0"
    )
        port map (
      I0 => sig_first_dbeat_reg_0,
      I1 => \^sig_new_len_eq_0__6\,
      I2 => sig_first_dbeat_reg_1,
      I3 => sig_single_dbeat,
      I4 => \sig_dbeat_cntr_reg[0]\,
      O => sig_first_dbeat_reg
    );
sig_last_dbeat_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(12),
      I1 => sig_cmd_fifo_data_out(11),
      I2 => sig_cmd_fifo_data_out(13),
      I3 => sig_cmd_fifo_data_out(14),
      I4 => sig_last_dbeat_i_5_n_0,
      O => \^sig_new_len_eq_0__6\
    );
sig_last_dbeat_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(9),
      I1 => sig_cmd_fifo_data_out(10),
      I2 => sig_cmd_fifo_data_out(7),
      I3 => sig_cmd_fifo_data_out(8),
      O => sig_last_dbeat_i_5_n_0
    );
\sig_next_strt_strb_reg[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_counter_updn__parameterized0\ is
  port (
    sig_clr_dbc_reg_reg : out STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \system_axi_vdma_1_0_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_counter_updn__parameterized0\ is
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5\ : label is "soft_lutpair133";
begin
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ram_wr_en_pf,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\,
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\,
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\,
      O => sig_clr_dbc_reg_reg
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => Q(2),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => Q(0),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_counter_updn__parameterized1\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \grdc.rd_data_count_i_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[1]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \system_axi_vdma_1_0_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_counter_updn__parameterized1\ is
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[2]_i_2_n_0\ : STD_LOGIC;
begin
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0609060A0A050005"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_1\(0),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[1]_2\(0),
      I5 => \count_value_i_reg[1]_2\(1),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222202"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[1]_1\(0),
      I2 => ram_empty_i,
      I3 => \count_value_i_reg[1]_2\(0),
      I4 => \count_value_i_reg[1]_2\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFF755500008AA"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[1]_2\(0),
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_2\(1),
      I4 => ram_empty_i,
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
\gwdc.wr_data_count_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \grdc.rd_data_count_i_reg[2]\(0),
      I2 => Q(0),
      O => D(0)
    );
\gwdc.wr_data_count_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A69A599A5965A6"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[2]_i_2_n_0\,
      I1 => Q(1),
      I2 => \grdc.rd_data_count_i_reg[2]\(1),
      I3 => \^count_value_i\(1),
      I4 => Q(2),
      I5 => \grdc.rd_data_count_i_reg[2]\(2),
      O => D(1)
    );
\gwdc.wr_data_count_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696009696FF9696"
    )
        port map (
      I0 => \^count_value_i\(1),
      I1 => \grdc.rd_data_count_i_reg[2]\(1),
      I2 => Q(1),
      I3 => \^count_value_i\(0),
      I4 => \grdc.rd_data_count_i_reg[2]\(0),
      I5 => Q(0),
      O => \gwdc.wr_data_count_i[2]_i_2_n_0\
    );
\gwdc.wr_data_count_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4DFFFF4D004D4D00"
    )
        port map (
      I0 => \^count_value_i\(1),
      I1 => \grdc.rd_data_count_i_reg[2]\(1),
      I2 => Q(1),
      I3 => \grdc.rd_data_count_i_reg[2]\(2),
      I4 => Q(2),
      I5 => \gwdc.wr_data_count_i[2]_i_2_n_0\,
      O => \count_value_i_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_counter_updn__parameterized1_16\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_counter_updn__parameterized1_16\ : entity is "xpm_counter_updn";
end \system_axi_vdma_1_0_xpm_counter_updn__parameterized1_16\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_counter_updn__parameterized1_16\ is
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
begin
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1221221110212021"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[0]_1\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      I4 => rd_en,
      I5 => \count_value_i_reg[0]_0\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22222022"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[0]_1\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => ram_empty_i,
      I4 => \count_value_i_reg[0]_0\(0),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDF5BDFD420A4202"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => ram_empty_i,
      I3 => rd_en,
      I4 => \count_value_i_reg[0]_0\(0),
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
\gwdc.wr_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      O => DI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_counter_updn__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : out STD_LOGIC;
    \count_value_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\ : in STD_LOGIC;
    \count_value_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0\ : in STD_LOGIC;
    \count_value_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_counter_updn__parameterized2\ : entity is "xpm_counter_updn";
end \system_axi_vdma_1_0_xpm_counter_updn__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_counter_updn__parameterized2\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \^gen_pntr_flags_cc.ram_empty_i_reg\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair120";
begin
  E(0) <= \^e\(0);
  Q(4 downto 0) <= \^q\(4 downto 0);
  \gen_pntr_flags_cc.ram_empty_i_reg\ <= \^gen_pntr_flags_cc.ram_empty_i_reg\;
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \^q\(0),
      I1 => \count_value_i_reg[4]_0\(0),
      I2 => \count_value_i_reg[4]_0\(1),
      I3 => rd_en,
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[4]_0\(0),
      I2 => \count_value_i_reg[4]_0\(1),
      I3 => rd_en,
      I4 => \^q\(0),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^gen_pntr_flags_cc.ram_empty_i_reg\,
      I3 => \^q\(1),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^gen_pntr_flags_cc.ram_empty_i_reg\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^gen_pntr_flags_cc.ram_empty_i_reg\,
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[4]_0\(1),
      I3 => \count_value_i_reg[4]_0\(0),
      O => \^gen_pntr_flags_cc.ram_empty_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF6FFFFFFFFFFF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0\,
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      I4 => \^q\(3),
      I5 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(3),
      O => \count_value_i_reg[0]_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(1),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96669996"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\(1),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0\,
      I3 => \^q\(0),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\(0),
      O => \count_value_i_reg[1]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D400FFD42BFF002B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\,
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(1),
      I4 => \^q\(1),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0\,
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_3_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \count_value_i_reg[4]_0\(0),
      I1 => \count_value_i_reg[4]_0\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_counter_updn__parameterized2_14\ is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \count_value_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i0 : out STD_LOGIC;
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    \count_value_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\ : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\ : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[4]\ : in STD_LOGIC;
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_counter_updn__parameterized2_14\ : entity is "xpm_counter_updn";
end \system_axi_vdma_1_0_xpm_counter_updn__parameterized2_14\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_counter_updn__parameterized2_14\ is
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[1]_0\ : STD_LOGIC;
  signal \^count_value_i_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[4]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[3]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \gwdc.wr_data_count_i[4]_i_2\ : label is "soft_lutpair129";
begin
  \count_value_i_reg[1]_0\ <= \^count_value_i_reg[1]_0\;
  \count_value_i_reg[3]_0\(3 downto 0) <= \^count_value_i_reg[3]_0\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(1),
      I1 => \^count_value_i_reg[3]_0\(0),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(2),
      I1 => \^count_value_i_reg[3]_0\(1),
      I2 => \^count_value_i_reg[3]_0\(0),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(1),
      I1 => \^count_value_i_reg[3]_0\(0),
      I2 => \^count_value_i_reg[3]_0\(2),
      I3 => \^count_value_i_reg[3]_0\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \^count_value_i_reg[3]_0\(1),
      I2 => \^count_value_i_reg[3]_0\(0),
      I3 => \^count_value_i_reg[3]_0\(2),
      I4 => \^count_value_i_reg[3]_0\(3),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i_reg[3]_0\(0),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i_reg[3]_0\(1),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^count_value_i_reg[3]_0\(2),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^count_value_i_reg[3]_0\(3),
      R => \count_value_i_reg[4]_1\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[4]_1\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7DFFFF7D"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\,
      I1 => \^count_value_i_reg[3]_0\(1),
      I2 => Q(1),
      I3 => \^count_value_i_reg[3]_0\(0),
      I4 => Q(0),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\,
      O => \^count_value_i_reg[1]_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88CF88CC"
    )
        port map (
      I0 => \^count_value_i_reg[1]_0\,
      I1 => ram_empty_i,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\,
      I3 => ram_wr_en_pf,
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAA9"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\,
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\,
      I4 => Q(0),
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A5959599A9A9A59"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\,
      I1 => Q(1),
      I2 => \^count_value_i_reg[3]_0\(1),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\,
      I4 => Q(0),
      I5 => \^count_value_i_reg[3]_0\(0),
      O => D(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(2),
      I1 => Q(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[2]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6A665A665A66565"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\,
      I1 => Q(2),
      I2 => \^count_value_i_reg[3]_0\(2),
      I3 => Q(1),
      I4 => \^count_value_i_reg[3]_0\(1),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0\,
      O => D(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(3),
      I1 => Q(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB2"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(0),
      I1 => Q(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\,
      I3 => ram_wr_en_pf,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3_n_0\
    );
\gwdc.wr_data_count_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696699696699696"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(1),
      I1 => Q(1),
      I2 => count_value_i(1),
      I3 => count_value_i(0),
      I4 => Q(0),
      I5 => \^count_value_i_reg[3]_0\(0),
      O => \count_value_i_reg[4]_0\(0)
    );
\gwdc.wr_data_count_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \grdc.rd_data_count_i_reg[4]\,
      I1 => \^count_value_i_reg[3]_0\(3),
      I2 => Q(3),
      I3 => \^count_value_i_reg[3]_0\(2),
      I4 => Q(2),
      O => \count_value_i_reg[4]_0\(1)
    );
\gwdc.wr_data_count_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB4D22D2DD24BB4"
    )
        port map (
      I0 => \gwdc.wr_data_count_i[4]_i_2_n_0\,
      I1 => \grdc.rd_data_count_i_reg[4]\,
      I2 => \count_value_i_reg_n_0_[4]\,
      I3 => Q(4),
      I4 => \^count_value_i_reg[3]_0\(3),
      I5 => Q(3),
      O => \count_value_i_reg[4]_0\(2)
    );
\gwdc.wr_data_count_i[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_value_i_reg[3]_0\(2),
      I1 => Q(2),
      O => \gwdc.wr_data_count_i[4]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_counter_updn__parameterized3\ is
  port (
    \count_value_i_reg[3]_0\ : out STD_LOGIC;
    \count_value_i_reg[2]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \system_axi_vdma_1_0_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_counter_updn__parameterized3\ is
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair122";
begin
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5565"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => rd_en,
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5565AAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => rd_en,
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \count_value_i_reg[1]_0\(0),
      I4 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[0]\,
      I2 => \count_value_i_reg[2]_0\,
      I3 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[3]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg[2]_0\,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => Q(3),
      I1 => \count_value_i_reg_n_0_[3]\,
      I2 => Q(0),
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => \count_value_i_reg[3]_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => Q(2),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_counter_updn__parameterized3_15\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_wr_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\ : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_counter_updn__parameterized3_15\ : entity is "xpm_counter_updn";
end \system_axi_vdma_1_0_xpm_counter_updn__parameterized3_15\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_counter_updn__parameterized3_15\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3\ : label is "soft_lutpair131";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999966666999"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(1),
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\,
      I4 => \^q\(0),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(0),
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966696699696966"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(3),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(2),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\,
      O => D(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FFFFFFF66666FFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(1),
      I2 => ram_wr_en_pf,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\,
      I4 => \^q\(0),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_counter_updn__parameterized5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_wr_en_pf : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_d1 : in STD_LOGIC;
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_counter_updn__parameterized5\ : entity is "xpm_counter_updn";
end \system_axi_vdma_1_0_xpm_counter_updn__parameterized5\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_counter_updn__parameterized5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__0\ : label is "soft_lutpair72";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rst_d1,
      I4 => \count_value_i_reg[6]_0\,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__0_n_0\
    );
\count_value_i[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__0_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__0_n_0\
    );
\count_value_i[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__0_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \count_value_i_reg_n_0_[9]\,
      O => \count_value_i[9]_i_1__0_n_0\
    );
\count_value_i[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1__0_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1__0_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1__0_n_0\,
      Q => \count_value_i_reg_n_0_[9]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[9]\,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3\(0),
      O => \count_value_i_reg[9]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_counter_updn__parameterized6\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \count_value_i_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \count_value_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    \count_value_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_empty_i : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    ram_rd_en_pf : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[10]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \count_value_i_reg[3]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clr_full : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_counter_updn__parameterized6\ : entity is "xpm_counter_updn";
end \system_axi_vdma_1_0_xpm_counter_updn__parameterized6\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_counter_updn__parameterized6\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[10]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[10]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_8_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gwdc.wr_data_count_i_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gwdc.wr_data_count_i_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
\count_value_i[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \count_value_i_reg[3]_1\(0),
      I1 => \count_value_i_reg[3]_1\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \count_value_i[3]_i_2__0_n_0\
    );
\count_value_i[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABA5545"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[3]_1\(1),
      I3 => \count_value_i_reg[3]_1\(0),
      I4 => \^q\(0),
      O => \count_value_i[3]_i_3__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[3]_i_1__0_n_7\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[10]_i_1__0_n_5\,
      Q => \count_value_i_reg_n_0_[10]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[10]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[10]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[10]_i_1__0_n_7\,
      S(3) => '0',
      S(2) => \count_value_i_reg_n_0_[10]\,
      S(1 downto 0) => \^q\(9 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[3]_i_1__0_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[3]_i_1__0_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[3]_i_1__0_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \count_value_i[3]_i_2__0_n_0\,
      O(3) => \count_value_i_reg[3]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[3]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[3]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[3]_i_1__0_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => \count_value_i[3]_i_3__0_n_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[7]_i_1__0_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[7]_i_1__0_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[7]_i_1__0_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[7]_i_1__0_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1__0_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1__0_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1__0_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1__0_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1__0_n_4\,
      O(2) => \count_value_i_reg[7]_i_1__0_n_5\,
      O(1) => \count_value_i_reg[7]_i_1__0_n_6\,
      O(0) => \count_value_i_reg[7]_i_1__0_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[10]_i_1__0_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_rd_en_pf,
      D => \count_value_i_reg[10]_i_1__0_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(7),
      I2 => \^q\(6),
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(6),
      I4 => \^q\(8),
      I5 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(8),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(4),
      I2 => \^q\(3),
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(3),
      I4 => \^q\(5),
      I5 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(5),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(1),
      I2 => \^q\(0),
      I3 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(0),
      I4 => \^q\(2),
      I5 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(2),
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[9]_1\(0),
      CO(2) => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_n_1\,
      CO(1) => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_n_2\,
      CO(0) => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\(0),
      S(2) => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_5_n_0\,
      S(1) => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_6_n_0\,
      S(0) => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022FA22AA"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\,
      I1 => leaving_empty0,
      I2 => ram_wr_en_pf,
      I3 => ram_rd_en_pf,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0),
      I5 => clr_full,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0),
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      O => S(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[10]\(8),
      I2 => \^q\(7),
      I3 => \grdc.rd_data_count_i_reg[10]\(7),
      I4 => \grdc.rd_data_count_i_reg[10]\(6),
      I5 => \^q\(6),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[10]\(5),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[10]\(4),
      I4 => \grdc.rd_data_count_i_reg[10]\(3),
      I5 => \^q\(3),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[10]\(1),
      I2 => \^q\(0),
      I3 => \grdc.rd_data_count_i_reg[10]\(0),
      I4 => \grdc.rd_data_count_i_reg[10]\(2),
      I5 => \^q\(2),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => leaving_empty0,
      CO(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_n_1\,
      CO(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_n_2\,
      CO(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      S(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_6_n_0\,
      S(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_7_n_0\,
      S(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_8_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2A2A2A"
    )
        port map (
      I0 => ram_empty_i,
      I1 => leaving_empty0,
      I2 => ram_wr_en_pf,
      I3 => ram_rd_en_pf,
      I4 => CO(0),
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[10]\(3),
      O => \count_value_i_reg[3]_0\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[10]\(2),
      O => \count_value_i_reg[3]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \grdc.rd_data_count_i_reg[10]\(1),
      O => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[10]\(7),
      O => \count_value_i_reg[7]_0\(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[10]\(6),
      O => \count_value_i_reg[7]_0\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[10]\(5),
      O => \count_value_i_reg[7]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[10]\(4),
      O => \count_value_i_reg[7]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \grdc.rd_data_count_i_reg[10]\(9),
      O => \count_value_i_reg[9]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[10]\(8),
      O => \count_value_i_reg[9]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8),
      I2 => \^q\(9),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(9),
      O => \count_value_i_reg[8]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      I2 => \^q\(8),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8),
      O => \count_value_i_reg[8]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      I2 => \^q\(3),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      O => \count_value_i_reg[2]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1),
      I2 => \^q\(2),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2),
      O => \count_value_i_reg[2]_0\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      I2 => \^q\(7),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7),
      O => \count_value_i_reg[6]_0\(3)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      I2 => \^q\(6),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6),
      O => \count_value_i_reg[6]_0\(2)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      I2 => \^q\(5),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5),
      O => \count_value_i_reg[6]_0\(1)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3),
      I2 => \^q\(4),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4),
      O => \count_value_i_reg[6]_0\(0)
    );
\gwdc.wr_data_count_i[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \grdc.rd_data_count_i_reg[10]\(9),
      O => \gwdc.wr_data_count_i[10]_i_2_n_0\
    );
\gwdc.wr_data_count_i[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[10]\(8),
      O => \gwdc.wr_data_count_i[10]_i_3_n_0\
    );
\gwdc.wr_data_count_i[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(9),
      I1 => \grdc.rd_data_count_i_reg[10]\(9),
      I2 => \count_value_i_reg_n_0_[10]\,
      I3 => \grdc.rd_data_count_i_reg[10]\(10),
      O => \gwdc.wr_data_count_i[10]_i_4_n_0\
    );
\gwdc.wr_data_count_i[10]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(8),
      I1 => \grdc.rd_data_count_i_reg[10]\(8),
      I2 => \grdc.rd_data_count_i_reg[10]\(9),
      I3 => \^q\(9),
      O => \gwdc.wr_data_count_i[10]_i_5_n_0\
    );
\gwdc.wr_data_count_i[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[10]\(7),
      I2 => \grdc.rd_data_count_i_reg[10]\(8),
      I3 => \^q\(8),
      O => \gwdc.wr_data_count_i[10]_i_6_n_0\
    );
\gwdc.wr_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[10]\(3),
      O => \gwdc.wr_data_count_i[3]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[10]\(2),
      O => \gwdc.wr_data_count_i[3]_i_3_n_0\
    );
\gwdc.wr_data_count_i[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[10]\(2),
      I2 => \grdc.rd_data_count_i_reg[10]\(3),
      I3 => \^q\(3),
      O => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => count_value_i(1),
      I1 => \^q\(1),
      I2 => \grdc.rd_data_count_i_reg[10]\(1),
      I3 => \grdc.rd_data_count_i_reg[10]\(2),
      I4 => \^q\(2),
      O => \gwdc.wr_data_count_i[3]_i_6_n_0\
    );
\gwdc.wr_data_count_i[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      I2 => count_value_i(1),
      I3 => \^q\(1),
      I4 => \grdc.rd_data_count_i_reg[10]\(1),
      O => \gwdc.wr_data_count_i[3]_i_7_n_0\
    );
\gwdc.wr_data_count_i[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      I2 => \grdc.rd_data_count_i_reg[10]\(0),
      O => \gwdc.wr_data_count_i[3]_i_8_n_0\
    );
\gwdc.wr_data_count_i[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \grdc.rd_data_count_i_reg[10]\(7),
      O => \gwdc.wr_data_count_i[7]_i_2_n_0\
    );
\gwdc.wr_data_count_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[10]\(6),
      O => \gwdc.wr_data_count_i[7]_i_3_n_0\
    );
\gwdc.wr_data_count_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[10]\(5),
      O => \gwdc.wr_data_count_i[7]_i_4_n_0\
    );
\gwdc.wr_data_count_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[10]\(4),
      O => \gwdc.wr_data_count_i[7]_i_5_n_0\
    );
\gwdc.wr_data_count_i[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(6),
      I1 => \grdc.rd_data_count_i_reg[10]\(6),
      I2 => \grdc.rd_data_count_i_reg[10]\(7),
      I3 => \^q\(7),
      O => \gwdc.wr_data_count_i[7]_i_6_n_0\
    );
\gwdc.wr_data_count_i[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[10]\(5),
      I2 => \grdc.rd_data_count_i_reg[10]\(6),
      I3 => \^q\(6),
      O => \gwdc.wr_data_count_i[7]_i_7_n_0\
    );
\gwdc.wr_data_count_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[10]\(4),
      I2 => \grdc.rd_data_count_i_reg[10]\(5),
      I3 => \^q\(5),
      O => \gwdc.wr_data_count_i[7]_i_8_n_0\
    );
\gwdc.wr_data_count_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[10]\(3),
      I2 => \grdc.rd_data_count_i_reg[10]\(4),
      I3 => \^q\(4),
      O => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
\gwdc.wr_data_count_i_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_gwdc.wr_data_count_i_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gwdc.wr_data_count_i_reg[10]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \gwdc.wr_data_count_i[10]_i_2_n_0\,
      DI(0) => \gwdc.wr_data_count_i[10]_i_3_n_0\,
      O(3) => \NLW_gwdc.wr_data_count_i_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(10 downto 8),
      S(3) => '0',
      S(2) => \gwdc.wr_data_count_i[10]_i_4_n_0\,
      S(1) => \gwdc.wr_data_count_i[10]_i_5_n_0\,
      S(0) => \gwdc.wr_data_count_i[10]_i_6_n_0\
    );
\gwdc.wr_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gwdc.wr_data_count_i[3]_i_2_n_0\,
      DI(2) => \gwdc.wr_data_count_i[3]_i_3_n_0\,
      DI(1) => DI(0),
      DI(0) => \grdc.rd_data_count_i_reg[10]\(0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \gwdc.wr_data_count_i[3]_i_5_n_0\,
      S(2) => \gwdc.wr_data_count_i[3]_i_6_n_0\,
      S(1) => \gwdc.wr_data_count_i[3]_i_7_n_0\,
      S(0) => \gwdc.wr_data_count_i[3]_i_8_n_0\
    );
\gwdc.wr_data_count_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(3) => \gwdc.wr_data_count_i_reg[7]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[7]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[7]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gwdc.wr_data_count_i[7]_i_2_n_0\,
      DI(2) => \gwdc.wr_data_count_i[7]_i_3_n_0\,
      DI(1) => \gwdc.wr_data_count_i[7]_i_4_n_0\,
      DI(0) => \gwdc.wr_data_count_i[7]_i_5_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3) => \gwdc.wr_data_count_i[7]_i_6_n_0\,
      S(2) => \gwdc.wr_data_count_i[7]_i_7_n_0\,
      S(1) => \gwdc.wr_data_count_i[7]_i_8_n_0\,
      S(0) => \gwdc.wr_data_count_i[7]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_counter_updn__parameterized6_18\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \count_value_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_wr_en_pf : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_counter_updn__parameterized6_18\ : entity is "xpm_counter_updn";
end \system_axi_vdma_1_0_xpm_counter_updn__parameterized6_18\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_counter_updn__parameterized6_18\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \count_value_i_reg[10]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[10]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \count_value_i_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[3]_i_1_n_7\,
      Q => \^q\(0),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[10]_i_1_n_5\,
      Q => \^q\(10),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[7]_i_1_n_0\,
      CO(3 downto 2) => \NLW_count_value_i_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_value_i_reg[10]_i_1_n_2\,
      CO(0) => \count_value_i_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_value_i_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2) => \count_value_i_reg[10]_i_1_n_5\,
      O(1) => \count_value_i_reg[10]_i_1_n_6\,
      O(0) => \count_value_i_reg[10]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \^q\(10 downto 8)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[3]_i_1_n_6\,
      Q => \^q\(1),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[3]_i_1_n_5\,
      Q => \^q\(2),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[3]_i_1_n_4\,
      Q => \^q\(3),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_value_i_reg[3]_i_1_n_0\,
      CO(2) => \count_value_i_reg[3]_i_1_n_1\,
      CO(1) => \count_value_i_reg[3]_i_1_n_2\,
      CO(0) => \count_value_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3) => \count_value_i_reg[3]_i_1_n_4\,
      O(2) => \count_value_i_reg[3]_i_1_n_5\,
      O(1) => \count_value_i_reg[3]_i_1_n_6\,
      O(0) => \count_value_i_reg[3]_i_1_n_7\,
      S(3 downto 1) => \^q\(3 downto 1),
      S(0) => S(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[7]_i_1_n_7\,
      Q => \^q\(4),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[7]_i_1_n_6\,
      Q => \^q\(5),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[7]_i_1_n_5\,
      Q => \^q\(6),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[7]_i_1_n_4\,
      Q => \^q\(7),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_value_i_reg[3]_i_1_n_0\,
      CO(3) => \count_value_i_reg[7]_i_1_n_0\,
      CO(2) => \count_value_i_reg[7]_i_1_n_1\,
      CO(1) => \count_value_i_reg[7]_i_1_n_2\,
      CO(0) => \count_value_i_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_value_i_reg[7]_i_1_n_4\,
      O(2) => \count_value_i_reg[7]_i_1_n_5\,
      O(1) => \count_value_i_reg[7]_i_1_n_6\,
      O(0) => \count_value_i_reg[7]_i_1_n_7\,
      S(3 downto 0) => \^q\(7 downto 4)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[10]_i_1_n_7\,
      Q => \^q\(8),
      R => \count_value_i_reg[10]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i_reg[10]_i_1_n_6\,
      Q => \^q\(9),
      R => \count_value_i_reg[10]_0\(0)
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2\(0),
      O => \count_value_i_reg[9]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(7),
      I2 => \^q\(6),
      I3 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(6),
      I4 => \^q\(8),
      I5 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(8),
      O => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(4),
      I2 => \^q\(3),
      I3 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(3),
      I4 => \^q\(5),
      I5 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(5),
      O => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(1),
      I2 => \^q\(0),
      I3 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(0),
      I4 => \^q\(2),
      I5 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(2),
      O => \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\
    );
\gen_pntr_flags_cc.ram_empty_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_1\,
      CO(1) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_2\,
      CO(0) => \gen_pntr_flags_cc.ram_empty_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.ram_empty_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      S(2) => \gen_pntr_flags_cc.ram_empty_i_i_4_n_0\,
      S(1) => \gen_pntr_flags_cc.ram_empty_i_i_5_n_0\,
      S(0) => \gen_pntr_flags_cc.ram_empty_i_i_6_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 1) => \^q\(3 downto 1),
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(0),
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(3 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(3 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(8),
      O(3 downto 2) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_counter_updn__parameterized7\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_rd_en_pf : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[9]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_counter_updn__parameterized7\ : entity is "xpm_counter_updn";
end \system_axi_vdma_1_0_xpm_counter_updn__parameterized7\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_counter_updn__parameterized7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[9]\ : STD_LOGIC;
  signal \^ram_rd_en_pf\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1__1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1__1\ : label is "soft_lutpair65";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  ram_rd_en_pf <= \^ram_rd_en_pf\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[9]_0\(1),
      I2 => \count_value_i_reg[9]_0\(0),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => \count_value_i_reg[9]_0\(0),
      I1 => \count_value_i_reg[9]_0\(1),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__1_n_0\
    );
\count_value_i[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA8A00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[9]_0\(0),
      I2 => \count_value_i_reg[9]_0\(1),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__1_n_0\
    );
\count_value_i[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1__1_n_0\
    );
\count_value_i[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2__1_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1__1_n_0\
    );
\count_value_i[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2__1_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \count_value_i_reg_n_0_[9]\,
      O => \count_value_i[9]_i_1__1_n_0\
    );
\count_value_i[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^ram_rd_en_pf\,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[6]_i_1__1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[7]_i_1__1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[8]_i_1__1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^ram_rd_en_pf\,
      D => \count_value_i[9]_i_1__1_n_0\,
      Q => \count_value_i_reg_n_0_[9]\,
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[9]\,
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg_i_2\(0),
      O => S(0)
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \count_value_i_reg[9]_0\(0),
      I1 => \count_value_i_reg[9]_0\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^ram_rd_en_pf\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_counter_updn__parameterized7_19\ is
  port (
    d_out_reg : out STD_LOGIC;
    \count_value_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    almost_full : in STD_LOGIC;
    ram_wr_en_pf : in STD_LOGIC;
    ram_rd_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_counter_updn__parameterized7_19\ : entity is "xpm_counter_updn";
end \system_axi_vdma_1_0_xpm_counter_updn__parameterized7_19\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_counter_updn__parameterized7_19\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \count_value_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[9]_i_2_n_0\ : STD_LOGIC;
  signal \^count_value_i_reg[9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal ram_afull_i0 : STD_LOGIC;
  signal \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \count_value_i[7]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \count_value_i[8]_i_1\ : label is "soft_lutpair69";
begin
  Q(9 downto 0) <= \^q\(9 downto 0);
  \count_value_i_reg[9]_0\(0) <= \^count_value_i_reg[9]_0\(0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[0]_0\(0),
      I3 => rst_d1,
      I4 => \count_value_i_reg[6]_0\,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(7),
      O => \count_value_i[7]_i_1_n_0\
    );
\count_value_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \count_value_i[9]_i_2_n_0\,
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(8),
      O => \count_value_i[8]_i_1_n_0\
    );
\count_value_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \count_value_i[9]_i_2_n_0\,
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(9),
      O => \count_value_i[9]_i_1_n_0\
    );
\count_value_i[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ram_wr_en_pf,
      I4 => \^q\(1),
      I5 => \^q\(3),
      O => \count_value_i[9]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[7]_i_1_n_0\,
      Q => \^q\(7),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[8]_i_1_n_0\,
      Q => \^q\(8),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => ram_wr_en_pf,
      D => \count_value_i[9]_i_1_n_0\,
      Q => \^q\(9),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => ram_afull_i0,
      I1 => rst_d1,
      I2 => rst,
      I3 => almost_full,
      O => d_out_reg
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C4FCC4CC"
    )
        port map (
      I0 => \^count_value_i_reg[9]_0\(0),
      I1 => almost_full,
      I2 => ram_wr_en_pf,
      I3 => ram_rd_en_pf,
      I4 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(0),
      O => ram_afull_i0
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(8),
      I2 => \^q\(7),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(7),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(6),
      I5 => \^q\(6),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(5),
      I2 => \^q\(4),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(4),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(3),
      I5 => \^q\(3),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(9),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^count_value_i_reg[9]_0\(0),
      CO(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_n_1\,
      CO(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_n_2\,
      CO(0) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_9_n_0\,
      S(2) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_10_n_0\,
      S(1) => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_11_n_0\,
      S(0) => S(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(8),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(3),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF0B40F440F4BF0B"
    )
        port map (
      I0 => ram_rd_en_pf,
      I1 => ram_wr_en_pf,
      I2 => \^q\(0),
      I3 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(0),
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9969"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(0),
      I2 => ram_wr_en_pf,
      I3 => ram_rd_en_pf,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(7),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(6),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(5),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(4),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[10]_i_2_n_0\,
      O(3 downto 2) => \NLW_gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(9 downto 8),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1 downto 0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_2_n_0\,
      DI(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_3_n_0\,
      DI(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(1 downto 0),
      S(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_7_n_0\,
      S(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_8_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0\,
      CO(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_1\,
      CO(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_2\,
      CO(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_2_n_0\,
      DI(2) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_3_n_0\,
      DI(1) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_4_n_0\,
      DI(0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[8]_i_5_n_0\,
      O(3 downto 0) => D(7 downto 4),
      S(3 downto 0) => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    write_only : out STD_LOGIC;
    ram_wr_en_pf : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\ : out STD_LOGIC;
    \gen_fwft.empty_fwft_i_reg\ : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    almost_full : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\ : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rd_en_pf_q : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_xpm_fifo_reg_bit : entity is "xpm_fifo_reg_bit";
end system_axi_vdma_1_0_xpm_fifo_reg_bit;

architecture STRUCTURE of system_axi_vdma_1_0_xpm_fifo_reg_bit is
  signal \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0\ : STD_LOGIC;
  signal ram_afull_i : STD_LOGIC;
  signal \^ram_wr_en_pf\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair124";
begin
  ram_wr_en_pf <= \^ram_wr_en_pf\;
  rst_d1 <= \^rst_d1\;
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FE000000AA"
    )
        port map (
      I0 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\,
      I1 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\,
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0\,
      I3 => ram_afull_i,
      I4 => rst,
      I5 => almost_full,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => \^ram_wr_en_pf\,
      O => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_3_n_0\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF08CC08"
    )
        port map (
      I0 => \^ram_wr_en_pf\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\,
      I2 => \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\,
      I3 => \gof.overflow_i_reg\,
      I4 => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\,
      I5 => ram_afull_i,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => rst,
      O => ram_afull_i
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101000101"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      I1 => \^ram_wr_en_pf\,
      I2 => ram_empty_i,
      I3 => rd_en,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(1),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(0),
      O => \gen_fwft.empty_fwft_i_reg\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88888A88"
    )
        port map (
      I0 => \^ram_wr_en_pf\,
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(1),
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(0),
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\,
      O => write_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^ram_wr_en_pf\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0\(0),
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1\(0),
      O => D(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF040000"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(0),
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      I4 => \^ram_wr_en_pf\,
      O => \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51551000"
    )
        port map (
      I0 => ram_afull_i,
      I1 => ram_rd_en_pf_q,
      I2 => ram_wr_en_pf_q,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\,
      I4 => prog_full,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \^rst_d1\,
      I2 => Q(0),
      I3 => \gof.overflow_i_reg\,
      O => \^ram_wr_en_pf\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => wr_en,
      I1 => \^rst_d1\,
      I2 => Q(0),
      I3 => \gof.overflow_i_reg\,
      O => overflow_i0
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_xpm_fifo_reg_bit_17 is
  port (
    rst_d1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    clr_full : out STD_LOGIC;
    write_only : out STD_LOGIC;
    read_only : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gwack.wr_ack_i_reg\ : in STD_LOGIC;
    ram_rd_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    \count_value_i_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i216_in : in STD_LOGIC;
    ram_rd_en_pf_q : in STD_LOGIC;
    ram_wr_en_pf_q : in STD_LOGIC;
    prog_full : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_xpm_fifo_reg_bit_17 : entity is "xpm_fifo_reg_bit";
end system_axi_vdma_1_0_xpm_fifo_reg_bit_17;

architecture STRUCTURE of system_axi_vdma_1_0_xpm_fifo_reg_bit_17 is
  signal \^clr_full\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gwack.wr_ack_i_i_1\ : label is "soft_lutpair68";
begin
  clr_full <= \^clr_full\;
  rst_d1 <= \^rst_d1\;
\count_value_i[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => \gwack.wr_ack_i_reg\,
      I1 => \^rst_d1\,
      I2 => Q(0),
      I3 => wr_en,
      I4 => \count_value_i_reg[3]\(0),
      O => S(0)
    );
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rst,
      I1 => \^rst_d1\,
      I2 => Q(0),
      O => \^clr_full\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0010FFFF"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => Q(0),
      I2 => wr_en,
      I3 => \gwack.wr_ack_i_reg\,
      I4 => ram_rd_en_pf,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      O => DI(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      I1 => ram_rd_en_pf,
      I2 => \gwack.wr_ack_i_reg\,
      I3 => wr_en,
      I4 => \^rst_d1\,
      O => read_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000404"
    )
        port map (
      I0 => \gwack.wr_ack_i_reg\,
      I1 => wr_en,
      I2 => \^rst_d1\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\,
      I4 => ram_rd_en_pf,
      O => write_only
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55150400"
    )
        port map (
      I0 => \^clr_full\,
      I1 => prog_full_i216_in,
      I2 => ram_rd_en_pf_q,
      I3 => ram_wr_en_pf_q,
      I4 => prog_full,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\
    );
\gwack.wr_ack_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => rst,
      I1 => \gwack.wr_ack_i_reg\,
      I2 => \^rst_d1\,
      I3 => Q(0),
      I4 => wr_en,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_xpm_fifo_rst is
  port (
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rst : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    read_only_q : in STD_LOGIC;
    prog_empty : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\ : in STD_LOGIC;
    write_only_q : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_xpm_fifo_rst : entity is "xpm_fifo_rst";
end system_axi_vdma_1_0_xpm_fifo_rst;

architecture STRUCTURE of system_axi_vdma_1_0_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair135";
begin
  Q(0) <= \^q\(0);
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCACE"
    )
        port map (
      I0 => read_only_q,
      I1 => prog_empty,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\,
      I3 => write_only_q,
      I4 => \^q\(0),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\grdc.rd_data_count_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[1]\(0),
      I2 => \grdc.rd_data_count_i_reg[1]\(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => rd_en,
      I1 => \guf.underflow_i_reg\,
      I2 => \^q\(0),
      O => underflow_i0
    );
\gwack.wr_ack_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => rst,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      I4 => wr_en,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_xpm_fifo_rst_20 is
  port (
    overflow_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_wr_en_pf : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\ : out STD_LOGIC;
    underflow_i0 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \grdc.rd_data_count_i_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    prog_empty : in STD_LOGIC;
    write_only_q : in STD_LOGIC;
    read_only_q : in STD_LOGIC;
    prog_empty_i1 : in STD_LOGIC;
    \guf.underflow_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_rd_en_pf : in STD_LOGIC;
    \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_xpm_fifo_rst_20 : entity is "xpm_fifo_rst";
end system_axi_vdma_1_0_xpm_fifo_rst_20;

architecture STRUCTURE of system_axi_vdma_1_0_xpm_fifo_rst_20 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \^ram_wr_en_pf\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gof.overflow_i_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[10]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of wr_rst_busy_INST_0 : label is "soft_lutpair75";
begin
  Q(0) <= \^q\(0);
  ram_wr_en_pf <= \^ram_wr_en_pf\;
\count_value_i[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \^q\(0),
      I2 => rst_d1,
      I3 => \gof.overflow_i_reg\,
      O => DI(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F00D0"
    )
        port map (
      I0 => \^ram_wr_en_pf\,
      I1 => \gof.overflow_i_reg\,
      I2 => ram_rd_en_pf,
      I3 => \guf.underflow_i_reg\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(0),
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0)
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEEEEE"
    )
        port map (
      I0 => \^q\(0),
      I1 => prog_empty,
      I2 => write_only_q,
      I3 => read_only_q,
      I4 => prog_empty_i1,
      O => \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\
    );
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \^q\(0),
      I2 => rst_d1,
      I3 => \gof.overflow_i_reg\,
      O => \^ram_wr_en_pf\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
\grdc.rd_data_count_i[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \grdc.rd_data_count_i_reg[7]\(0),
      I2 => \grdc.rd_data_count_i_reg[7]\(1),
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \guf.underflow_i_reg\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 12 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of system_axi_vdma_1_0_xpm_memory_base : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of system_axi_vdma_1_0_xpm_memory_base : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of system_axi_vdma_1_0_xpm_memory_base : entity is 13;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of system_axi_vdma_1_0_xpm_memory_base : entity is 13;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of system_axi_vdma_1_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of system_axi_vdma_1_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of system_axi_vdma_1_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of system_axi_vdma_1_0_xpm_memory_base : entity is 208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of system_axi_vdma_1_0_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_xpm_memory_base : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of system_axi_vdma_1_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of system_axi_vdma_1_0_xpm_memory_base : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of system_axi_vdma_1_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of system_axi_vdma_1_0_xpm_memory_base : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of system_axi_vdma_1_0_xpm_memory_base : entity is 13;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of system_axi_vdma_1_0_xpm_memory_base : entity is 13;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of system_axi_vdma_1_0_xpm_memory_base : entity is 13;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of system_axi_vdma_1_0_xpm_memory_base : entity is 13;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of system_axi_vdma_1_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of system_axi_vdma_1_0_xpm_memory_base : entity is 13;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of system_axi_vdma_1_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of system_axi_vdma_1_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of system_axi_vdma_1_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of system_axi_vdma_1_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of system_axi_vdma_1_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of system_axi_vdma_1_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of system_axi_vdma_1_0_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of system_axi_vdma_1_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of system_axi_vdma_1_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of system_axi_vdma_1_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of system_axi_vdma_1_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of system_axi_vdma_1_0_xpm_memory_base : entity is 13;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of system_axi_vdma_1_0_xpm_memory_base : entity is 13;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of system_axi_vdma_1_0_xpm_memory_base : entity is 13;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of system_axi_vdma_1_0_xpm_memory_base : entity is 13;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of system_axi_vdma_1_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of system_axi_vdma_1_0_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of system_axi_vdma_1_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of system_axi_vdma_1_0_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of system_axi_vdma_1_0_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of system_axi_vdma_1_0_xpm_memory_base : entity is "SYNC";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of system_axi_vdma_1_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of system_axi_vdma_1_0_xpm_memory_base : entity is 13;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of system_axi_vdma_1_0_xpm_memory_base : entity is 13;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of system_axi_vdma_1_0_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of system_axi_vdma_1_0_xpm_memory_base : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of system_axi_vdma_1_0_xpm_memory_base : entity is "TRUE";
end system_axi_vdma_1_0_xpm_memory_base;

architecture STRUCTURE of system_axi_vdma_1_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gen_rd_b.doutb_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12_DOA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 15;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12\ : label is "";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12\ : label is 15;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12\ : label is 12;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12\ : label is 12;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is "";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 15;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 6;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 11;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[0]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[10]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[11]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[12]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[1]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[2]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[3]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[4]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[5]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[6]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[7]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[8]\,
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg_reg_n_0_[9]\,
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[0]\,
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[10]\,
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[11]\,
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[12]\,
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[1]\,
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[2]\,
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[3]\,
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[4]\,
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[5]\,
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[6]\,
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[7]\,
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[8]\,
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg_reg_n_0_[9]\,
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1) => '0',
      DIA(0) => dina(12),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12_DOA_UNCONNECTED\(1),
      DOA(0) => \gen_rd_b.doutb_reg0\(12),
      DOB(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => wea(0)
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(7 downto 6),
      DIB(1 downto 0) => dina(9 downto 8),
      DIC(1 downto 0) => dina(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 73 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 73 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 9 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 73 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 73 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 74;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 74;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 75776;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 74;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 74;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 74;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 74;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 74;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 74;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 74;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 74;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 74;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 74;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 74;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ : entity is "TRUE";
end \system_axi_vdma_1_0_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 35;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 75776;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 35;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 1023;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0\ : label is 35;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p4_d32";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 36;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 71;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "p4_d32";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 36;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 71;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 75776;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 1023;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 36;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 71;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 1023;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 36;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_1\ : label is 71;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 1023;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "p0_d2";
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 72;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 73;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 1023;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "p0_d2";
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 72;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 73;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 75776;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is "gen_wr_a.gen_word_narrow.mem";
  attribute bram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute bram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 1023;
  attribute bram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 72;
  attribute bram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 73;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 1023;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 72;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_2\ : label is 73;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(73) <= \<const0>\;
  douta(72) <= \<const0>\;
  douta(71) <= \<const0>\;
  douta(70) <= \<const0>\;
  douta(69) <= \<const0>\;
  douta(68) <= \<const0>\;
  douta(67) <= \<const0>\;
  douta(66) <= \<const0>\;
  douta(65) <= \<const0>\;
  douta(64) <= \<const0>\;
  douta(63) <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg_0\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(31 downto 0),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => dina(35 downto 32),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => doutb(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => doutb(35 downto 32),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_SBITERR_UNCONNECTED\,
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 5) => addra(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 5) => addrb(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => dina(67 downto 36),
      DIBDI(31 downto 0) => B"11111111111111111111111111111111",
      DIPADIP(3 downto 0) => dina(71 downto 68),
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => doutb(67 downto 36),
      DOPADOP(3 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => doutb(71 downto 68),
      ECCPARITY(7 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      INJECTDBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTDBITERR_UNCONNECTED\,
      INJECTSBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_INJECTSBITERR_UNCONNECTED\,
      RDADDRECC(8 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      SBITERR => \NLW_gen_wr_a.gen_word_narrow.mem_reg_1_SBITERR_UNCONNECTED\,
      WEA(3) => ena,
      WEA(2) => ena,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_wr_a.gen_word_narrow.mem_reg_2\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => addrb(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 2) => B"00000000000000",
      DIADI(1 downto 0) => dina(73 downto 72),
      DIBDI(15 downto 0) => B"0000000000000011",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 2) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOBDO_UNCONNECTED\(15 downto 2),
      DOBDO(1 downto 0) => doutb(73 downto 72),
      DOPADOP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_2_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena,
      ENBWREN => enb,
      REGCEAREGCE => '0',
      REGCEB => regceb,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => rstb,
      WEA(1) => ena,
      WEA(0) => ena,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_builtin_prim_v6 is
  port (
    EMPTY : out STD_LOGIC;
    FULL : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    rd_tmp : in STD_LOGIC;
    RST : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    sig_last_skid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_builtin_prim_v6 : entity is "builtin_prim_v6";
end system_axi_vdma_1_0_builtin_prim_v6;

architecture STRUCTURE of system_axi_vdma_1_0_builtin_prim_v6 is
  signal \^dout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gf36e1_inst.sngfifo36e1_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_10\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_105\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_11\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_12\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_13\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_15\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_16\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_2\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_29\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_5\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_6\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_7\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_9\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_90\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_91\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_92\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_93\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_94\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_95\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_96\ : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_1\ : label is "soft_lutpair55";
  attribute box_type : string;
  attribute box_type of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
begin
  DOUT(0) <= \^dout\(0);
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAAAAAA"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      I1 => Q(0),
      I2 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\,
      I3 => \^dout\(0),
      I4 => rd_tmp,
      O => E(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      I1 => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\,
      I2 => \^dout\(0),
      I3 => rd_tmp,
      O => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\
    );
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"000A",
      ALMOST_FULL_OFFSET => X"0097",
      DATA_WIDTH => 9,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => \gf36e1_inst.sngfifo36e1_n_0\,
      ALMOSTFULL => p_3_out,
      DBITERR => \gf36e1_inst.sngfifo36e1_n_2\,
      DI(63 downto 1) => B"000000000000000000000000000000000000000000000000000000000000000",
      DI(0) => sig_last_skid_reg_reg(0),
      DIP(7 downto 0) => B"00000000",
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7) => \gf36e1_inst.sngfifo36e1_n_90\,
      DO(6) => \gf36e1_inst.sngfifo36e1_n_91\,
      DO(5) => \gf36e1_inst.sngfifo36e1_n_92\,
      DO(4) => \gf36e1_inst.sngfifo36e1_n_93\,
      DO(3) => \gf36e1_inst.sngfifo36e1_n_94\,
      DO(2) => \gf36e1_inst.sngfifo36e1_n_95\,
      DO(1) => \gf36e1_inst.sngfifo36e1_n_96\,
      DO(0) => \^dout\(0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => \gf36e1_inst.sngfifo36e1_n_105\,
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => EMPTY,
      FULL => FULL,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => m_axi_s2mm_aclk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_9\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_10\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_11\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_12\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_13\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_14\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_15\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_16\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDEN => rd_tmp,
      RDERR => \gf36e1_inst.sngfifo36e1_n_5\,
      REGCE => '0',
      RST => RST,
      RSTREG => '0',
      SBITERR => \gf36e1_inst.sngfifo36e1_n_6\,
      WRCLK => s_axis_s2mm_aclk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_22\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_23\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_24\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_25\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_26\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_27\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_28\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_29\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_33\,
      WREN => WR_EN,
      WRERR => \gf36e1_inst.sngfifo36e1_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_builtin_prim_v6_32 is
  port (
    EMPTY : out STD_LOGIC;
    FULL : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk_0 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    rd_tmp : in STD_LOGIC;
    RST : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_mssa_index_reg_out_reg[1]\ : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]_0\ : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : in STD_LOGIC;
    sig_s_ready_dup4_reg : in STD_LOGIC;
    sig_s_ready_dup4_reg_0 : in STD_LOGIC;
    sig_s_ready_dup4_reg_1 : in STD_LOGIC;
    sig_s_ready_dup4_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_builtin_prim_v6_32 : entity is "builtin_prim_v6";
end system_axi_vdma_1_0_builtin_prim_v6_32;

architecture STRUCTURE of system_axi_vdma_1_0_builtin_prim_v6_32 is
  signal \^dout\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_10\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_11\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_12\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_13\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_15\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_16\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_29\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_5\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_7\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_9\ : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute box_type : string;
  attribute box_type of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
begin
  DOUT(8 downto 0) <= \^dout\(8 downto 0);
  EMPTY <= \^empty\;
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"000A",
      ALMOST_FULL_OFFSET => X"0097",
      DATA_WIDTH => 9,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => p_11_out,
      ALMOSTFULL => p_10_out,
      DBITERR => p_13_out,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => DIN(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => DIN(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => \^dout\(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => \^dout\(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => \^empty\,
      FULL => FULL,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => m_axi_s2mm_aclk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_9\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_10\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_11\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_12\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_13\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_14\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_15\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_16\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDEN => rd_tmp,
      RDERR => \gf36e1_inst.sngfifo36e1_n_5\,
      REGCE => '0',
      RST => RST,
      RSTREG => '0',
      SBITERR => p_12_out,
      WRCLK => s_axis_s2mm_aclk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_22\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_23\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_24\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_25\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_26\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_27\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_28\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_29\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_33\,
      WREN => WR_EN,
      WRERR => \gf36e1_inst.sngfifo36e1_n_7\
    );
\sig_m_valid_dup_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^empty\,
      I1 => sig_s_ready_dup4_reg,
      I2 => sig_s_ready_dup4_reg_0,
      I3 => sig_s_ready_dup4_reg_1,
      I4 => sig_s_ready_dup4_reg_2,
      O => m_axi_s2mm_aclk_0
    );
\sig_mssa_index_reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"84B4FFFF84B40000"
    )
        port map (
      I0 => \^dout\(7),
      I1 => \^dout\(6),
      I2 => \^dout\(8),
      I3 => \^dout\(5),
      I4 => \sig_mssa_index_reg_out_reg[1]\,
      I5 => \sig_mssa_index_reg_out_reg[0]\,
      O => D(0)
    );
\sig_mssa_index_reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0F4FFFFA0F40000"
    )
        port map (
      I0 => \^dout\(6),
      I1 => \^dout\(8),
      I2 => \^dout\(7),
      I3 => \^dout\(5),
      I4 => \sig_mssa_index_reg_out_reg[1]\,
      I5 => \sig_mssa_index_reg_out_reg[1]_0\,
      O => D(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_builtin_prim_v6_33 is
  port (
    EMPTY : out STD_LOGIC;
    FULL : out STD_LOGIC;
    m_axi_s2mm_aclk_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    rd_tmp : out STD_LOGIC;
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    RST : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    p_88_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    minusOp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_0\ : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_data_skid_reg_reg[25]\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[25]_0\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[25]_1\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[25]_2\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[25]_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_builtin_prim_v6_33 : entity is "builtin_prim_v6";
end system_axi_vdma_1_0_builtin_prim_v6_33;

architecture STRUCTURE of system_axi_vdma_1_0_builtin_prim_v6_33 is
  signal \^empty\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_10\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_11\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_12\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_13\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_15\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_16\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_29\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_5\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_7\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_9\ : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal \^rd_tmp\ : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute box_type : string;
  attribute box_type of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
begin
  EMPTY <= \^empty\;
  rd_tmp <= \^rd_tmp\;
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(9),
      I1 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5_n_0\,
      I2 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(9),
      I3 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\,
      O => \vsize_vid_reg[12]\(9)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(10),
      I1 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5_n_0\,
      I2 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(10),
      I3 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\,
      O => \vsize_vid_reg[12]\(10)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5_n_0\,
      I1 => minusOp(11),
      I2 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(11),
      I3 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\,
      O => \vsize_vid_reg[12]\(11)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_0\,
      I2 => \^rd_tmp\,
      I3 => DOUT(0),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(0),
      I1 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5_n_0\,
      I2 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(0),
      I3 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\,
      O => \vsize_vid_reg[12]\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(1),
      I1 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5_n_0\,
      I2 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(1),
      I3 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\,
      O => \vsize_vid_reg[12]\(1)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(2),
      I1 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5_n_0\,
      I2 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(2),
      I3 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\,
      O => \vsize_vid_reg[12]\(2)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(3),
      I1 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5_n_0\,
      I2 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(3),
      I3 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\,
      O => \vsize_vid_reg[12]\(3)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(4),
      I1 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5_n_0\,
      I2 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(4),
      I3 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\,
      O => \vsize_vid_reg[12]\(4)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(5),
      I1 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5_n_0\,
      I2 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(5),
      I3 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\,
      O => \vsize_vid_reg[12]\(5)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(6),
      I1 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5_n_0\,
      I2 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(6),
      I3 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\,
      O => \vsize_vid_reg[12]\(6)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(7),
      I1 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5_n_0\,
      I2 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(7),
      I3 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\,
      O => \vsize_vid_reg[12]\(7)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F088"
    )
        port map (
      I0 => minusOp(8),
      I1 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_5_n_0\,
      I2 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(8),
      I3 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\,
      O => \vsize_vid_reg[12]\(8)
    );
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"000A",
      ALMOST_FULL_OFFSET => X"0097",
      DATA_WIDTH => 9,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => p_18_out,
      ALMOSTFULL => p_17_out,
      DBITERR => p_20_out,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_88_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_88_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => m_axi_s2mm_aclk_0(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => m_axi_s2mm_aclk_0(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => \^empty\,
      FULL => FULL,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => m_axi_s2mm_aclk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_9\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_10\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_11\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_12\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_13\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_14\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_15\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_16\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDEN => \^rd_tmp\,
      RDERR => \gf36e1_inst.sngfifo36e1_n_5\,
      REGCE => '0',
      RST => RST,
      RSTREG => '0',
      SBITERR => p_19_out,
      WRCLK => s_axis_s2mm_aclk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_22\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_23\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_24\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_25\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_26\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_27\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_28\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_29\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_33\,
      WREN => WR_EN,
      WRERR => \gf36e1_inst.sngfifo36e1_n_7\
    );
\gf36e1_inst.sngfifo36e1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \sig_data_skid_reg_reg[25]\,
      I1 => \^empty\,
      I2 => \sig_data_skid_reg_reg[25]_0\,
      I3 => \sig_data_skid_reg_reg[25]_1\,
      I4 => \sig_data_skid_reg_reg[25]_2\,
      I5 => \sig_data_skid_reg_reg[25]_3\,
      O => \^rd_tmp\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_builtin_prim_v6_34 is
  port (
    EMPTY : out STD_LOGIC;
    FULL : out STD_LOGIC;
    m_axi_s2mm_aclk_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    rd_tmp : in STD_LOGIC;
    RST : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    p_88_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_builtin_prim_v6_34 : entity is "builtin_prim_v6";
end system_axi_vdma_1_0_builtin_prim_v6_34;

architecture STRUCTURE of system_axi_vdma_1_0_builtin_prim_v6_34 is
  signal \gf36e1_inst.sngfifo36e1_n_10\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_11\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_12\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_13\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_15\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_16\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_29\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_5\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_7\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_9\ : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute box_type : string;
  attribute box_type of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"000A",
      ALMOST_FULL_OFFSET => X"0097",
      DATA_WIDTH => 9,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => p_25_out,
      ALMOSTFULL => p_24_out,
      DBITERR => p_27_out,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_88_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_88_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => m_axi_s2mm_aclk_0(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => m_axi_s2mm_aclk_0(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => EMPTY,
      FULL => FULL,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => m_axi_s2mm_aclk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_9\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_10\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_11\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_12\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_13\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_14\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_15\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_16\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDEN => rd_tmp,
      RDERR => \gf36e1_inst.sngfifo36e1_n_5\,
      REGCE => '0',
      RST => RST,
      RSTREG => '0',
      SBITERR => p_26_out,
      WRCLK => s_axis_s2mm_aclk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_22\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_23\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_24\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_25\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_26\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_27\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_28\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_29\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_33\,
      WREN => WR_EN,
      WRERR => \gf36e1_inst.sngfifo36e1_n_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_builtin_prim_v6_35 is
  port (
    EMPTY : out STD_LOGIC;
    m_axi_s2mm_aclk_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    fifo_full_i : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    rd_tmp : in STD_LOGIC;
    RST : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    p_88_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    FULL : in STD_LOGIC;
    \r0_out_sel_next_r[1]_i_2\ : in STD_LOGIC;
    \r0_out_sel_next_r[1]_i_2_0\ : in STD_LOGIC;
    \r0_out_sel_next_r[1]_i_2_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_builtin_prim_v6_35 : entity is "builtin_prim_v6";
end system_axi_vdma_1_0_builtin_prim_v6_35;

architecture STRUCTURE of system_axi_vdma_1_0_builtin_prim_v6_35 is
  signal \gf36e1_inst.sngfifo36e1_n_10\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_11\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_12\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_13\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_14\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_15\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_16\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_17\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_18\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_19\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_20\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_22\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_23\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_24\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_25\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_26\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_27\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_28\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_29\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_30\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_31\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_32\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_33\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_5\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_7\ : STD_LOGIC;
  signal \gf36e1_inst.sngfifo36e1_n_9\ : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_34_out : STD_LOGIC;
  signal \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 to 12 );
  attribute box_type : string;
  attribute box_type of \gf36e1_inst.sngfifo36e1\ : label is "PRIMITIVE";
begin
\gf36e1_inst.sngfifo36e1\: unisim.vcomponents.FIFO36E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"000A",
      ALMOST_FULL_OFFSET => X"0097",
      DATA_WIDTH => 9,
      DO_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      EN_SYN => false,
      FIFO_MODE => "FIFO36",
      FIRST_WORD_FALL_THROUGH => true,
      INIT => X"000000000000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000000000000"
    )
        port map (
      ALMOSTEMPTY => p_32_out,
      ALMOSTFULL => p_31_out,
      DBITERR => p_34_out,
      DI(63 downto 8) => B"00000000000000000000000000000000000000000000000000000000",
      DI(7 downto 0) => p_88_out(7 downto 0),
      DIP(7 downto 1) => B"0000000",
      DIP(0) => p_88_out(8),
      DO(63 downto 8) => \NLW_gf36e1_inst.sngfifo36e1_DO_UNCONNECTED\(63 downto 8),
      DO(7 downto 0) => m_axi_s2mm_aclk_0(7 downto 0),
      DOP(7 downto 1) => \NLW_gf36e1_inst.sngfifo36e1_DOP_UNCONNECTED\(7 downto 1),
      DOP(0) => m_axi_s2mm_aclk_0(8),
      ECCPARITY(7 downto 0) => \NLW_gf36e1_inst.sngfifo36e1_ECCPARITY_UNCONNECTED\(7 downto 0),
      EMPTY => EMPTY,
      FULL => p_29_out,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDCLK => m_axi_s2mm_aclk,
      RDCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_RDCOUNT_UNCONNECTED\(12),
      RDCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_9\,
      RDCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_10\,
      RDCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_11\,
      RDCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_12\,
      RDCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_13\,
      RDCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_14\,
      RDCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_15\,
      RDCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_16\,
      RDCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_17\,
      RDCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_18\,
      RDCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_19\,
      RDCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_20\,
      RDEN => rd_tmp,
      RDERR => \gf36e1_inst.sngfifo36e1_n_5\,
      REGCE => '0',
      RST => RST,
      RSTREG => '0',
      SBITERR => p_33_out,
      WRCLK => s_axis_s2mm_aclk,
      WRCOUNT(12) => \NLW_gf36e1_inst.sngfifo36e1_WRCOUNT_UNCONNECTED\(12),
      WRCOUNT(11) => \gf36e1_inst.sngfifo36e1_n_22\,
      WRCOUNT(10) => \gf36e1_inst.sngfifo36e1_n_23\,
      WRCOUNT(9) => \gf36e1_inst.sngfifo36e1_n_24\,
      WRCOUNT(8) => \gf36e1_inst.sngfifo36e1_n_25\,
      WRCOUNT(7) => \gf36e1_inst.sngfifo36e1_n_26\,
      WRCOUNT(6) => \gf36e1_inst.sngfifo36e1_n_27\,
      WRCOUNT(5) => \gf36e1_inst.sngfifo36e1_n_28\,
      WRCOUNT(4) => \gf36e1_inst.sngfifo36e1_n_29\,
      WRCOUNT(3) => \gf36e1_inst.sngfifo36e1_n_30\,
      WRCOUNT(2) => \gf36e1_inst.sngfifo36e1_n_31\,
      WRCOUNT(1) => \gf36e1_inst.sngfifo36e1_n_32\,
      WRCOUNT(0) => \gf36e1_inst.sngfifo36e1_n_33\,
      WREN => WR_EN,
      WRERR => \gf36e1_inst.sngfifo36e1_n_7\
    );
\gf36e1_inst.sngfifo36e1_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_29_out,
      I1 => FULL,
      I2 => \r0_out_sel_next_r[1]_i_2\,
      I3 => \r0_out_sel_next_r[1]_i_2_0\,
      I4 => \r0_out_sel_next_r[1]_i_2_1\,
      O => fifo_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_reset_builtin is
  port (
    RST : out STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_reset_builtin : entity is "reset_builtin";
end system_axi_vdma_1_0_reset_builtin;

architecture STRUCTURE of system_axi_vdma_1_0_reset_builtin is
  signal power_on_rd_rst : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg : string;
  attribute async_reg of power_on_rd_rst : signal is "true";
  attribute msgon : string;
  attribute msgon of power_on_rd_rst : signal is "true";
  signal power_on_wr_rst : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of power_on_wr_rst : signal is "true";
  attribute msgon of power_on_wr_rst : signal is "true";
  signal rd_rst_reg1 : STD_LOGIC;
  attribute async_reg of rd_rst_reg1 : signal is "true";
  attribute msgon of rd_rst_reg1 : signal is "true";
  signal rd_rst_reg2 : STD_LOGIC;
  attribute async_reg of rd_rst_reg2 : signal is "true";
  attribute msgon of rd_rst_reg2 : signal is "true";
  signal \rsync.ric.wr_rst_fb_reg[1]_srl4_n_0\ : STD_LOGIC;
  signal \rsync.ric.wr_rst_fb_reg_n_0_[0]\ : STD_LOGIC;
  signal \rsync.ric.wr_rst_reg_i_1_n_0\ : STD_LOGIC;
  signal wr_rst_reg : STD_LOGIC;
  signal wr_rst_reg1 : STD_LOGIC;
  attribute async_reg of wr_rst_reg1 : signal is "true";
  attribute msgon of wr_rst_reg1 : signal is "true";
  signal wr_rst_reg2 : STD_LOGIC;
  attribute async_reg of wr_rst_reg2 : signal is "true";
  attribute msgon of wr_rst_reg2 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[0]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[1]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[2]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[3]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[4]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_rd_rst_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_rd_rst_reg[5]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_rd_rst_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[0]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[0]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[1]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[1]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[2]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[2]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[3]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[3]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[4]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[4]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.power_on_wr_rst_reg[5]\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.power_on_wr_rst_reg[5]\ : label is "yes";
  attribute msgon of \rsync.ric.power_on_wr_rst_reg[5]\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.rd_rst_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.rd_rst_reg1_reg\ : label is "yes";
  attribute msgon of \rsync.ric.rd_rst_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.rd_rst_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.rd_rst_reg2_reg\ : label is "yes";
  attribute msgon of \rsync.ric.rd_rst_reg2_reg\ : label is "true";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \rsync.ric.wr_rst_fb_reg[1]_srl4\ : label is "U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg ";
  attribute srl_name : string;
  attribute srl_name of \rsync.ric.wr_rst_fb_reg[1]_srl4\ : label is "U0/\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4 ";
  attribute ASYNC_REG_boolean of \rsync.ric.wr_rst_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.wr_rst_reg1_reg\ : label is "yes";
  attribute msgon of \rsync.ric.wr_rst_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \rsync.ric.wr_rst_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \rsync.ric.wr_rst_reg2_reg\ : label is "yes";
  attribute msgon of \rsync.ric.wr_rst_reg2_reg\ : label is "true";
begin
\gf36e1_inst.sngfifo36e1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wr_rst_reg,
      I1 => power_on_wr_rst(0),
      O => RST
    );
\rsync.ric.power_on_rd_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => power_on_rd_rst(1),
      Q => power_on_rd_rst(0),
      R => '0'
    );
\rsync.ric.power_on_rd_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => power_on_rd_rst(2),
      Q => power_on_rd_rst(1),
      R => '0'
    );
\rsync.ric.power_on_rd_rst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => power_on_rd_rst(3),
      Q => power_on_rd_rst(2),
      R => '0'
    );
\rsync.ric.power_on_rd_rst_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => power_on_rd_rst(4),
      Q => power_on_rd_rst(3),
      R => '0'
    );
\rsync.ric.power_on_rd_rst_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => power_on_rd_rst(5),
      Q => power_on_rd_rst(4),
      R => '0'
    );
\rsync.ric.power_on_rd_rst_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => power_on_rd_rst(5),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => power_on_wr_rst(1),
      Q => power_on_wr_rst(0),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => power_on_wr_rst(2),
      Q => power_on_wr_rst(1),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => power_on_wr_rst(3),
      Q => power_on_wr_rst(2),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => power_on_wr_rst(4),
      Q => power_on_wr_rst(3),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => power_on_wr_rst(5),
      Q => power_on_wr_rst(4),
      R => '0'
    );
\rsync.ric.power_on_wr_rst_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '0',
      Q => power_on_wr_rst(5),
      R => '0'
    );
\rsync.ric.rd_rst_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => '0',
      PRE => sig_reset_reg,
      Q => rd_rst_reg1
    );
\rsync.ric.rd_rst_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => rd_rst_reg1,
      PRE => sig_reset_reg,
      Q => rd_rst_reg2
    );
\rsync.ric.wr_rst_fb_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \rsync.ric.wr_rst_fb_reg[1]_srl4_n_0\,
      Q => \rsync.ric.wr_rst_fb_reg_n_0_[0]\,
      R => '0'
    );
\rsync.ric.wr_rst_fb_reg[1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axis_s2mm_aclk,
      D => wr_rst_reg,
      Q => \rsync.ric.wr_rst_fb_reg[1]_srl4_n_0\
    );
\rsync.ric.wr_rst_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => '0',
      PRE => sig_reset_reg,
      Q => wr_rst_reg1
    );
\rsync.ric.wr_rst_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => wr_rst_reg1,
      PRE => sig_reset_reg,
      Q => wr_rst_reg2
    );
\rsync.ric.wr_rst_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_reg,
      I1 => \rsync.ric.wr_rst_fb_reg_n_0_[0]\,
      O => \rsync.ric.wr_rst_reg_i_1_n_0\
    );
\rsync.ric.wr_rst_reg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \rsync.ric.wr_rst_reg_i_1_n_0\,
      PRE => wr_rst_reg2,
      Q => wr_rst_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_lite_if is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    p_15_out : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0\ : out STD_LOGIC;
    p_14_out : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0\ : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_axi2ip_wrce : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_resetn : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    p_73_out : in STD_LOGIC_VECTOR ( 21 downto 0 );
    s2mm_prmry_resetn : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    stop : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dma_interr_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0\ : in STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg\ : in STD_LOGIC;
    lsize_err_reg : in STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ : in STD_LOGIC;
    ioc_irq_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dly_irq_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1\ : in STD_LOGIC;
    lsize_more_err_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_irqdelay_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    fsize_mismatch_err : in STD_LOGIC;
    s2mm_fsize_more_or_sof_late : in STD_LOGIC;
    p_55_out : in STD_LOGIC;
    lsize_mismatch_err : in STD_LOGIC;
    ch2_dly_irq_set : in STD_LOGIC;
    lsize_more_mismatch_err : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_lite_if : entity is "axi_vdma_lite_if";
end system_axi_vdma_1_0_axi_vdma_lite_if;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_lite_if is
  signal \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0\ : STD_LOGIC;
  signal \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[13]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[14]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[15]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[16]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[17]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[18]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[19]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[21]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[22]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\ : STD_LOGIC;
  signal \addr_region_mm2s_rden_cmb__5\ : STD_LOGIC;
  signal arvalid : STD_LOGIC;
  signal awaddr : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal awvalid : STD_LOGIC;
  signal axi2ip_rdaddr_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg : string;
  attribute async_reg of axi2ip_rdaddr_captured_mm2s_cdc_tig : signal is "true";
  signal \axi2ip_rdaddr_captured_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi2ip_rdaddr_captured_reg_n_0_[7]\ : STD_LOGIC;
  signal axi2ip_rdaddr_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_rdaddr_captured_s2mm_cdc_tig : signal is "true";
  signal axi2ip_wraddr_captured : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal axi2ip_wraddr_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_wraddr_captured_mm2s_cdc_tig : signal is "true";
  signal axi2ip_wraddr_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute async_reg of axi2ip_wraddr_captured_s2mm_cdc_tig : signal is "true";
  signal bvalid_out_i_i_1_n_0 : STD_LOGIC;
  signal ip2axi_rddata_captured : STD_LOGIC_VECTOR ( 30 downto 4 );
  signal ip2axi_rddata_captured_mm2s_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_mm2s_cdc_tig : signal is "true";
  signal ip2axi_rddata_captured_s2mm_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of ip2axi_rddata_captured_s2mm_cdc_tig : signal is "true";
  signal ip2axi_rddata_int_inferred_i_33_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_34_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_35_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_36_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_37_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_38_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_39_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_40_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_41_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_42_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_43_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_44_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_45_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_46_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_47_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_48_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_49_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_50_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_51_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_52_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_53_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_54_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_55_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_56_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_57_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_58_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_59_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_60_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_61_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_62_n_0 : STD_LOGIC;
  signal ip2axi_rddata_int_inferred_i_63_n_0 : STD_LOGIC;
  signal lite_wr_addr_phase_finished_data_phase_started : STD_LOGIC;
  signal lite_wr_addr_phase_finished_data_phase_started_i_1_n_0 : STD_LOGIC;
  signal mm2s_axi2ip_wrdata_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of mm2s_axi2ip_wrdata_cdc_tig : signal is "true";
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal prepare_wrce : STD_LOGIC;
  signal prepare_wrce_d1 : STD_LOGIC;
  signal prepare_wrce_pulse_lite : STD_LOGIC;
  signal prepare_wrce_pulse_lite_d6 : STD_LOGIC;
  signal read_has_started_i : STD_LOGIC;
  signal read_has_started_i_i_1_n_0 : STD_LOGIC;
  signal s2mm_axi2ip_wrdata_cdc_tig : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute async_reg of s2mm_axi2ip_wrdata_cdc_tig : signal is "true";
  signal s2mm_ip2axi_rddata_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_lite_arready\ : STD_LOGIC;
  signal \^s_axi_lite_awready\ : STD_LOGIC;
  signal \^s_axi_lite_bvalid\ : STD_LOGIC;
  signal \^s_axi_lite_rvalid\ : STD_LOGIC;
  signal \^s_axi_lite_wready\ : STD_LOGIC;
  signal sig_arvalid_arrived_d1 : STD_LOGIC;
  signal sig_arvalid_arrived_d1_i_1_n_0 : STD_LOGIC;
  signal sig_arvalid_arrived_d4 : STD_LOGIC;
  signal \sig_arvalid_detected__0\ : STD_LOGIC;
  signal sig_awvalid_arrived_d1 : STD_LOGIC;
  signal sig_awvalid_arrived_d1_i_1_n_0 : STD_LOGIC;
  signal \sig_awvalid_detected__0\ : STD_LOGIC;
  signal wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal write_has_started : STD_LOGIC;
  signal write_has_started_i_1_n_0 : STD_LOGIC;
  signal wvalid : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3\ : label is "soft_lutpair5";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[9]\ : label is "yes";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1\ : label is "soft_lutpair7";
  attribute srl_name : string;
  attribute srl_name of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6\ : label is "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6 ";
  attribute SOFT_HLUTNM of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1\ : label is "soft_lutpair7";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[16]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[16]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[17]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[17]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[20]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[20]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[25]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[25]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[28]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[28]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[30]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[30]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[9]\ : label is "yes";
  attribute srl_name of \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3\ : label is "U0/\AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3 ";
  attribute SOFT_HLUTNM of ip2axi_rddata_int_inferred_i_22 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of ip2axi_rddata_int_inferred_i_23 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of sig_arvalid_arrived_d1_i_1 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of sig_awvalid_arrived_d1_i_1 : label is "soft_lutpair8";
begin
  D(31 downto 0) <= s2mm_axi2ip_wrdata_cdc_tig(31 downto 0);
  s_axi_lite_arready <= \^s_axi_lite_arready\;
  s_axi_lite_awready <= \^s_axi_lite_awready\;
  s_axi_lite_bvalid <= \^s_axi_lite_bvalid\;
  s_axi_lite_rvalid <= \^s_axi_lite_rvalid\;
  s_axi_lite_wready <= \^s_axi_lite_wready\;
\ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s2mm_axi2ip_wrdata_cdc_tig(28),
      I1 => p_73_out(18),
      O => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0\
    );
\ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s2mm_axi2ip_wrdata_cdc_tig(20),
      I1 => p_73_out(10),
      O => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized1_37\
     port map (
      D(22 downto 20) => s2mm_axi2ip_wrdata_cdc_tig(31 downto 29),
      D(19 downto 7) => s2mm_axi2ip_wrdata_cdc_tig(27 downto 15),
      D(6 downto 4) => s2mm_axi2ip_wrdata_cdc_tig(13 downto 11),
      D(3 downto 2) => s2mm_axi2ip_wrdata_cdc_tig(8 downto 7),
      D(1) => s2mm_axi2ip_wrdata_cdc_tig(4),
      D(0) => s2mm_axi2ip_wrdata_cdc_tig(0),
      \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg\ => \ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_i_5_n_0\,
      \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_reg\ => \ENABLE_DMACR_FRM_CNTR.irqthresh_wren_i_i_5_n_0\,
      \GEN_FOR_FLUSH.fsize_err_reg\ => \GEN_FOR_FLUSH.fsize_err_reg\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\(0) => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]_0\(0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0\,
      SR(0) => SR(0),
      ch2_dly_irq_set => ch2_dly_irq_set,
      dly_irq_reg => dly_irq_reg,
      dma_interr_reg => dma_interr_reg,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      fsize_mismatch_err => fsize_mismatch_err,
      ioc_irq_reg => ioc_irq_reg,
      lite_wr_addr_phase_finished_data_phase_started => lite_wr_addr_phase_finished_data_phase_started,
      lsize_err_reg => lsize_err_reg,
      lsize_mismatch_err => lsize_mismatch_err,
      lsize_more_err_reg => lsize_more_err_reg,
      lsize_more_mismatch_err => lsize_more_mismatch_err,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5 downto 0) => axi2ip_wraddr_captured_s2mm_cdc_tig(7 downto 2),
      p_14_out => p_14_out,
      p_15_out => p_15_out,
      p_55_out => p_55_out,
      p_73_out(15 downto 13) => p_73_out(21 downto 19),
      p_73_out(12 downto 6) => p_73_out(17 downto 11),
      p_73_out(5 downto 2) => p_73_out(9 downto 6),
      p_73_out(1) => p_73_out(2),
      p_73_out(0) => p_73_out(0),
      p_79_out => p_79_out,
      prepare_wrce_d1 => prepare_wrce_d1,
      prmry_reset2 => prmry_reset2,
      s2mm_axi2ip_wrce(5 downto 0) => s2mm_axi2ip_wrce(5 downto 0),
      s2mm_fsize_more_or_sof_late => s2mm_fsize_more_or_sof_late,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk,
      stop => stop,
      wvalid => wvalid
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.arready_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_arvalid_arrived_d4,
      Q => \^s_axi_lite_arready\,
      R => SR(0)
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[3]\,
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_rdaddr_captured_s2mm_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      Q => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(2),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(3),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(4),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(5),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(6),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => axi2ip_wraddr_captured(7),
      Q => axi2ip_wraddr_captured_s2mm_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A82028"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(0),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[0]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\(2),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(10),
      I5 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(10)
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(11),
      I5 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(11)
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(12),
      I5 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(12)
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A82028"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(13),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[13]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A82028"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(14),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[14]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A82028"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(15),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[15]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A82028"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(16),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[16]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A82028"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(17),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[17]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A82028"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(18),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[18]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A82028"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(19),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[19]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A82028"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(1),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[1]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A82028"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(20),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A82028"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(21),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[21]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A82028"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(22),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[22]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A82028"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(23),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[23]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \out\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(24),
      I5 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(24)
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E000E000EFF0E00"
    )
        port map (
      I0 => \out\(1),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(25),
      I5 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(25)
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \out\(2),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(26),
      I5 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(26)
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \out\(3),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(27),
      I5 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(27)
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \out\(4),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(28),
      I5 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(28)
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I3 => ip2axi_rddata_captured_s2mm_cdc_tig(29),
      I4 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(29)
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A82028"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(2),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[2]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I3 => ip2axi_rddata_captured_s2mm_cdc_tig(30),
      I4 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(30)
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[3]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"540F"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => \addr_region_mm2s_rden_cmb__5\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8002"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A82028"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(31),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_2_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A82028"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(3),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[3]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I3 => ip2axi_rddata_captured_s2mm_cdc_tig(4),
      I4 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(4)
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A82028"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(5),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[5]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I3 => ip2axi_rddata_captured_s2mm_cdc_tig(6),
      I4 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(6)
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A82028"
    )
        port map (
      I0 => ip2axi_rddata_captured_s2mm_cdc_tig(7),
      I1 => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      I2 => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      I3 => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      I4 => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[7]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\(0),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(8),
      I5 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(8)
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004FF0400"
    )
        port map (
      I0 => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\(1),
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_2_n_0\,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\,
      I4 => ip2axi_rddata_captured_s2mm_cdc_tig(9),
      I5 => \addr_region_mm2s_rden_cmb__5\,
      O => ip2axi_rddata_captured(9)
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[0]_i_1_n_0\,
      Q => s_axi_lite_rdata(0),
      R => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(10),
      Q => s_axi_lite_rdata(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(11),
      Q => s_axi_lite_rdata(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(12),
      Q => s_axi_lite_rdata(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[13]_i_1_n_0\,
      Q => s_axi_lite_rdata(13),
      R => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[14]_i_1_n_0\,
      Q => s_axi_lite_rdata(14),
      R => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[15]_i_1_n_0\,
      Q => s_axi_lite_rdata(15),
      R => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[16]_i_1_n_0\,
      Q => s_axi_lite_rdata(16),
      R => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[17]_i_1_n_0\,
      Q => s_axi_lite_rdata(17),
      R => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[18]_i_1_n_0\,
      Q => s_axi_lite_rdata(18),
      R => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[19]_i_1_n_0\,
      Q => s_axi_lite_rdata(19),
      R => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[1]_i_1_n_0\,
      Q => s_axi_lite_rdata(1),
      R => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[20]_i_1_n_0\,
      Q => s_axi_lite_rdata(20),
      R => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[21]_i_1_n_0\,
      Q => s_axi_lite_rdata(21),
      R => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[22]_i_1_n_0\,
      Q => s_axi_lite_rdata(22),
      R => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[23]_i_1_n_0\,
      Q => s_axi_lite_rdata(23),
      R => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(24),
      Q => s_axi_lite_rdata(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(25),
      Q => s_axi_lite_rdata(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(26),
      Q => s_axi_lite_rdata(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(27),
      Q => s_axi_lite_rdata(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(28),
      Q => s_axi_lite_rdata(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(29),
      Q => s_axi_lite_rdata(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[2]_i_1_n_0\,
      Q => s_axi_lite_rdata(2),
      R => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(30),
      Q => s_axi_lite_rdata(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_2_n_0\,
      Q => s_axi_lite_rdata(31),
      R => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[3]_i_1_n_0\,
      Q => s_axi_lite_rdata(3),
      R => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(4),
      Q => s_axi_lite_rdata(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[5]_i_1_n_0\,
      Q => s_axi_lite_rdata(5),
      R => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(6),
      Q => s_axi_lite_rdata(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[7]_i_1_n_0\,
      Q => s_axi_lite_rdata(7),
      R => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(8),
      Q => s_axi_lite_rdata(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => ip2axi_rddata_captured(9),
      Q => s_axi_lite_rdata(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(0),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(10),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(11),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(12),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(13),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(14),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(15),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(16),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(17),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(18),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(19),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(1),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(20),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(21),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(22),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(23),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(24),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(25),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(26),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(27),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(28),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(29),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(2),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(30),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(31),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(3),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(4),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(5),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(6),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(7),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(8),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_s2mm_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s2mm_ip2axi_rddata_d1(9),
      Q => ip2axi_rddata_captured_s2mm_cdc_tig(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lite_wr_addr_phase_finished_data_phase_started,
      I1 => wvalid,
      O => prepare_wrce
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prepare_wrce,
      Q => prepare_wrce_d1,
      R => SR(0)
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => s_axi_lite_aclk,
      D => prepare_wrce_pulse_lite,
      Q => prepare_wrce_pulse_lite_d6
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wvalid,
      I1 => lite_wr_addr_phase_finished_data_phase_started,
      I2 => prepare_wrce_d1,
      O => prepare_wrce_pulse_lite
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \^s_axi_lite_arready\,
      I1 => s_axi_lite_resetn,
      I2 => s_axi_lite_rready,
      I3 => \^s_axi_lite_rvalid\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.rvalid_out_i_i_1_n_0\,
      Q => \^s_axi_lite_rvalid\,
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(0),
      Q => s2mm_axi2ip_wrdata_cdc_tig(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(10),
      Q => s2mm_axi2ip_wrdata_cdc_tig(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(11),
      Q => s2mm_axi2ip_wrdata_cdc_tig(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(12),
      Q => s2mm_axi2ip_wrdata_cdc_tig(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(13),
      Q => s2mm_axi2ip_wrdata_cdc_tig(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(14),
      Q => s2mm_axi2ip_wrdata_cdc_tig(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(15),
      Q => s2mm_axi2ip_wrdata_cdc_tig(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(16),
      Q => s2mm_axi2ip_wrdata_cdc_tig(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(17),
      Q => s2mm_axi2ip_wrdata_cdc_tig(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(18),
      Q => s2mm_axi2ip_wrdata_cdc_tig(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(19),
      Q => s2mm_axi2ip_wrdata_cdc_tig(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(1),
      Q => s2mm_axi2ip_wrdata_cdc_tig(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(20),
      Q => s2mm_axi2ip_wrdata_cdc_tig(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(21),
      Q => s2mm_axi2ip_wrdata_cdc_tig(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(22),
      Q => s2mm_axi2ip_wrdata_cdc_tig(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(23),
      Q => s2mm_axi2ip_wrdata_cdc_tig(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(24),
      Q => s2mm_axi2ip_wrdata_cdc_tig(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(25),
      Q => s2mm_axi2ip_wrdata_cdc_tig(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(26),
      Q => s2mm_axi2ip_wrdata_cdc_tig(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(27),
      Q => s2mm_axi2ip_wrdata_cdc_tig(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(28),
      Q => s2mm_axi2ip_wrdata_cdc_tig(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(29),
      Q => s2mm_axi2ip_wrdata_cdc_tig(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(2),
      Q => s2mm_axi2ip_wrdata_cdc_tig(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(30),
      Q => s2mm_axi2ip_wrdata_cdc_tig(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(31),
      Q => s2mm_axi2ip_wrdata_cdc_tig(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(3),
      Q => s2mm_axi2ip_wrdata_cdc_tig(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(4),
      Q => s2mm_axi2ip_wrdata_cdc_tig(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(5),
      Q => s2mm_axi2ip_wrdata_cdc_tig(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(6),
      Q => s2mm_axi2ip_wrdata_cdc_tig(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(7),
      Q => s2mm_axi2ip_wrdata_cdc_tig(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(8),
      Q => s2mm_axi2ip_wrdata_cdc_tig(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => wdata(9),
      Q => s2mm_axi2ip_wrdata_cdc_tig(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(0),
      Q => s2mm_ip2axi_rddata_d1(0),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(10),
      Q => s2mm_ip2axi_rddata_d1(10),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(11),
      Q => s2mm_ip2axi_rddata_d1(11),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(12),
      Q => s2mm_ip2axi_rddata_d1(12),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(13),
      Q => s2mm_ip2axi_rddata_d1(13),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(14),
      Q => s2mm_ip2axi_rddata_d1(14),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(15),
      Q => s2mm_ip2axi_rddata_d1(15),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(16),
      Q => s2mm_ip2axi_rddata_d1(16),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(17),
      Q => s2mm_ip2axi_rddata_d1(17),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(18),
      Q => s2mm_ip2axi_rddata_d1(18),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(19),
      Q => s2mm_ip2axi_rddata_d1(19),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(1),
      Q => s2mm_ip2axi_rddata_d1(1),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(20),
      Q => s2mm_ip2axi_rddata_d1(20),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(21),
      Q => s2mm_ip2axi_rddata_d1(21),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(22),
      Q => s2mm_ip2axi_rddata_d1(22),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(23),
      Q => s2mm_ip2axi_rddata_d1(23),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(24),
      Q => s2mm_ip2axi_rddata_d1(24),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(25),
      Q => s2mm_ip2axi_rddata_d1(25),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(26),
      Q => s2mm_ip2axi_rddata_d1(26),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(27),
      Q => s2mm_ip2axi_rddata_d1(27),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(28),
      Q => s2mm_ip2axi_rddata_d1(28),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(29),
      Q => s2mm_ip2axi_rddata_d1(29),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(2),
      Q => s2mm_ip2axi_rddata_d1(2),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(30),
      Q => s2mm_ip2axi_rddata_d1(30),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(31),
      Q => s2mm_ip2axi_rddata_d1(31),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(3),
      Q => s2mm_ip2axi_rddata_d1(3),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(4),
      Q => s2mm_ip2axi_rddata_d1(4),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(5),
      Q => s2mm_ip2axi_rddata_d1(5),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(6),
      Q => s2mm_ip2axi_rddata_d1(6),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(7),
      Q => s2mm_ip2axi_rddata_d1(7),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(8),
      Q => s2mm_ip2axi_rddata_d1(8),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(9),
      Q => s2mm_ip2axi_rddata_d1(9),
      R => '0'
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => s_axi_lite_aclk,
      D => sig_arvalid_arrived_d1,
      Q => sig_arvalid_arrived_d4
    );
\GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.wready_out_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => prepare_wrce_pulse_lite_d6,
      Q => \^s_axi_lite_wready\,
      R => SR(0)
    );
\araddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(0),
      Q => \p_2_in__0\(0),
      R => SR(0)
    );
\araddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(1),
      Q => \p_2_in__0\(1),
      R => SR(0)
    );
\araddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(2),
      Q => \p_2_in__0\(2),
      R => SR(0)
    );
\araddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(3),
      Q => \p_2_in__0\(3),
      R => SR(0)
    );
\araddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(4),
      Q => \p_2_in__0\(4),
      R => SR(0)
    );
\araddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_araddr(5),
      Q => \p_2_in__0\(5),
      R => SR(0)
    );
arvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_arvalid,
      Q => arvalid,
      R => SR(0)
    );
\awaddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(0),
      Q => awaddr(2),
      R => SR(0)
    );
\awaddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(1),
      Q => awaddr(3),
      R => SR(0)
    );
\awaddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(2),
      Q => awaddr(4),
      R => SR(0)
    );
\awaddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(3),
      Q => awaddr(5),
      R => SR(0)
    );
\awaddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(4),
      Q => awaddr(6),
      R => SR(0)
    );
\awaddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awaddr(5),
      Q => awaddr(7),
      R => SR(0)
    );
awready_out_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \sig_awvalid_detected__0\,
      Q => \^s_axi_lite_awready\,
      R => SR(0)
    );
awvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_awvalid,
      Q => awvalid,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => \p_2_in__0\(0),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[2]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => \p_2_in__0\(1),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[3]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => \p_2_in__0\(2),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[4]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => \p_2_in__0\(3),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[5]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => \p_2_in__0\(4),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[6]\,
      R => SR(0)
    );
\axi2ip_rdaddr_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_arvalid_detected__0\,
      D => \p_2_in__0\(5),
      Q => \axi2ip_rdaddr_captured_reg_n_0_[7]\,
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(2),
      Q => axi2ip_wraddr_captured(2),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(3),
      Q => axi2ip_wraddr_captured(3),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(4),
      Q => axi2ip_wraddr_captured(4),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(5),
      Q => axi2ip_wraddr_captured(5),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(6),
      Q => axi2ip_wraddr_captured(6),
      R => SR(0)
    );
\axi2ip_wraddr_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \sig_awvalid_detected__0\,
      D => awaddr(7),
      Q => axi2ip_wraddr_captured(7),
      R => SR(0)
    );
bvalid_out_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C88"
    )
        port map (
      I0 => \^s_axi_lite_wready\,
      I1 => s_axi_lite_resetn,
      I2 => s_axi_lite_bready,
      I3 => \^s_axi_lite_bvalid\,
      O => bvalid_out_i_i_1_n_0
    );
bvalid_out_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => bvalid_out_i_i_1_n_0,
      Q => \^s_axi_lite_bvalid\,
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(31)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(30)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(21)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(20)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(19)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(18)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(17)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(16)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(15)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(14)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(13)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(12)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(29)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(11)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(10)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(9)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(8)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(7)
    );
i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(6)
    );
i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(5)
    );
i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(4)
    );
i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(3)
    );
i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(2)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(28)
    );
i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(1)
    );
i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(0)
    );
i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(7)
    );
i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(6)
    );
i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(5)
    );
i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(4)
    );
i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(3)
    );
i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_rdaddr_captured_mm2s_cdc_tig(2)
    );
i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(7)
    );
i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(6)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(27)
    );
i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(5)
    );
i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(4)
    );
i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(3)
    );
i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => axi2ip_wraddr_captured_mm2s_cdc_tig(2)
    );
i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(31)
    );
i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(30)
    );
i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(29)
    );
i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(28)
    );
i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(27)
    );
i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(26)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(26)
    );
i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(25)
    );
i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(24)
    );
i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(23)
    );
i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(22)
    );
i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(21)
    );
i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(20)
    );
i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(19)
    );
i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(18)
    );
i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(17)
    );
i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(16)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(25)
    );
i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(15)
    );
i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(14)
    );
i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(13)
    );
i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(12)
    );
i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(11)
    );
i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(10)
    );
i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(9)
    );
i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(8)
    );
i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(7)
    );
i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(6)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(24)
    );
i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(5)
    );
i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(4)
    );
i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(3)
    );
i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(2)
    );
i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(1)
    );
i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_axi2ip_wrdata_cdc_tig(0)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(23)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ip2axi_rddata_captured_mm2s_cdc_tig(22)
    );
ip2axi_rddata_int_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => ch2_irqdelay_status(7),
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => p_73_out(21),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(31),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(31)
    );
ip2axi_rddata_int_inferred_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\(6),
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => p_73_out(12),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(22),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(22)
    );
ip2axi_rddata_int_inferred_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\(5),
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => p_73_out(11),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(21),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(21)
    );
ip2axi_rddata_int_inferred_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\(4),
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => p_73_out(10),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(20),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(20)
    );
ip2axi_rddata_int_inferred_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\(3),
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => p_73_out(9),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(19),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(19)
    );
ip2axi_rddata_int_inferred_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\(2),
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => p_73_out(8),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(18),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(18)
    );
ip2axi_rddata_int_inferred_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\(1),
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => p_73_out(7),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(17),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(17)
    );
ip2axi_rddata_int_inferred_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\(0),
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => p_73_out(6),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(16),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(16)
    );
ip2axi_rddata_int_inferred_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_36_n_0,
      I1 => ip2axi_rddata_int_inferred_i_37_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(15),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(15),
      I4 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(15)
    );
ip2axi_rddata_int_inferred_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_38_n_0,
      I1 => ip2axi_rddata_int_inferred_i_37_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(14),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(14),
      I4 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(14)
    );
ip2axi_rddata_int_inferred_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_39_n_0,
      I1 => ip2axi_rddata_int_inferred_i_37_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(13),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(13),
      I4 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(13)
    );
ip2axi_rddata_int_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => ch2_irqdelay_status(6),
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => p_73_out(20),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(30),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(30)
    );
ip2axi_rddata_int_inferred_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_40_n_0,
      I1 => ip2axi_rddata_int_inferred_i_41_n_0,
      O => in0(12)
    );
ip2axi_rddata_int_inferred_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_42_n_0,
      I1 => ip2axi_rddata_int_inferred_i_37_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(11),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(11),
      I4 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(11)
    );
ip2axi_rddata_int_inferred_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(10),
      I1 => ip2axi_rddata_int_inferred_i_35_n_0,
      I2 => ip2axi_rddata_int_inferred_i_43_n_0,
      O => in0(10)
    );
ip2axi_rddata_int_inferred_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(9),
      I1 => ip2axi_rddata_int_inferred_i_35_n_0,
      I2 => ip2axi_rddata_int_inferred_i_44_n_0,
      O => in0(9)
    );
ip2axi_rddata_int_inferred_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_45_n_0,
      I1 => ip2axi_rddata_int_inferred_i_37_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(8),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(8),
      I4 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(8)
    );
ip2axi_rddata_int_inferred_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_46_n_0,
      I1 => ip2axi_rddata_int_inferred_i_37_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(7),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(7),
      I4 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(7)
    );
ip2axi_rddata_int_inferred_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_47_n_0,
      I1 => ip2axi_rddata_int_inferred_i_48_n_0,
      O => in0(6)
    );
ip2axi_rddata_int_inferred_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_49_n_0,
      I1 => ip2axi_rddata_int_inferred_i_50_n_0,
      O => in0(5)
    );
ip2axi_rddata_int_inferred_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_51_n_0,
      I1 => ip2axi_rddata_int_inferred_i_52_n_0,
      O => in0(4)
    );
ip2axi_rddata_int_inferred_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_53_n_0,
      I1 => ip2axi_rddata_int_inferred_i_37_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(3),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(3),
      I4 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(3)
    );
ip2axi_rddata_int_inferred_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => ch2_irqdelay_status(5),
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => p_73_out(19),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(29),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(29)
    );
ip2axi_rddata_int_inferred_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_54_n_0,
      I1 => ip2axi_rddata_int_inferred_i_55_n_0,
      O => in0(2)
    );
ip2axi_rddata_int_inferred_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_56_n_0,
      I1 => ip2axi_rddata_int_inferred_i_57_n_0,
      O => in0(1)
    );
ip2axi_rddata_int_inferred_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEAFFEAFFEA"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_58_n_0,
      I1 => ip2axi_rddata_int_inferred_i_37_n_0,
      I2 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(0),
      I3 => ip2axi_rddata_int_inferred_i_59_n_0,
      I4 => ip2axi_rddata_int_inferred_i_60_n_0,
      I5 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\(0),
      O => in0(0)
    );
ip2axi_rddata_int_inferred_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      O => ip2axi_rddata_int_inferred_i_33_n_0
    );
ip2axi_rddata_int_inferred_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      O => ip2axi_rddata_int_inferred_i_34_n_0
    );
ip2axi_rddata_int_inferred_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      O => ip2axi_rddata_int_inferred_i_35_n_0
    );
ip2axi_rddata_int_inferred_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => lsize_more_err_reg,
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => p_73_out(5),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\(15),
      I5 => ip2axi_rddata_int_inferred_i_60_n_0,
      O => ip2axi_rddata_int_inferred_i_36_n_0
    );
ip2axi_rddata_int_inferred_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      O => ip2axi_rddata_int_inferred_i_37_n_0
    );
ip2axi_rddata_int_inferred_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1\,
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0\(2),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\(14),
      I5 => ip2axi_rddata_int_inferred_i_60_n_0,
      O => ip2axi_rddata_int_inferred_i_38_n_0
    );
ip2axi_rddata_int_inferred_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => dly_irq_reg,
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0\(1),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\(13),
      I5 => ip2axi_rddata_int_inferred_i_60_n_0,
      O => ip2axi_rddata_int_inferred_i_39_n_0
    );
ip2axi_rddata_int_inferred_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => ch2_irqdelay_status(4),
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => p_73_out(18),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(28),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(28)
    );
ip2axi_rddata_int_inferred_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_60_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\(12),
      I2 => ip2axi_rddata_int_inferred_i_37_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(12),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(12),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => ip2axi_rddata_int_inferred_i_40_n_0
    );
ip2axi_rddata_int_inferred_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => ioc_irq_reg,
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0\(0),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\(12),
      I5 => ip2axi_rddata_int_inferred_i_61_n_0,
      O => ip2axi_rddata_int_inferred_i_41_n_0
    );
ip2axi_rddata_int_inferred_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\,
      I2 => ip2axi_rddata_int_inferred_i_61_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\(11),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\(11),
      I5 => ip2axi_rddata_int_inferred_i_60_n_0,
      O => ip2axi_rddata_int_inferred_i_42_n_0
    );
ip2axi_rddata_int_inferred_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_61_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\(10),
      I2 => ip2axi_rddata_int_inferred_i_60_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\(10),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(10),
      I5 => ip2axi_rddata_int_inferred_i_37_n_0,
      O => ip2axi_rddata_int_inferred_i_43_n_0
    );
ip2axi_rddata_int_inferred_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_61_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\(9),
      I2 => ip2axi_rddata_int_inferred_i_60_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\(9),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(9),
      I5 => ip2axi_rddata_int_inferred_i_37_n_0,
      O => ip2axi_rddata_int_inferred_i_44_n_0
    );
ip2axi_rddata_int_inferred_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => lsize_err_reg,
      I2 => ip2axi_rddata_int_inferred_i_61_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\(8),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\(8),
      I5 => ip2axi_rddata_int_inferred_i_60_n_0,
      O => ip2axi_rddata_int_inferred_i_45_n_0
    );
ip2axi_rddata_int_inferred_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_FOR_FLUSH.fsize_err_reg\,
      I2 => ip2axi_rddata_int_inferred_i_61_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\(7),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\(7),
      I5 => ip2axi_rddata_int_inferred_i_60_n_0,
      O => ip2axi_rddata_int_inferred_i_46_n_0
    );
ip2axi_rddata_int_inferred_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_60_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\(6),
      I2 => ip2axi_rddata_int_inferred_i_37_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(6),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(6),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => ip2axi_rddata_int_inferred_i_47_n_0
    );
ip2axi_rddata_int_inferred_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0\,
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => p_73_out(4),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\(6),
      I5 => ip2axi_rddata_int_inferred_i_61_n_0,
      O => ip2axi_rddata_int_inferred_i_48_n_0
    );
ip2axi_rddata_int_inferred_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_60_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\(5),
      I2 => ip2axi_rddata_int_inferred_i_37_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(5),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(5),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => ip2axi_rddata_int_inferred_i_49_n_0
    );
ip2axi_rddata_int_inferred_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => ch2_irqdelay_status(3),
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => p_73_out(17),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(27),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(27)
    );
ip2axi_rddata_int_inferred_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\,
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => p_73_out(3),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\(5),
      I5 => ip2axi_rddata_int_inferred_i_61_n_0,
      O => ip2axi_rddata_int_inferred_i_50_n_0
    );
ip2axi_rddata_int_inferred_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_60_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\(4),
      I2 => ip2axi_rddata_int_inferred_i_37_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(4),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(4),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => ip2axi_rddata_int_inferred_i_51_n_0
    );
ip2axi_rddata_int_inferred_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => dma_interr_reg,
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => p_73_out(2),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\(4),
      I5 => ip2axi_rddata_int_inferred_i_61_n_0,
      O => ip2axi_rddata_int_inferred_i_52_n_0
    );
ip2axi_rddata_int_inferred_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_62_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0\(3),
      I2 => ip2axi_rddata_int_inferred_i_61_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\(3),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\(3),
      I5 => ip2axi_rddata_int_inferred_i_60_n_0,
      O => ip2axi_rddata_int_inferred_i_53_n_0
    );
ip2axi_rddata_int_inferred_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_60_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\(2),
      I2 => ip2axi_rddata_int_inferred_i_37_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(2),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(2),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => ip2axi_rddata_int_inferred_i_54_n_0
    );
ip2axi_rddata_int_inferred_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_34_n_0,
      I1 => p_79_out,
      I2 => ip2axi_rddata_int_inferred_i_62_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0\(2),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\(2),
      I5 => ip2axi_rddata_int_inferred_i_61_n_0,
      O => ip2axi_rddata_int_inferred_i_55_n_0
    );
ip2axi_rddata_int_inferred_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_60_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\(1),
      I2 => ip2axi_rddata_int_inferred_i_37_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(1),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(1),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => ip2axi_rddata_int_inferred_i_56_n_0
    );
ip2axi_rddata_int_inferred_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_34_n_0,
      I1 => p_73_out(1),
      I2 => ip2axi_rddata_int_inferred_i_62_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0\(1),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\(1),
      I5 => ip2axi_rddata_int_inferred_i_61_n_0,
      O => ip2axi_rddata_int_inferred_i_57_n_0
    );
ip2axi_rddata_int_inferred_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_34_n_0,
      I1 => p_73_out(0),
      I2 => ip2axi_rddata_int_inferred_i_62_n_0,
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0\(0),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\(0),
      I5 => ip2axi_rddata_int_inferred_i_61_n_0,
      O => ip2axi_rddata_int_inferred_i_58_n_0
    );
ip2axi_rddata_int_inferred_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888888888888"
    )
        port map (
      I0 => p_72_out(0),
      I1 => ip2axi_rddata_int_inferred_i_33_n_0,
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I5 => ip2axi_rddata_int_inferred_i_63_n_0,
      O => ip2axi_rddata_int_inferred_i_59_n_0
    );
ip2axi_rddata_int_inferred_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => ch2_irqdelay_status(2),
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => p_73_out(16),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(26),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(26)
    );
ip2axi_rddata_int_inferred_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      O => ip2axi_rddata_int_inferred_i_60_n_0
    );
ip2axi_rddata_int_inferred_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      O => ip2axi_rddata_int_inferred_i_61_n_0
    );
ip2axi_rddata_int_inferred_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(2),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(4),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(7),
      I3 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I4 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I5 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      O => ip2axi_rddata_int_inferred_i_62_n_0
    );
ip2axi_rddata_int_inferred_i_63: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => axi2ip_rdaddr_captured_s2mm_cdc_tig(5),
      I1 => axi2ip_rdaddr_captured_s2mm_cdc_tig(3),
      I2 => axi2ip_rdaddr_captured_s2mm_cdc_tig(6),
      I3 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(0),
      O => ip2axi_rddata_int_inferred_i_63_n_0
    );
ip2axi_rddata_int_inferred_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => ch2_irqdelay_status(1),
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => p_73_out(15),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(25),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(25)
    );
ip2axi_rddata_int_inferred_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => ch2_irqdelay_status(0),
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => p_73_out(14),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(24),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(24)
    );
ip2axi_rddata_int_inferred_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => ip2axi_rddata_int_inferred_i_33_n_0,
      I1 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\(7),
      I2 => ip2axi_rddata_int_inferred_i_34_n_0,
      I3 => p_73_out(13),
      I4 => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(23),
      I5 => ip2axi_rddata_int_inferred_i_35_n_0,
      O => in0(23)
    );
lite_wr_addr_phase_finished_data_phase_started_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => lite_wr_addr_phase_finished_data_phase_started,
      I1 => \^s_axi_lite_awready\,
      I2 => s_axi_lite_resetn,
      I3 => \^s_axi_lite_wready\,
      O => lite_wr_addr_phase_finished_data_phase_started_i_1_n_0
    );
lite_wr_addr_phase_finished_data_phase_started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => lite_wr_addr_phase_finished_data_phase_started_i_1_n_0,
      Q => lite_wr_addr_phase_finished_data_phase_started,
      R => '0'
    );
read_has_started_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => read_has_started_i,
      I1 => arvalid,
      I2 => sig_arvalid_arrived_d1,
      I3 => s_axi_lite_resetn,
      I4 => s_axi_lite_rready,
      I5 => \^s_axi_lite_rvalid\,
      O => read_has_started_i_i_1_n_0
    );
read_has_started_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => read_has_started_i_i_1_n_0,
      Q => read_has_started_i,
      R => '0'
    );
sig_arvalid_arrived_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => arvalid,
      I1 => s_axi_lite_resetn,
      I2 => read_has_started_i,
      O => sig_arvalid_arrived_d1_i_1_n_0
    );
sig_arvalid_arrived_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_arvalid_arrived_d1_i_1_n_0,
      Q => sig_arvalid_arrived_d1,
      R => '0'
    );
sig_arvalid_detected: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => read_has_started_i,
      I1 => arvalid,
      I2 => sig_arvalid_arrived_d1,
      O => \sig_arvalid_detected__0\
    );
sig_awvalid_arrived_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => awvalid,
      I1 => s_axi_lite_resetn,
      I2 => write_has_started,
      O => sig_awvalid_arrived_d1_i_1_n_0
    );
sig_awvalid_arrived_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => sig_awvalid_arrived_d1_i_1_n_0,
      Q => sig_awvalid_arrived_d1,
      R => '0'
    );
sig_awvalid_detected: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sig_awvalid_arrived_d1,
      I1 => awvalid,
      I2 => write_has_started,
      O => \sig_awvalid_detected__0\
    );
\wdata_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(0),
      Q => wdata(0),
      R => SR(0)
    );
\wdata_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(10),
      Q => wdata(10),
      R => SR(0)
    );
\wdata_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(11),
      Q => wdata(11),
      R => SR(0)
    );
\wdata_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(12),
      Q => wdata(12),
      R => SR(0)
    );
\wdata_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(13),
      Q => wdata(13),
      R => SR(0)
    );
\wdata_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(14),
      Q => wdata(14),
      R => SR(0)
    );
\wdata_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(15),
      Q => wdata(15),
      R => SR(0)
    );
\wdata_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(16),
      Q => wdata(16),
      R => SR(0)
    );
\wdata_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(17),
      Q => wdata(17),
      R => SR(0)
    );
\wdata_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(18),
      Q => wdata(18),
      R => SR(0)
    );
\wdata_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(19),
      Q => wdata(19),
      R => SR(0)
    );
\wdata_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(1),
      Q => wdata(1),
      R => SR(0)
    );
\wdata_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(20),
      Q => wdata(20),
      R => SR(0)
    );
\wdata_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(21),
      Q => wdata(21),
      R => SR(0)
    );
\wdata_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(22),
      Q => wdata(22),
      R => SR(0)
    );
\wdata_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(23),
      Q => wdata(23),
      R => SR(0)
    );
\wdata_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(24),
      Q => wdata(24),
      R => SR(0)
    );
\wdata_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(25),
      Q => wdata(25),
      R => SR(0)
    );
\wdata_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(26),
      Q => wdata(26),
      R => SR(0)
    );
\wdata_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(27),
      Q => wdata(27),
      R => SR(0)
    );
\wdata_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(28),
      Q => wdata(28),
      R => SR(0)
    );
\wdata_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(29),
      Q => wdata(29),
      R => SR(0)
    );
\wdata_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(2),
      Q => wdata(2),
      R => SR(0)
    );
\wdata_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(30),
      Q => wdata(30),
      R => SR(0)
    );
\wdata_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(31),
      Q => wdata(31),
      R => SR(0)
    );
\wdata_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(3),
      Q => wdata(3),
      R => SR(0)
    );
\wdata_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(4),
      Q => wdata(4),
      R => SR(0)
    );
\wdata_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(5),
      Q => wdata(5),
      R => SR(0)
    );
\wdata_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(6),
      Q => wdata(6),
      R => SR(0)
    );
\wdata_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(7),
      Q => wdata(7),
      R => SR(0)
    );
\wdata_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(8),
      Q => wdata(8),
      R => SR(0)
    );
\wdata_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wdata(9),
      Q => wdata(9),
      R => SR(0)
    );
write_has_started_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BA00BA00BA00"
    )
        port map (
      I0 => write_has_started,
      I1 => sig_awvalid_arrived_d1,
      I2 => awvalid,
      I3 => s_axi_lite_resetn,
      I4 => s_axi_lite_bready,
      I5 => \^s_axi_lite_bvalid\,
      O => write_has_started_i_1_n_0
    );
write_has_started_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => write_has_started_i_1_n_0,
      Q => write_has_started,
      R => '0'
    );
wvalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => s_axi_lite_wvalid,
      Q => wvalid,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_reg_module is
  port (
    p_73_out : out STD_LOGIC_VECTOR ( 21 downto 0 );
    p_79_out : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    reset_counts : out STD_LOGIC;
    dma_interr_reg : out STD_LOGIC;
    dma_slverr_reg : out STD_LOGIC;
    dma_decerr_reg : out STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg\ : out STD_LOGIC;
    lsize_err_reg : out STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ : out STD_LOGIC;
    ioc_irq_reg : out STD_LOGIC;
    dly_irq_reg : out STD_LOGIC;
    lsize_more_err_reg : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ : out STD_LOGIC;
    p_72_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_80_out : out STD_LOGIC;
    p_68_out : out STD_LOGIC;
    s_soft_reset_i0 : out STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ : out STD_LOGIC;
    ch2_delay_zero : out STD_LOGIC;
    p_6_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    err_irq_reg : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    halted_reg : out STD_LOGIC;
    initial_frame_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    halted_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[1]\ : out STD_LOGIC;
    p_75_out : out STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \reg_module_vsize_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \reg_module_hsize_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ptr_ref_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    \dmacr_i_reg[2]_0\ : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    reset_counts_reg : in STD_LOGIC;
    p_15_out : in STD_LOGIC;
    p_14_out : in STD_LOGIC;
    dma_interr_reg_0 : in STD_LOGIC;
    dma_slverr_reg_0 : in STD_LOGIC;
    dma_decerr_reg_0 : in STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg_0\ : in STD_LOGIC;
    lsize_err_reg_0 : in STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ : in STD_LOGIC;
    ioc_irq_reg_0 : in STD_LOGIC;
    dly_irq_reg_0 : in STD_LOGIC;
    lsize_more_err_reg_0 : in STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ : in STD_LOGIC;
    \dmacr_i_reg[0]\ : in STD_LOGIC;
    halted_reg_1 : in STD_LOGIC;
    prmtr_updt_complete_i_reg : in STD_LOGIC;
    prmry_in : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    halt_reset : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    ch2_dly_irq_set : in STD_LOGIC;
    s_axis_cmd_tvalid_reg : in STD_LOGIC;
    p_25_out : in STD_LOGIC;
    p_53_out : in STD_LOGIC;
    p_47_out : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    prmtr_update_complete : in STD_LOGIC;
    initial_frame : in STD_LOGIC;
    valid_frame_sync_d2 : in STD_LOGIC;
    \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_reg_module : entity is "axi_vdma_reg_module";
end system_axi_vdma_1_0_axi_vdma_reg_module;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_reg_module is
  signal \^p_68_out\ : STD_LOGIC;
begin
  p_68_out <= \^p_68_out\;
\GEN_REG_DIRECT_MODE.REGDIRECT_I\: entity work.system_axi_vdma_1_0_axi_vdma_regdirect
     port map (
      D(31 downto 0) => D(31 downto 0),
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]_0\(31 downto 0) => \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(31 downto 0),
      \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]_0\(15 downto 0) => \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_68_out => \^p_68_out\,
      prmtr_updt_complete_i_reg_0 => prmtr_updt_complete_i_reg,
      \reg_module_hsize_reg[15]_0\(15 downto 0) => \reg_module_hsize_reg[15]\(15 downto 0),
      \reg_module_vsize_reg[12]_0\(12 downto 0) => \reg_module_vsize_reg[12]\(12 downto 0),
      s2mm_axi2ip_wrce(3 downto 0) => s2mm_axi2ip_wrce(7 downto 4)
    );
I_DMA_REGISTER: entity work.system_axi_vdma_1_0_axi_vdma_register
     port map (
      D(26 downto 7) => D(31 downto 12),
      D(6 downto 0) => D(6 downto 0),
      \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]_0\(3 downto 0) => \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\(3 downto 0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]_0\(0) => \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\(0),
      \GEN_FOR_FLUSH.fsize_err_reg_0\ => \GEN_FOR_FLUSH.fsize_err_reg\,
      \GEN_FOR_FLUSH.fsize_err_reg_1\ => \GEN_FOR_FLUSH.fsize_err_reg_0\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_1\ => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\(0) => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\(0),
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\,
      Q(2 downto 0) => Q(2 downto 0),
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\,
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1\ => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0) => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0),
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_1\(4 downto 0) => \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0),
      SR(0) => SR(0),
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_delay_zero => ch2_delay_zero,
      ch2_dly_irq_set => ch2_dly_irq_set,
      dly_irq_reg_0 => dly_irq_reg,
      dly_irq_reg_1 => dly_irq_reg_0,
      dma_decerr_reg_0 => dma_decerr_reg,
      dma_decerr_reg_1 => dma_decerr_reg_0,
      dma_err => dma_err,
      dma_interr_reg_0 => dma_interr_reg,
      dma_interr_reg_1 => dma_interr_reg_0,
      dma_slverr_reg_0 => dma_slverr_reg,
      dma_slverr_reg_1 => dma_slverr_reg_0,
      \dmacr_i_reg[0]_0\ => \dmacr_i_reg[0]\,
      \dmacr_i_reg[1]_0\ => \dmacr_i_reg[1]\,
      \dmacr_i_reg[2]_0\ => p_79_out,
      \dmacr_i_reg[2]_1\ => \dmacr_i_reg[2]\,
      \dmacr_i_reg[2]_2\ => \dmacr_i_reg[2]_0\,
      err_irq_reg_0 => err_irq_reg,
      halt_reset => halt_reset,
      halted_reg_0 => p_72_out(0),
      halted_reg_1 => halted_reg,
      halted_reg_2(0) => halted_reg_0(0),
      halted_reg_3 => halted_reg_1,
      initial_frame => initial_frame,
      initial_frame_reg(0) => initial_frame_reg(0),
      ioc_irq_reg_0 => ioc_irq_reg,
      ioc_irq_reg_1 => ioc_irq_reg_0,
      lsize_err_reg_0 => lsize_err_reg,
      lsize_err_reg_1 => lsize_err_reg_0,
      lsize_more_err_reg_0 => lsize_more_err_reg,
      lsize_more_err_reg_1 => lsize_more_err_reg_0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_14_out => p_14_out,
      p_15_out => p_15_out,
      p_17_out => p_17_out,
      p_18_out => p_18_out,
      p_25_out => p_25_out,
      p_47_out => p_47_out,
      p_53_out => p_53_out,
      p_68_out => \^p_68_out\,
      p_6_out => p_6_out,
      p_73_out(21 downto 0) => p_73_out(21 downto 0),
      p_75_out => p_75_out,
      p_80_out => p_80_out,
      prmry_in => prmry_in,
      prmtr_update_complete => prmtr_update_complete,
      reset_counts_reg_0 => reset_counts,
      reset_counts_reg_1 => reset_counts_reg,
      s2mm_axi2ip_wrce(2 downto 0) => s2mm_axi2ip_wrce(3 downto 1),
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s_axis_cmd_tvalid_reg => s_axis_cmd_tvalid_reg,
      s_soft_reset_i0 => s_soft_reset_i0,
      valid_frame_sync_d2 => valid_frame_sync_d2
    );
LITE_READ_MUX_I: entity work.system_axi_vdma_1_0_axi_vdma_reg_mux
     port map (
      in0(31 downto 0) => in0(31 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0)
    );
\ptr_ref_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(8),
      Q => \ptr_ref_i_reg[4]_0\(0),
      R => SR(0)
    );
\ptr_ref_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(9),
      Q => \ptr_ref_i_reg[4]_0\(1),
      R => SR(0)
    );
\ptr_ref_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(10),
      Q => \ptr_ref_i_reg[4]_0\(2),
      R => SR(0)
    );
\ptr_ref_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(11),
      Q => \ptr_ref_i_reg[4]_0\(3),
      R => SR(0)
    );
\ptr_ref_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => s2mm_axi2ip_wrce(0),
      D => D(12),
      Q => \ptr_ref_i_reg[4]_0\(4),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_reset is
  port (
    soft_reset_d1 : out STD_LOGIC;
    in0 : out STD_LOGIC;
    run_stop_d1 : out STD_LOGIC;
    halt_i_reg_0 : out STD_LOGIC;
    halt_reset_reg_0 : out STD_LOGIC;
    sig_s2mm_dm_prmry_resetn : out STD_LOGIC;
    prmry_reset2 : out STD_LOGIC;
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    halt_i_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_counts_reg : out STD_LOGIC;
    halt_i_reg_2 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    s_soft_reset_i0 : in STD_LOGIC;
    p_73_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    stop : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_err : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    halt_i0 : in STD_LOGIC;
    reset_counts : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : in STD_LOGIC;
    prmry_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_reset : entity is "axi_vdma_reset";
end system_axi_vdma_1_0_axi_vdma_reset;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_reset is
  signal \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5\ : STD_LOGIC;
  signal assert_sftrst_d1 : STD_LOGIC;
  signal axis_all_idle : STD_LOGIC;
  signal axis_min_assert_sftrst : STD_LOGIC;
  signal axis_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^halt_i_reg_0\ : STD_LOGIC;
  signal halt_reset_i_1_n_0 : STD_LOGIC;
  signal \^halt_reset_reg_0\ : STD_LOGIC;
  signal lite_all_idle : STD_LOGIC;
  signal lite_min_assert_sftrst : STD_LOGIC;
  signal lite_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal min_assert_sftrst : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal prmry_min_assert_sftrst : STD_LOGIC;
  signal prmry_min_count : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal resetn_i : STD_LOGIC;
  signal s_soft_reset_i : STD_LOGIC;
  signal s_soft_reset_i_d1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \I_RESET/sig_s_h_halt_reg_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \cmnds_queued[7]_i_1\ : label is "soft_lutpair205";
begin
  halt_i_reg_0 <= \^halt_i_reg_0\;
  halt_reset_reg_0 <= \^halt_reset_reg_0\;
\GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I\: entity work.system_axi_vdma_1_0_cdc_sync
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ => p_5_out,
      SR(0) => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_1_out => p_1_out,
      p_3_out => p_3_out,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_out => p_2_out
    );
\GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized0\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_out => axis_all_idle
    );
\GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized0_1\
     port map (
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_0\ => p_5_out,
      SR(0) => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\,
      axis_min_assert_sftrst => axis_min_assert_sftrst,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      min_assert_sftrst => min_assert_sftrst,
      p_11_out => p_11_out,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1,
      s_soft_reset_i_reg => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3\,
      scndry_out => p_2_out
    );
\GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I\: entity work.system_axi_vdma_1_0_cdc_sync_2
     port map (
      \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\,
      \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg_0\ => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0\,
      axis_min_assert_sftrst => axis_min_assert_sftrst,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_1_out => p_1_out,
      p_3_out => p_3_out,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1
    );
\GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_0\,
      Q => min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I\: entity work.system_axi_vdma_1_0_cdc_sync_3
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ => p_5_out,
      SR(0) => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_4_out => p_4_out,
      p_6_out => p_6_out,
      prmry_min_assert_sftrst => prmry_min_assert_sftrst,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => p_2_out
    );
\GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized0_4\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => lite_all_idle
    );
\GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized0_5\
     port map (
      lite_min_assert_sftrst => lite_min_assert_sftrst,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axi_lite_aclk => s_axi_lite_aclk,
      scndry_out => p_5_out
    );
\GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I\: entity work.system_axi_vdma_1_0_cdc_sync_6
     port map (
      \GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\ => \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\,
      lite_min_assert_sftrst => lite_min_assert_sftrst,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_4_out => p_4_out,
      p_6_out => p_6_out,
      p_8_out => p_8_out,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      s_soft_reset_i_d1 => s_soft_reset_i_d1
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => axis_min_assert_sftrst,
      I1 => axis_min_count(1),
      I2 => axis_min_count(0),
      I3 => axis_min_count(2),
      I4 => axis_min_count(3),
      O => \GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I_n_1\,
      Q => axis_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(1),
      I3 => axis_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF0"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BCCC"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => axis_all_idle,
      I1 => axis_min_count(3),
      I2 => axis_min_count(2),
      I3 => axis_min_count(0),
      I4 => axis_min_count(1),
      I5 => axis_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => axis_min_count(3),
      I1 => axis_min_count(2),
      I2 => axis_min_count(0),
      I3 => axis_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[0]_i_1_n_0\,
      Q => axis_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[1]_i_1_n_0\,
      Q => axis_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[2]_i_1_n_0\,
      Q => axis_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.axis_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_3_n_0\,
      Q => axis_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => lite_min_assert_sftrst,
      I1 => lite_min_count(1),
      I2 => lite_min_count(0),
      I3 => lite_min_count(2),
      I4 => lite_min_count(3),
      O => p_8_out
    );
\GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1\,
      Q => lite_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(1),
      I3 => lite_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF0"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BCCC"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => lite_all_idle,
      I1 => lite_min_count(3),
      I2 => lite_min_count(2),
      I3 => lite_min_count(0),
      I4 => lite_min_count(1),
      I5 => lite_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => lite_min_count(3),
      I1 => lite_min_count(2),
      I2 => lite_min_count(0),
      I3 => lite_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[0]_i_1_n_0\,
      Q => lite_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[1]_i_1_n_0\,
      Q => lite_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[2]_i_1_n_0\,
      Q => lite_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.lite_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_3_n_0\,
      Q => lite_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I_n_1\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => prmry_min_assert_sftrst,
      I1 => prmry_min_count(1),
      I2 => prmry_min_count(0),
      I3 => prmry_min_count(2),
      I4 => prmry_min_count(3),
      O => p_11_out
    );
\GEN_MIN_FOR_ASYNC.prmry_min_assert_sftrst_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_3\,
      Q => prmry_min_assert_sftrst,
      R => '0'
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(2),
      I2 => prmry_min_count(1),
      I3 => prmry_min_count(0),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FF0"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(2),
      I2 => prmry_min_count(0),
      I3 => prmry_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BCCC"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(2),
      I2 => prmry_min_count(0),
      I3 => prmry_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA00000000"
    )
        port map (
      I0 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      I1 => prmry_min_count(3),
      I2 => prmry_min_count(2),
      I3 => prmry_min_count(0),
      I4 => prmry_min_count(1),
      I5 => prmry_min_assert_sftrst,
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => prmry_min_count(3),
      I1 => prmry_min_count(2),
      I2 => prmry_min_count(0),
      I3 => prmry_min_count(1),
      O => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[0]_i_1_n_0\,
      Q => prmry_min_count(0),
      R => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[1]_i_1_n_0\,
      Q => prmry_min_count(1),
      R => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[2]_i_1_n_0\,
      Q => prmry_min_count(2),
      R => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\
    );
\GEN_MIN_FOR_ASYNC.prmry_min_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0\,
      D => \GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_3_n_0\,
      Q => prmry_min_count(3),
      R => \GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I_n_2\
    );
\GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized0_7\
     port map (
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_in => resetn_i,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      scndry_out => scndry_out
    );
\GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized0_8\
     port map (
      D(0) => D(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => prmry_in,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => sig_s2mm_dm_prmry_resetn,
      assert_sftrst_d1 => assert_sftrst_d1,
      \dmacr_i_reg[0]\ => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      halt_i0 => halt_i0,
      halt_i_reg => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5\,
      halt_i_reg_0 => \^halt_reset_reg_0\,
      halt_i_reg_1 => \^halt_i_reg_0\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      min_assert_sftrst => min_assert_sftrst,
      \out\ => \out\,
      p_73_out(0) => p_73_out(0),
      p_79_out => p_79_out,
      prmry_in => resetn_i,
      prmry_reset2 => prmry_reset2,
      reset_counts => reset_counts,
      reset_counts_reg => reset_counts_reg,
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(0),
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_soft_reset_i => s_soft_reset_i,
      stop => stop
    );
\I_RESET/sig_s_h_halt_reg_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => sig_rst2all_stop_request,
      O => halt_i_reg_2
    );
assert_sftrst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => min_assert_sftrst,
      Q => assert_sftrst_d1,
      R => '0'
    );
\cmnds_queued[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \^halt_i_reg_0\,
      I1 => dma_err,
      I2 => p_79_out,
      I3 => \out\,
      O => halt_i_reg_1(0)
    );
halt_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_5\,
      Q => \^halt_i_reg_0\,
      R => '0'
    );
halt_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222F2222222222"
    )
        port map (
      I0 => \^halt_reset_reg_0\,
      I1 => p_73_out(0),
      I2 => p_79_out,
      I3 => \^halt_i_reg_0\,
      I4 => stop,
      I5 => s2mm_halt_cmplt,
      O => halt_reset_i_1_n_0
    );
halt_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => halt_reset_i_1_n_0,
      Q => \^halt_reset_reg_0\,
      R => '0'
    );
prmry_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => resetn_i,
      Q => in0,
      R => '0'
    );
run_stop_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I_n_1\,
      Q => run_stop_d1,
      R => '0'
    );
s_soft_reset_i_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_soft_reset_i,
      Q => s_soft_reset_i_d1,
      R => '0'
    );
s_soft_reset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s_soft_reset_i0,
      Q => s_soft_reset_i,
      R => '0'
    );
soft_reset_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_79_out,
      Q => soft_reset_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_sm is
  port (
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ : out STD_LOGIC;
    zero_hsize_err : out STD_LOGIC;
    zero_vsize_err : out STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\ : out STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0\ : out STD_LOGIC;
    \VFLIP_DISABLE.dm_address_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    halt_i0 : out STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0\ : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ : out STD_LOGIC;
    fsize_err_to_dm_halt_flag_ored : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[0]\ : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\ : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    p_55_out : out STD_LOGIC;
    halted_set_i0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_10_out_1 : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg\ : out STD_LOGIC;
    p_2_out : out STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\ : out STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : out STD_LOGIC;
    p_43_out : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    zero_hsize_err0 : in STD_LOGIC;
    zero_vsize_err0 : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    stop : in STD_LOGIC;
    run_stop_d1 : in STD_LOGIC;
    p_73_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_53_out : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : in STD_LOGIC;
    ch2_irqthresh_decr_mask_sig : in STD_LOGIC;
    p_3_out_1 : in STD_LOGIC;
    fsize_err_to_dm_halt_flag : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[0]_0\ : in STD_LOGIC;
    \vert_count_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[31]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dma_err : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\ : in STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ : in STD_LOGIC;
    datamover_idle : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    flag_to_repeat_after_fsize_less_err : in STD_LOGIC;
    \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \VFLIP_DISABLE.dm_address_reg[15]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mask_fsync_out_i : in STD_LOGIC;
    s2mm_fsize_less_err_flag_10 : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0\ : in STD_LOGIC;
    s2mm_tuser_fsync_top7_out : in STD_LOGIC;
    \cmnds_queued_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_61_out : in STD_LOGIC;
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1\ : in STD_LOGIC;
    \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cmnds_queued_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_sm : entity is "axi_vdma_sm";
end system_axi_vdma_1_0_axi_vdma_sm;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_sm is
  signal \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_dmacntrl_cs[2]_i_7_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0\ : STD_LOGIC;
  signal \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_31\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_32\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_33\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_34\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_35\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_37\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_38\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_39\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_40\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_41\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_42\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_43\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_44\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_46\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_47\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_48\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_49\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_50\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_51\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_52\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_53\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_54\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_55\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_56\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_57\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_58\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_59\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_60\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_61\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_62\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_64\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_65\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_66\ : STD_LOGIC;
  signal \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\ : STD_LOGIC;
  signal \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\ : STD_LOGIC;
  signal \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \^gen_normal_dm_command.cmnd_wr_i_reg_0\ : STD_LOGIC;
  signal \VFLIP_DISABLE.dm_address_reg\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \^vflip_disable.dm_address_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \cmnds_queued[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_2_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_3_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_4_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_5_n_0\ : STD_LOGIC;
  signal \cmnds_queued[4]_i_6_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_4_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_5_n_0\ : STD_LOGIC;
  signal \cmnds_queued[7]_i_6_n_0\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cmnds_queued_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \cmnds_queued_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \cmnds_queued_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dmacntrl_cs : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal frame_sync_d3 : STD_LOGIC;
  signal frame_sync_reg : STD_LOGIC;
  signal fsize_mismatch_err_flag_int : STD_LOGIC;
  signal halted_set_i_i_2_n_0 : STD_LOGIC;
  signal halted_set_i_i_3_n_0 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \minusOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_0\ : STD_LOGIC;
  signal \minusOp_carry__0_n_1\ : STD_LOGIC;
  signal \minusOp_carry__0_n_2\ : STD_LOGIC;
  signal \minusOp_carry__0_n_3\ : STD_LOGIC;
  signal \minusOp_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \minusOp_carry__1_n_1\ : STD_LOGIC;
  signal \minusOp_carry__1_n_2\ : STD_LOGIC;
  signal \minusOp_carry__1_n_3\ : STD_LOGIC;
  signal minusOp_carry_i_1_n_0 : STD_LOGIC;
  signal minusOp_carry_i_2_n_0 : STD_LOGIC;
  signal minusOp_carry_i_3_n_0 : STD_LOGIC;
  signal minusOp_carry_i_4_n_0 : STD_LOGIC;
  signal minusOp_carry_n_0 : STD_LOGIC;
  signal minusOp_carry_n_1 : STD_LOGIC;
  signal minusOp_carry_n_2 : STD_LOGIC;
  signal minusOp_carry_n_3 : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal s2mm_fsync_out_m_d1 : STD_LOGIC;
  signal tstvect_fsync_d1 : STD_LOGIC;
  signal tstvect_fsync_d2 : STD_LOGIC;
  signal vert_count : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal write_cmnd_cmb : STD_LOGIC;
  signal \^zero_hsize_err\ : STD_LOGIC;
  signal \^zero_vsize_err\ : STD_LOGIC;
  signal \NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_minusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_dmacntrl_cs[2]_i_7\ : label is "soft_lutpair25";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[0]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[1]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_dmacntrl_cs_reg[2]\ : label is "wait_pipe1:001,wait_pipe2:010,execute_xfer:011,check_done:100,calc_cmd_addr:101,idle:000";
  attribute SOFT_HLUTNM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.tstvect_fsync_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \cmnds_queued[0]_i_1\ : label is "soft_lutpair24";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \cmnds_queued_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \cmnds_queued_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[10]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[11]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[12]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[13]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[14]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[15]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[23]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[2]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[32]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[33]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[34]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[35]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[36]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[37]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[38]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[39]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[40]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[41]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[42]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[43]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[44]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[45]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[46]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[47]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[48]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[49]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[4]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[50]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[51]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[52]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[53]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[54]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[55]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[56]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[57]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[58]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[59]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[5]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[60]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[61]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[62]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[63]_i_3\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[6]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[7]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[8]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \s_axis_cmd_tdata[9]_i_1\ : label is "soft_lutpair46";
begin
  \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\ <= \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\;
  \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0\ <= \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\;
  \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ <= \^gen_normal_dm_command.cmnd_wr_i_reg_0\;
  \VFLIP_DISABLE.dm_address_reg[15]_0\(15 downto 0) <= \^vflip_disable.dm_address_reg[15]_0\(15 downto 0);
  zero_hsize_err <= \^zero_hsize_err\;
  zero_vsize_err <= \^zero_vsize_err\;
\FSM_sequential_dmacntrl_cs[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_dmacntrl_cs[2]_i_5_n_0\,
      I1 => vert_count(4),
      I2 => vert_count(3),
      I3 => vert_count(6),
      I4 => vert_count(5),
      I5 => \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\,
      O => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vert_count(8),
      I1 => vert_count(7),
      I2 => vert_count(10),
      I3 => vert_count(9),
      O => \FSM_sequential_dmacntrl_cs[2]_i_5_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => vert_count(0),
      I1 => vert_count(11),
      I2 => vert_count(12),
      I3 => vert_count(2),
      I4 => vert_count(1),
      O => \FSM_sequential_dmacntrl_cs[2]_i_6_n_0\
    );
\FSM_sequential_dmacntrl_cs[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => p_73_out(0),
      I2 => frame_sync_reg,
      I3 => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg\,
      O => \FSM_sequential_dmacntrl_cs[2]_i_7_n_0\
    );
\FSM_sequential_dmacntrl_cs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_66\,
      Q => dmacntrl_cs(0),
      R => SR(0)
    );
\FSM_sequential_dmacntrl_cs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_65\,
      Q => dmacntrl_cs(1),
      R => SR(0)
    );
\FSM_sequential_dmacntrl_cs_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_64\,
      Q => dmacntrl_cs(2),
      R => SR(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF000000000000"
    )
        port map (
      I0 => s2mm_halt,
      I1 => dma_err,
      I2 => p_79_out,
      I3 => p_73_out(0),
      I4 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0\,
      I5 => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0\,
      O => prmry_in
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => dmacntrl_cs(1),
      I1 => \cmnds_queued_reg__0\(0),
      I2 => \cmnds_queued_reg__0\(1),
      I3 => dmacntrl_cs(2),
      I4 => dmacntrl_cs(0),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2_n_0\
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(4),
      I1 => \cmnds_queued_reg__0\(5),
      I2 => \cmnds_queued_reg__0\(2),
      I3 => \cmnds_queued_reg__0\(3),
      I4 => \cmnds_queued_reg__0\(7),
      I5 => \cmnds_queued_reg__0\(6),
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_3_n_0\
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized1_36\
     port map (
      D(12 downto 0) => p_2_in(12 downto 0),
      E(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      \FSM_sequential_dmacntrl_cs_reg[0]\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      \FSM_sequential_dmacntrl_cs_reg[0]_0\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_64\,
      \FSM_sequential_dmacntrl_cs_reg[0]_1\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_66\,
      \FSM_sequential_dmacntrl_cs_reg[0]_2\ => \FSM_sequential_dmacntrl_cs[2]_i_7_n_0\,
      \FSM_sequential_dmacntrl_cs_reg[0]_3\ => \FSM_sequential_dmacntrl_cs_reg[0]_0\,
      \FSM_sequential_dmacntrl_cs_reg[2]\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      \FSM_sequential_dmacntrl_cs_reg[2]_0\ => \FSM_sequential_dmacntrl_cs[2]_i_3_n_0\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_2\(0) => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1\(0),
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0\ => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_1\ => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      \GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\(4 downto 0) => D(4 downto 0),
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0\,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\,
      \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\ => \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\ => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\,
      \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(4 downto 0) => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(4 downto 0),
      \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\(4 downto 0) => \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\(4 downto 0),
      \MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg\ => \MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg\,
      O(3) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_31\,
      O(2) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_32\,
      O(1) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_33\,
      O(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_34\,
      Q(0) => vert_count(0),
      S(3 downto 0) => S(3 downto 0),
      SR(0) => SR(0),
      \VFLIP_DISABLE.dm_address_reg\(15 downto 0) => \VFLIP_DISABLE.dm_address_reg\(31 downto 16),
      \VFLIP_DISABLE.dm_address_reg[11]\(3 downto 0) => \VFLIP_DISABLE.dm_address_reg[11]_0\(3 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0) => \VFLIP_DISABLE.dm_address_reg[15]_1\(15 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]_0\(3 downto 0) => \VFLIP_DISABLE.dm_address_reg[15]_2\(3 downto 0),
      \VFLIP_DISABLE.dm_address_reg[19]\(3) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_47\,
      \VFLIP_DISABLE.dm_address_reg[19]\(2) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_48\,
      \VFLIP_DISABLE.dm_address_reg[19]\(1) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_49\,
      \VFLIP_DISABLE.dm_address_reg[19]\(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_50\,
      \VFLIP_DISABLE.dm_address_reg[23]\(3) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_51\,
      \VFLIP_DISABLE.dm_address_reg[23]\(2) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_52\,
      \VFLIP_DISABLE.dm_address_reg[23]\(1) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_53\,
      \VFLIP_DISABLE.dm_address_reg[23]\(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_54\,
      \VFLIP_DISABLE.dm_address_reg[27]\(3) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_55\,
      \VFLIP_DISABLE.dm_address_reg[27]\(2) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_56\,
      \VFLIP_DISABLE.dm_address_reg[27]\(1) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_57\,
      \VFLIP_DISABLE.dm_address_reg[27]\(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_58\,
      \VFLIP_DISABLE.dm_address_reg[31]\(3) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_59\,
      \VFLIP_DISABLE.dm_address_reg[31]\(2) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_60\,
      \VFLIP_DISABLE.dm_address_reg[31]\(1) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_61\,
      \VFLIP_DISABLE.dm_address_reg[31]\(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_62\,
      \VFLIP_DISABLE.dm_address_reg[31]_0\(15 downto 0) => \VFLIP_DISABLE.dm_address_reg[31]_0\(15 downto 0),
      \VFLIP_DISABLE.dm_address_reg[7]\(3 downto 0) => \VFLIP_DISABLE.dm_address_reg[7]_0\(3 downto 0),
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_irqthresh_decr_mask_sig => ch2_irqthresh_decr_mask_sig,
      dma_err => dma_err,
      dmacntrl_cs(2 downto 0) => dmacntrl_cs(2 downto 0),
      \dmacr_i_reg[0]\ => \dmacr_i_reg[0]\,
      \dmacr_i_reg[0]_0\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_65\,
      flag_to_repeat_after_fsize_less_err => flag_to_repeat_after_fsize_less_err,
      frame_sync_reg => frame_sync_reg,
      fsize_mismatch_err_flag_int => fsize_mismatch_err_flag_int,
      halt_i0 => halt_i0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      minusOp(11 downto 0) => minusOp(12 downto 1),
      \out\ => \out\,
      p_17_out => p_17_out,
      p_18_out => p_18_out,
      p_53_out => p_53_out,
      p_73_out(1 downto 0) => p_73_out(1 downto 0),
      p_79_out => p_79_out,
      p_9_out => p_9_out,
      prmry_reset2 => prmry_reset2,
      prmry_resetn_i_reg => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\,
      run_stop_d1 => run_stop_d1,
      s2mm_fsync_out_m_d1 => s2mm_fsync_out_m_d1,
      s2mm_halt => s2mm_halt,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      soft_reset_d1 => soft_reset_d1,
      stop => stop,
      \stride_vid_reg[11]\(3) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_39\,
      \stride_vid_reg[11]\(2) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_40\,
      \stride_vid_reg[11]\(1) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_41\,
      \stride_vid_reg[11]\(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_42\,
      \stride_vid_reg[15]\(3) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_43\,
      \stride_vid_reg[15]\(2) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_44\,
      \stride_vid_reg[15]\(1) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\,
      \stride_vid_reg[15]\(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_46\,
      \stride_vid_reg[7]\(3) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_35\,
      \stride_vid_reg[7]\(2) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      \stride_vid_reg[7]\(1) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_37\,
      \stride_vid_reg[7]\(0) => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_38\,
      \vert_count_reg[0]\ => \vert_count_reg[0]_0\,
      \vert_count_reg[12]\(12 downto 0) => Q(12 downto 0),
      write_cmnd_cmb => write_cmnd_cmb
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_10_out,
      Q => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      R => prmry_reset2
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_29\,
      Q => fsize_mismatch_err_flag_int,
      R => '0'
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_3_out,
      Q => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      R => prmry_reset2
    );
\GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.s2mm_fsync_out_m_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_9_out,
      Q => s2mm_fsync_out_m_d1,
      R => SR(0)
    );
\GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => tstvect_fsync_d1,
      I1 => mask_fsync_out_i,
      I2 => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg\,
      O => p_2_out
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \out\,
      I1 => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      I2 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data[23]_i_1_n_0\,
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      R => '0'
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^vflip_disable.dm_address_reg[15]_0\(0),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^vflip_disable.dm_address_reg[15]_0\(1),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^vflip_disable.dm_address_reg[15]_0\(2),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^vflip_disable.dm_address_reg[15]_0\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^vflip_disable.dm_address_reg[15]_0\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^vflip_disable.dm_address_reg[15]_0\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^vflip_disable.dm_address_reg[15]_0\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^vflip_disable.dm_address_reg[15]_0\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(3),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^vflip_disable.dm_address_reg[15]_0\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^vflip_disable.dm_address_reg[15]_0\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^vflip_disable.dm_address_reg[15]_0\(10),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^vflip_disable.dm_address_reg[15]_0\(11),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^vflip_disable.dm_address_reg[15]_0\(12),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^vflip_disable.dm_address_reg[15]_0\(13),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^vflip_disable.dm_address_reg[15]_0\(14),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \^vflip_disable.dm_address_reg[15]_0\(15),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \VFLIP_DISABLE.dm_address_reg\(16),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \VFLIP_DISABLE.dm_address_reg\(17),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(4),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \VFLIP_DISABLE.dm_address_reg\(18),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \VFLIP_DISABLE.dm_address_reg\(19),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \VFLIP_DISABLE.dm_address_reg\(20),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \VFLIP_DISABLE.dm_address_reg\(21),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \VFLIP_DISABLE.dm_address_reg\(22),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \VFLIP_DISABLE.dm_address_reg\(23),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \VFLIP_DISABLE.dm_address_reg\(24),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \VFLIP_DISABLE.dm_address_reg\(25),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \VFLIP_DISABLE.dm_address_reg\(26),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \VFLIP_DISABLE.dm_address_reg\(27),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(5),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \VFLIP_DISABLE.dm_address_reg\(28),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \VFLIP_DISABLE.dm_address_reg\(29),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \VFLIP_DISABLE.dm_address_reg\(30),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \VFLIP_DISABLE.dm_address_reg\(31),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(6),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(7),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(8),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_7\,
      D => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(9),
      Q => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      R => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_63\
    );
\GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => write_cmnd_cmb,
      Q => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      R => SR(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      I1 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      O => p_43_out
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => s2mm_fsize_less_err_flag_10,
      I1 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      I2 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      I3 => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0\,
      I4 => s2mm_tuser_fsync_top7_out,
      O => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\
    );
\I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFF0"
    )
        port map (
      I0 => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\(0),
      I1 => s2mm_axi2ip_wrce(0),
      I2 => \^zero_hsize_err\,
      I3 => \^zero_vsize_err\,
      I4 => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\,
      I5 => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1\,
      O => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\
    );
\MASTER_MODE_FRAME_CNT.tstvect_fsync_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tstvect_fsync_d2,
      I1 => \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg\,
      O => p_10_out_1
    );
\VFLIP_DISABLE.dm_address_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_34\,
      Q => \^vflip_disable.dm_address_reg[15]_0\(0),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_40\,
      Q => \^vflip_disable.dm_address_reg[15]_0\(10),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_39\,
      Q => \^vflip_disable.dm_address_reg[15]_0\(11),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_46\,
      Q => \^vflip_disable.dm_address_reg[15]_0\(12),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_45\,
      Q => \^vflip_disable.dm_address_reg[15]_0\(13),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_44\,
      Q => \^vflip_disable.dm_address_reg[15]_0\(14),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_43\,
      Q => \^vflip_disable.dm_address_reg[15]_0\(15),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_50\,
      Q => \VFLIP_DISABLE.dm_address_reg\(16),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_49\,
      Q => \VFLIP_DISABLE.dm_address_reg\(17),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_48\,
      Q => \VFLIP_DISABLE.dm_address_reg\(18),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_47\,
      Q => \VFLIP_DISABLE.dm_address_reg\(19),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_33\,
      Q => \^vflip_disable.dm_address_reg[15]_0\(1),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_54\,
      Q => \VFLIP_DISABLE.dm_address_reg\(20),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_53\,
      Q => \VFLIP_DISABLE.dm_address_reg\(21),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_52\,
      Q => \VFLIP_DISABLE.dm_address_reg\(22),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_51\,
      Q => \VFLIP_DISABLE.dm_address_reg\(23),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_58\,
      Q => \VFLIP_DISABLE.dm_address_reg\(24),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_57\,
      Q => \VFLIP_DISABLE.dm_address_reg\(25),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_56\,
      Q => \VFLIP_DISABLE.dm_address_reg\(26),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_55\,
      Q => \VFLIP_DISABLE.dm_address_reg\(27),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_62\,
      Q => \VFLIP_DISABLE.dm_address_reg\(28),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_61\,
      Q => \VFLIP_DISABLE.dm_address_reg\(29),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_32\,
      Q => \^vflip_disable.dm_address_reg[15]_0\(2),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_60\,
      Q => \VFLIP_DISABLE.dm_address_reg\(30),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_59\,
      Q => \VFLIP_DISABLE.dm_address_reg\(31),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_31\,
      Q => \^vflip_disable.dm_address_reg[15]_0\(3),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_38\,
      Q => \^vflip_disable.dm_address_reg[15]_0\(4),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_37\,
      Q => \^vflip_disable.dm_address_reg[15]_0\(5),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_36\,
      Q => \^vflip_disable.dm_address_reg[15]_0\(6),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_35\,
      Q => \^vflip_disable.dm_address_reg[15]_0\(7),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_42\,
      Q => \^vflip_disable.dm_address_reg[15]_0\(8),
      R => SR(0)
    );
\VFLIP_DISABLE.dm_address_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_5\,
      D => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_41\,
      Q => \^vflip_disable.dm_address_reg[15]_0\(9),
      R => SR(0)
    );
\cmnds_queued[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(0),
      O => \cmnds_queued[0]_i_1_n_0\
    );
\cmnds_queued[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(1),
      O => \cmnds_queued[4]_i_2_n_0\
    );
\cmnds_queued[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(3),
      I1 => \cmnds_queued_reg__0\(4),
      O => \cmnds_queued[4]_i_3_n_0\
    );
\cmnds_queued[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(2),
      I1 => \cmnds_queued_reg__0\(3),
      O => \cmnds_queued[4]_i_4_n_0\
    );
\cmnds_queued[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(1),
      I1 => \cmnds_queued_reg__0\(2),
      O => \cmnds_queued[4]_i_5_n_0\
    );
\cmnds_queued[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9599"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(1),
      I1 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I2 => \cmnds_queued_reg[4]_0\(0),
      I3 => p_61_out,
      O => \cmnds_queued[4]_i_6_n_0\
    );
\cmnds_queued[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(6),
      I1 => \cmnds_queued_reg__0\(7),
      O => \cmnds_queued[7]_i_4_n_0\
    );
\cmnds_queued[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(5),
      I1 => \cmnds_queued_reg__0\(6),
      O => \cmnds_queued[7]_i_5_n_0\
    );
\cmnds_queued[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(4),
      I1 => \cmnds_queued_reg__0\(5),
      O => \cmnds_queued[7]_i_6_n_0\
    );
\cmnds_queued_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \cmnds_queued[0]_i_1_n_0\,
      Q => \cmnds_queued_reg__0\(0),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \cmnds_queued_reg[4]_i_1_n_7\,
      Q => \cmnds_queued_reg__0\(1),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \cmnds_queued_reg[4]_i_1_n_6\,
      Q => \cmnds_queued_reg__0\(2),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \cmnds_queued_reg[4]_i_1_n_5\,
      Q => \cmnds_queued_reg__0\(3),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \cmnds_queued_reg[4]_i_1_n_4\,
      Q => \cmnds_queued_reg__0\(4),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cmnds_queued_reg[4]_i_1_n_0\,
      CO(2) => \cmnds_queued_reg[4]_i_1_n_1\,
      CO(1) => \cmnds_queued_reg[4]_i_1_n_2\,
      CO(0) => \cmnds_queued_reg[4]_i_1_n_3\,
      CYINIT => \cmnds_queued_reg__0\(0),
      DI(3 downto 1) => \cmnds_queued_reg__0\(3 downto 1),
      DI(0) => \cmnds_queued[4]_i_2_n_0\,
      O(3) => \cmnds_queued_reg[4]_i_1_n_4\,
      O(2) => \cmnds_queued_reg[4]_i_1_n_5\,
      O(1) => \cmnds_queued_reg[4]_i_1_n_6\,
      O(0) => \cmnds_queued_reg[4]_i_1_n_7\,
      S(3) => \cmnds_queued[4]_i_3_n_0\,
      S(2) => \cmnds_queued[4]_i_4_n_0\,
      S(1) => \cmnds_queued[4]_i_5_n_0\,
      S(0) => \cmnds_queued[4]_i_6_n_0\
    );
\cmnds_queued_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \cmnds_queued_reg[7]_i_3_n_7\,
      Q => \cmnds_queued_reg__0\(5),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \cmnds_queued_reg[7]_i_3_n_6\,
      Q => \cmnds_queued_reg__0\(6),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => E(0),
      D => \cmnds_queued_reg[7]_i_3_n_5\,
      Q => \cmnds_queued_reg__0\(7),
      R => \cmnds_queued_reg[0]_0\(0)
    );
\cmnds_queued_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \cmnds_queued_reg[4]_i_1_n_0\,
      CO(3 downto 2) => \NLW_cmnds_queued_reg[7]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \cmnds_queued_reg[7]_i_3_n_2\,
      CO(0) => \cmnds_queued_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \cmnds_queued_reg__0\(5 downto 4),
      O(3) => \NLW_cmnds_queued_reg[7]_i_3_O_UNCONNECTED\(3),
      O(2) => \cmnds_queued_reg[7]_i_3_n_5\,
      O(1) => \cmnds_queued_reg[7]_i_3_n_6\,
      O(0) => \cmnds_queued_reg[7]_i_3_n_7\,
      S(3) => '0',
      S(2) => \cmnds_queued[7]_i_4_n_0\,
      S(1) => \cmnds_queued[7]_i_5_n_0\,
      S(0) => \cmnds_queued[7]_i_6_n_0\
    );
dma_interr_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^zero_hsize_err\,
      I1 => \^zero_vsize_err\,
      I2 => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\,
      O => p_55_out
    );
frame_sync_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_17_out,
      Q => tstvect_fsync_d1,
      R => SR(0)
    );
frame_sync_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => tstvect_fsync_d1,
      Q => tstvect_fsync_d2,
      R => SR(0)
    );
frame_sync_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => tstvect_fsync_d2,
      Q => frame_sync_d3,
      R => SR(0)
    );
frame_sync_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_sync_d3,
      Q => frame_sync_reg,
      R => SR(0)
    );
halted_set_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(0),
      I1 => dmacntrl_cs(1),
      I2 => datamover_idle,
      I3 => halted_set_i_i_2_n_0,
      I4 => halted_set_i_i_3_n_0,
      O => halted_set_i0
    );
halted_set_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(2),
      I1 => \cmnds_queued_reg__0\(1),
      I2 => dmacntrl_cs(2),
      I3 => dmacntrl_cs(0),
      O => halted_set_i_i_2_n_0
    );
halted_set_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \cmnds_queued_reg__0\(5),
      I1 => \cmnds_queued_reg__0\(6),
      I2 => \cmnds_queued_reg__0\(3),
      I3 => \cmnds_queued_reg__0\(4),
      I4 => p_73_out(0),
      I5 => \cmnds_queued_reg__0\(7),
      O => halted_set_i_i_3_n_0
    );
minusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => minusOp_carry_n_0,
      CO(2) => minusOp_carry_n_1,
      CO(1) => minusOp_carry_n_2,
      CO(0) => minusOp_carry_n_3,
      CYINIT => vert_count(0),
      DI(3 downto 0) => vert_count(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => minusOp_carry_i_1_n_0,
      S(2) => minusOp_carry_i_2_n_0,
      S(1) => minusOp_carry_i_3_n_0,
      S(0) => minusOp_carry_i_4_n_0
    );
\minusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => minusOp_carry_n_0,
      CO(3) => \minusOp_carry__0_n_0\,
      CO(2) => \minusOp_carry__0_n_1\,
      CO(1) => \minusOp_carry__0_n_2\,
      CO(0) => \minusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => vert_count(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \minusOp_carry__0_i_1_n_0\,
      S(2) => \minusOp_carry__0_i_2_n_0\,
      S(1) => \minusOp_carry__0_i_3_n_0\,
      S(0) => \minusOp_carry__0_i_4_n_0\
    );
\minusOp_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(8),
      O => \minusOp_carry__0_i_1_n_0\
    );
\minusOp_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(7),
      O => \minusOp_carry__0_i_2_n_0\
    );
\minusOp_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(6),
      O => \minusOp_carry__0_i_3_n_0\
    );
\minusOp_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(5),
      O => \minusOp_carry__0_i_4_n_0\
    );
\minusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \minusOp_carry__0_n_0\,
      CO(3) => \NLW_minusOp_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \minusOp_carry__1_n_1\,
      CO(1) => \minusOp_carry__1_n_2\,
      CO(0) => \minusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => vert_count(11 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \minusOp_carry__1_i_1_n_0\,
      S(2) => \minusOp_carry__1_i_2_n_0\,
      S(1) => \minusOp_carry__1_i_3_n_0\,
      S(0) => \minusOp_carry__1_i_4_n_0\
    );
\minusOp_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(12),
      O => \minusOp_carry__1_i_1_n_0\
    );
\minusOp_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(11),
      O => \minusOp_carry__1_i_2_n_0\
    );
\minusOp_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(10),
      O => \minusOp_carry__1_i_3_n_0\
    );
\minusOp_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(9),
      O => \minusOp_carry__1_i_4_n_0\
    );
minusOp_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(4),
      O => minusOp_carry_i_1_n_0
    );
minusOp_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(3),
      O => minusOp_carry_i_2_n_0
    );
minusOp_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(2),
      O => minusOp_carry_i_3_n_0
    );
minusOp_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vert_count(1),
      O => minusOp_carry_i_4_n_0
    );
\s_axis_cmd_tdata[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[0]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(0)
    );
\s_axis_cmd_tdata[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[10]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(10)
    );
\s_axis_cmd_tdata[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[11]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(11)
    );
\s_axis_cmd_tdata[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[12]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(12)
    );
\s_axis_cmd_tdata[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[13]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(13)
    );
\s_axis_cmd_tdata[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[14]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(14)
    );
\s_axis_cmd_tdata[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[15]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(15)
    );
\s_axis_cmd_tdata[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[1]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(1)
    );
\s_axis_cmd_tdata[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[23]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(16)
    );
\s_axis_cmd_tdata[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[2]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(2)
    );
\s_axis_cmd_tdata[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[32]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(17)
    );
\s_axis_cmd_tdata[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[33]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(18)
    );
\s_axis_cmd_tdata[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[34]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(19)
    );
\s_axis_cmd_tdata[35]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[35]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(20)
    );
\s_axis_cmd_tdata[36]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[36]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(21)
    );
\s_axis_cmd_tdata[37]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[37]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(22)
    );
\s_axis_cmd_tdata[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[38]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(23)
    );
\s_axis_cmd_tdata[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[39]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(24)
    );
\s_axis_cmd_tdata[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[3]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(3)
    );
\s_axis_cmd_tdata[40]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[40]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(25)
    );
\s_axis_cmd_tdata[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[41]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(26)
    );
\s_axis_cmd_tdata[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[42]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(27)
    );
\s_axis_cmd_tdata[43]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[43]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(28)
    );
\s_axis_cmd_tdata[44]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[44]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(29)
    );
\s_axis_cmd_tdata[45]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[45]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(30)
    );
\s_axis_cmd_tdata[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[46]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(31)
    );
\s_axis_cmd_tdata[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[47]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(32)
    );
\s_axis_cmd_tdata[48]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[48]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(33)
    );
\s_axis_cmd_tdata[49]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[49]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(34)
    );
\s_axis_cmd_tdata[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[4]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(4)
    );
\s_axis_cmd_tdata[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[50]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(35)
    );
\s_axis_cmd_tdata[51]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[51]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(36)
    );
\s_axis_cmd_tdata[52]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[52]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(37)
    );
\s_axis_cmd_tdata[53]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[53]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(38)
    );
\s_axis_cmd_tdata[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[54]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(39)
    );
\s_axis_cmd_tdata[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[55]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(40)
    );
\s_axis_cmd_tdata[56]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[56]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(41)
    );
\s_axis_cmd_tdata[57]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[57]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(42)
    );
\s_axis_cmd_tdata[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[58]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(43)
    );
\s_axis_cmd_tdata[59]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[59]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(44)
    );
\s_axis_cmd_tdata[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[5]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(5)
    );
\s_axis_cmd_tdata[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[60]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(45)
    );
\s_axis_cmd_tdata[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[61]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(46)
    );
\s_axis_cmd_tdata[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[62]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(47)
    );
\s_axis_cmd_tdata[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[63]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(48)
    );
\s_axis_cmd_tdata[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[6]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(6)
    );
\s_axis_cmd_tdata[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[7]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(7)
    );
\s_axis_cmd_tdata[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[8]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(8)
    );
\s_axis_cmd_tdata[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^gen_normal_dm_command.cmnd_wr_i_reg_0\,
      I1 => \GEN_NORMAL_DM_COMMAND.cmnd_data_reg_n_0_[9]\,
      O => \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(9)
    );
s_fsync_d1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\,
      I1 => \^gen_fsize_mismatch.gen_s2mm_mismatch_flush_sof.fsize_mismatch_err_s1_reg_0\,
      I2 => p_3_out_1,
      I3 => fsize_err_to_dm_halt_flag,
      O => fsize_err_to_dm_halt_flag_ored
    );
\vert_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => p_2_in(0),
      Q => vert_count(0),
      R => SR(0)
    );
\vert_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => p_2_in(10),
      Q => vert_count(10),
      R => SR(0)
    );
\vert_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => p_2_in(11),
      Q => vert_count(11),
      R => SR(0)
    );
\vert_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => p_2_in(12),
      Q => vert_count(12),
      R => SR(0)
    );
\vert_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => p_2_in(1),
      Q => vert_count(1),
      R => SR(0)
    );
\vert_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => p_2_in(2),
      Q => vert_count(2),
      R => SR(0)
    );
\vert_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => p_2_in(3),
      Q => vert_count(3),
      R => SR(0)
    );
\vert_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => p_2_in(4),
      Q => vert_count(4),
      R => SR(0)
    );
\vert_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => p_2_in(5),
      Q => vert_count(5),
      R => SR(0)
    );
\vert_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => p_2_in(6),
      Q => vert_count(6),
      R => SR(0)
    );
\vert_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => p_2_in(7),
      Q => vert_count(7),
      R => SR(0)
    );
\vert_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => p_2_in(8),
      Q => vert_count(8),
      R => SR(0)
    );
\vert_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF_n_6\,
      D => p_2_in(9),
      Q => vert_count(9),
      R => SR(0)
    );
zero_hsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => zero_hsize_err0,
      Q => \^zero_hsize_err\,
      R => SR(0)
    );
zero_vsize_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => zero_vsize_err0,
      Q => \^zero_vsize_err\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axis_dwidth_converter is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]\ : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_88_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \r0_keep_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tready_signal : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    sig_m_valid_dup_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_Last : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    s2mm_axis_linebuf_reset_out_inv : in STD_LOGIC;
    s_valid_reg : in STD_LOGIC;
    M_VALID : in STD_LOGIC;
    \FSM_onehot_state_reg[2]\ : in STD_LOGIC;
    s_axis_s2mm_tvalid_int : in STD_LOGIC;
    s2mm_dummy_tready_fsync_src_sel_10 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \r0_keep_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r0_data_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axis_dwidth_converter : entity is "axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axis_dwidth_converter";
end system_axi_vdma_1_0_axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axis_dwidth_converter;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axis_dwidth_converter is
  signal acc_data_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal acc_keep_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal acc_last : STD_LOGIC;
  signal areset_r : STD_LOGIC;
  signal d2_ready : STD_LOGIC;
  signal d2_valid : STD_LOGIC;
  signal \gen_data_accumulator[1].acc_data_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \gen_data_accumulator[1].acc_keep_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_data_accumulator[2].acc_data_reg\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \gen_data_accumulator[2].acc_keep_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_17\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_18\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_19\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_20\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_21\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_22\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_23\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_24\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_25\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_26\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_27\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_28\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_29\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_30\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_31\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_32\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_33\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_34\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_35\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_36\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_37\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_38\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_39\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_40\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_5\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_6\ : STD_LOGIC;
  signal \gen_upsizer_conversion.axisc_upsizer_0_n_7\ : STD_LOGIC;
begin
areset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s2mm_axis_linebuf_reset_out_inv,
      Q => areset_r,
      R => '0'
    );
\gen_downsizer_conversion.axisc_downsizer_0\: entity work.system_axi_vdma_1_0_axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_downsizer
     port map (
      D(11) => \gen_upsizer_conversion.axisc_upsizer_0_n_5\,
      D(10) => \gen_upsizer_conversion.axisc_upsizer_0_n_6\,
      D(9) => \gen_upsizer_conversion.axisc_upsizer_0_n_7\,
      D(8 downto 6) => \gen_data_accumulator[2].acc_keep_reg\(2 downto 0),
      D(5 downto 3) => \gen_data_accumulator[1].acc_keep_reg\(2 downto 0),
      D(2 downto 0) => acc_keep_reg(2 downto 0),
      DIN(0) => DIN(0),
      acc_last => acc_last,
      areset_r => areset_r,
      d2_ready => d2_ready,
      d2_valid => d2_valid,
      p_88_out(31 downto 0) => p_88_out(31 downto 0),
      \r0_data_reg[95]_0\(95) => \gen_upsizer_conversion.axisc_upsizer_0_n_17\,
      \r0_data_reg[95]_0\(94) => \gen_upsizer_conversion.axisc_upsizer_0_n_18\,
      \r0_data_reg[95]_0\(93) => \gen_upsizer_conversion.axisc_upsizer_0_n_19\,
      \r0_data_reg[95]_0\(92) => \gen_upsizer_conversion.axisc_upsizer_0_n_20\,
      \r0_data_reg[95]_0\(91) => \gen_upsizer_conversion.axisc_upsizer_0_n_21\,
      \r0_data_reg[95]_0\(90) => \gen_upsizer_conversion.axisc_upsizer_0_n_22\,
      \r0_data_reg[95]_0\(89) => \gen_upsizer_conversion.axisc_upsizer_0_n_23\,
      \r0_data_reg[95]_0\(88) => \gen_upsizer_conversion.axisc_upsizer_0_n_24\,
      \r0_data_reg[95]_0\(87) => \gen_upsizer_conversion.axisc_upsizer_0_n_25\,
      \r0_data_reg[95]_0\(86) => \gen_upsizer_conversion.axisc_upsizer_0_n_26\,
      \r0_data_reg[95]_0\(85) => \gen_upsizer_conversion.axisc_upsizer_0_n_27\,
      \r0_data_reg[95]_0\(84) => \gen_upsizer_conversion.axisc_upsizer_0_n_28\,
      \r0_data_reg[95]_0\(83) => \gen_upsizer_conversion.axisc_upsizer_0_n_29\,
      \r0_data_reg[95]_0\(82) => \gen_upsizer_conversion.axisc_upsizer_0_n_30\,
      \r0_data_reg[95]_0\(81) => \gen_upsizer_conversion.axisc_upsizer_0_n_31\,
      \r0_data_reg[95]_0\(80) => \gen_upsizer_conversion.axisc_upsizer_0_n_32\,
      \r0_data_reg[95]_0\(79) => \gen_upsizer_conversion.axisc_upsizer_0_n_33\,
      \r0_data_reg[95]_0\(78) => \gen_upsizer_conversion.axisc_upsizer_0_n_34\,
      \r0_data_reg[95]_0\(77) => \gen_upsizer_conversion.axisc_upsizer_0_n_35\,
      \r0_data_reg[95]_0\(76) => \gen_upsizer_conversion.axisc_upsizer_0_n_36\,
      \r0_data_reg[95]_0\(75) => \gen_upsizer_conversion.axisc_upsizer_0_n_37\,
      \r0_data_reg[95]_0\(74) => \gen_upsizer_conversion.axisc_upsizer_0_n_38\,
      \r0_data_reg[95]_0\(73) => \gen_upsizer_conversion.axisc_upsizer_0_n_39\,
      \r0_data_reg[95]_0\(72) => \gen_upsizer_conversion.axisc_upsizer_0_n_40\,
      \r0_data_reg[95]_0\(71 downto 48) => \gen_data_accumulator[2].acc_data_reg\(23 downto 0),
      \r0_data_reg[95]_0\(47 downto 24) => \gen_data_accumulator[1].acc_data_reg\(23 downto 0),
      \r0_data_reg[95]_0\(23 downto 0) => acc_data_reg(23 downto 0),
      \r0_keep_reg[7]_0\(3 downto 0) => \r0_keep_reg[7]\(3 downto 0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_valid0 => s_valid0,
      s_valid_reg => s_valid_reg,
      \state_reg[1]_0\ => \state_reg[1]\
    );
\gen_upsizer_conversion.axisc_upsizer_0\: entity work.system_axi_vdma_1_0_axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axisc_upsizer
     port map (
      D(11) => \gen_upsizer_conversion.axisc_upsizer_0_n_5\,
      D(10) => \gen_upsizer_conversion.axisc_upsizer_0_n_6\,
      D(9) => \gen_upsizer_conversion.axisc_upsizer_0_n_7\,
      D(8 downto 6) => \gen_data_accumulator[2].acc_keep_reg\(2 downto 0),
      D(5 downto 3) => \gen_data_accumulator[1].acc_keep_reg\(2 downto 0),
      D(2 downto 0) => acc_keep_reg(2 downto 0),
      \FSM_onehot_state_reg[2]_0\ => \FSM_onehot_state_reg[2]\,
      M_Last => M_Last,
      M_VALID => M_VALID,
      \acc_data_reg[95]_0\(95) => \gen_upsizer_conversion.axisc_upsizer_0_n_17\,
      \acc_data_reg[95]_0\(94) => \gen_upsizer_conversion.axisc_upsizer_0_n_18\,
      \acc_data_reg[95]_0\(93) => \gen_upsizer_conversion.axisc_upsizer_0_n_19\,
      \acc_data_reg[95]_0\(92) => \gen_upsizer_conversion.axisc_upsizer_0_n_20\,
      \acc_data_reg[95]_0\(91) => \gen_upsizer_conversion.axisc_upsizer_0_n_21\,
      \acc_data_reg[95]_0\(90) => \gen_upsizer_conversion.axisc_upsizer_0_n_22\,
      \acc_data_reg[95]_0\(89) => \gen_upsizer_conversion.axisc_upsizer_0_n_23\,
      \acc_data_reg[95]_0\(88) => \gen_upsizer_conversion.axisc_upsizer_0_n_24\,
      \acc_data_reg[95]_0\(87) => \gen_upsizer_conversion.axisc_upsizer_0_n_25\,
      \acc_data_reg[95]_0\(86) => \gen_upsizer_conversion.axisc_upsizer_0_n_26\,
      \acc_data_reg[95]_0\(85) => \gen_upsizer_conversion.axisc_upsizer_0_n_27\,
      \acc_data_reg[95]_0\(84) => \gen_upsizer_conversion.axisc_upsizer_0_n_28\,
      \acc_data_reg[95]_0\(83) => \gen_upsizer_conversion.axisc_upsizer_0_n_29\,
      \acc_data_reg[95]_0\(82) => \gen_upsizer_conversion.axisc_upsizer_0_n_30\,
      \acc_data_reg[95]_0\(81) => \gen_upsizer_conversion.axisc_upsizer_0_n_31\,
      \acc_data_reg[95]_0\(80) => \gen_upsizer_conversion.axisc_upsizer_0_n_32\,
      \acc_data_reg[95]_0\(79) => \gen_upsizer_conversion.axisc_upsizer_0_n_33\,
      \acc_data_reg[95]_0\(78) => \gen_upsizer_conversion.axisc_upsizer_0_n_34\,
      \acc_data_reg[95]_0\(77) => \gen_upsizer_conversion.axisc_upsizer_0_n_35\,
      \acc_data_reg[95]_0\(76) => \gen_upsizer_conversion.axisc_upsizer_0_n_36\,
      \acc_data_reg[95]_0\(75) => \gen_upsizer_conversion.axisc_upsizer_0_n_37\,
      \acc_data_reg[95]_0\(74) => \gen_upsizer_conversion.axisc_upsizer_0_n_38\,
      \acc_data_reg[95]_0\(73) => \gen_upsizer_conversion.axisc_upsizer_0_n_39\,
      \acc_data_reg[95]_0\(72) => \gen_upsizer_conversion.axisc_upsizer_0_n_40\,
      \acc_data_reg[95]_0\(71 downto 48) => \gen_data_accumulator[2].acc_data_reg\(23 downto 0),
      \acc_data_reg[95]_0\(47 downto 24) => \gen_data_accumulator[1].acc_data_reg\(23 downto 0),
      \acc_data_reg[95]_0\(23 downto 0) => acc_data_reg(23 downto 0),
      acc_last => acc_last,
      areset_r => areset_r,
      d2_ready => d2_ready,
      d2_valid => d2_valid,
      \out\ => \out\,
      \r0_data_reg[23]_0\(23 downto 0) => \r0_data_reg[23]\(23 downto 0),
      \r0_keep_reg[2]_0\(2 downto 0) => \r0_keep_reg[2]\(2 downto 0),
      s2mm_dummy_tready_fsync_src_sel_10 => s2mm_dummy_tready_fsync_src_sel_10,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tready_signal => s_axis_s2mm_tready_signal,
      s_axis_s2mm_tvalid_int => s_axis_s2mm_tvalid_int,
      sig_m_valid_dup_reg(0) => sig_m_valid_dup_reg(0),
      \state_reg[0]_0\ => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_vid_cdc is
  port (
    p_in_d1_cdc_from : out STD_LOGIC;
    p_18_out : out STD_LOGIC;
    p_17_out : out STD_LOGIC;
    p_16_out : out STD_LOGIC;
    p_48_out : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : out STD_LOGIC;
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    prmry_reset2 : in STD_LOGIC;
    prmry_in_xored : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    in0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_11_out : in STD_LOGIC;
    p_49_out : in STD_LOGIC;
    p_23_out : in STD_LOGIC;
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_vid_cdc : entity is "axi_vdma_vid_cdc";
end system_axi_vdma_1_0_axi_vdma_vid_cdc;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_vid_cdc is
  signal frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg : string;
  attribute async_reg of frame_ptr_in_d1_cdc_tig : signal is "true";
  signal frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_in_d2 : signal is "true";
  signal frame_ptr_out_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d1_cdc_tig : signal is "true";
  signal frame_ptr_out_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of frame_ptr_out_d2 : signal is "true";
  signal othrchnl_frame_ptr_in_d1_cdc_tig : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d1_cdc_tig : signal is "true";
  signal othrchnl_frame_ptr_in_d2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute async_reg of othrchnl_frame_ptr_in_d2 : signal is "true";
  signal p_2_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal s_fsync_d1 : STD_LOGIC;
  signal s_fsync_d2 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\ : label is "yes";
begin
  p_2_in(0) <= in0(0);
\GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized1_21\
     port map (
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_17_out => p_17_out,
      p_48_out => p_48_out,
      p_49_out => p_49_out,
      prmry_reset2 => prmry_reset2,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_fsync_d1 => s_fsync_d1,
      s_fsync_d2 => s_fsync_d2
    );
\GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized1_22\
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\,
      \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg\ => \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg\,
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_16_out => p_16_out,
      p_23_out => p_23_out,
      prmry_reset2 => prmry_reset2,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk
    );
\GEN_CDC_FOR_ASYNC.SOF_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized1_23\
     port map (
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_18_out => p_18_out,
      p_in_d1_cdc_from => p_in_d1_cdc_from,
      prmry_in_xored => prmry_in_xored,
      prmry_reset2 => prmry_reset2,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d2(0),
      Q => s2mm_frame_ptr_out(0),
      R => prmry_reset2
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d2(1),
      Q => s2mm_frame_ptr_out(1),
      R => prmry_reset2
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d2(2),
      Q => s2mm_frame_ptr_out(2),
      R => prmry_reset2
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d2(3),
      Q => s2mm_frame_ptr_out(3),
      R => prmry_reset2
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d2(4),
      Q => s2mm_frame_ptr_out(4),
      R => prmry_reset2
    );
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d2(5),
      Q => s2mm_frame_ptr_out(5),
      R => prmry_reset2
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_frame_ptr_in(0),
      Q => frame_ptr_in_d1_cdc_tig(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_frame_ptr_in(1),
      Q => frame_ptr_in_d1_cdc_tig(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_frame_ptr_in(2),
      Q => frame_ptr_in_d1_cdc_tig(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_frame_ptr_in(3),
      Q => frame_ptr_in_d1_cdc_tig(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_frame_ptr_in(4),
      Q => frame_ptr_in_d1_cdc_tig(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d1_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => s2mm_frame_ptr_in(5),
      Q => frame_ptr_in_d1_cdc_tig(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(0),
      Q => frame_ptr_in_d2(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(1),
      Q => frame_ptr_in_d2(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(2),
      Q => frame_ptr_in_d2(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(3),
      Q => frame_ptr_in_d2(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(4),
      Q => frame_ptr_in_d2(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_in_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => frame_ptr_in_d1_cdc_tig(5),
      Q => frame_ptr_in_d2(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_2_in(0),
      Q => frame_ptr_out_d1_cdc_tig(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_2_in(1),
      Q => frame_ptr_out_d1_cdc_tig(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_2_in(2),
      Q => frame_ptr_out_d1_cdc_tig(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_2_in(3),
      Q => frame_ptr_out_d1_cdc_tig(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_2_in(4),
      Q => frame_ptr_out_d1_cdc_tig(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d1_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_2_in(5),
      Q => frame_ptr_out_d1_cdc_tig(5),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(0),
      Q => frame_ptr_out_d2(0),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(1),
      Q => frame_ptr_out_d2(1),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(2),
      Q => frame_ptr_out_d2(2),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(3),
      Q => frame_ptr_out_d2(3),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(4),
      Q => frame_ptr_out_d2(4),
      R => '0'
    );
\GEN_CDC_FOR_ASYNC.frame_ptr_out_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => frame_ptr_out_d1_cdc_tig(5),
      Q => frame_ptr_out_d2(5),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_2_in(5)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_2_in(4)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(0)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(5)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(4)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(3)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(2)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(1)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d2(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_2_in(3)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_2_in(2)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_2_in(1)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(5)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(4)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(3)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(2)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => othrchnl_frame_ptr_in_d1_cdc_tig(1)
    );
s_fsync_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_11_out,
      Q => s_fsync_d1,
      R => prmry_reset2
    );
s_fsync_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => s_fsync_d1,
      Q => s_fsync_d2,
      R => prmry_reset2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_vidreg_module is
  port (
    prmtr_update_complete : out STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ : out STD_LOGIC;
    zero_vsize_err0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    zero_hsize_err0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hsize_vid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \stride_vid_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stride_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \stride_vid_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stride_vid_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \stride_vid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    zero_hsize_err_reg : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\ : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_1\ : in STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_2\ : in STD_LOGIC;
    flag_to_repeat_after_fsize_less_err : in STD_LOGIC;
    s2mm_sts_wdata : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \VFLIP_DISABLE.dm_address_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vsize_vid_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \hsize_vid_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \stride_vid_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_vidreg_module : entity is "axi_vdma_vidreg_module";
end system_axi_vdma_1_0_axi_vdma_vidreg_module;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_vidreg_module is
  signal \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\ : STD_LOGIC;
  signal \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\ : STD_LOGIC;
  signal \^prmtr_update_complete\ : STD_LOGIC;
begin
  \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ <= \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\;
  prmtr_update_complete <= \^prmtr_update_complete\;
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I\: entity work.system_axi_vdma_1_0_axi_vdma_vregister
     port map (
      CO(0) => CO(0),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(15 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(15 downto 0),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_1\(31 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(31 downto 0),
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0),
      Q(12 downto 0) => Q(12 downto 0),
      S(0) => S(0),
      SR(0) => SR(0),
      \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0) => \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0),
      \hsize_vid_reg[15]_0\(15 downto 0) => \hsize_vid_reg[15]\(15 downto 0),
      \hsize_vid_reg[15]_1\(0) => \hsize_vid_reg[15]_0\(0),
      \hsize_vid_reg[15]_2\(15 downto 0) => \hsize_vid_reg[15]_1\(15 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_17_out => p_17_out,
      prmtr_update_complete => \^prmtr_update_complete\,
      s2mm_sts_wdata(14 downto 0) => s2mm_sts_wdata(14 downto 0),
      \stride_vid_reg[0]_0\ => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      \stride_vid_reg[11]_0\(3 downto 0) => \stride_vid_reg[11]\(3 downto 0),
      \stride_vid_reg[15]_0\(15 downto 0) => \stride_vid_reg[15]\(15 downto 0),
      \stride_vid_reg[15]_1\(3 downto 0) => \stride_vid_reg[15]_0\(3 downto 0),
      \stride_vid_reg[15]_2\(15 downto 0) => \stride_vid_reg[15]_1\(15 downto 0),
      \stride_vid_reg[3]_0\(3 downto 0) => \stride_vid_reg[3]\(3 downto 0),
      \stride_vid_reg[7]_0\(3 downto 0) => \stride_vid_reg[7]\(3 downto 0),
      \vsize_vid_reg[12]_0\(12 downto 0) => \vsize_vid_reg[12]\(12 downto 0),
      zero_hsize_err0 => zero_hsize_err0,
      zero_hsize_err_reg => zero_hsize_err_reg,
      zero_vsize_err0 => zero_vsize_err0
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F800"
    )
        port map (
      I0 => p_17_out,
      I1 => \^prmtr_update_complete\,
      I2 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I3 => \out\,
      I4 => p_72_out(0),
      O => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_i_1_n_0\,
      Q => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      R => '0'
    );
\GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\,
      Q => \^prmtr_update_complete\,
      R => '0'
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFABAAAA"
    )
        port map (
      I0 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\,
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_0\(0),
      I2 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_1\,
      I3 => \^gen_register_direct.gen_regdirect_dres.video_prmtrs_valid_i_reg_0\,
      I4 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_2\,
      I5 => flag_to_repeat_after_fsize_less_err,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_srl_fifo_rbu_f is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    \sig_input_addr_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_srl_fifo_rbu_f : entity is "srl_fifo_rbu_f";
end system_axi_vdma_1_0_srl_fifo_rbu_f;

architecture STRUCTURE of system_axi_vdma_1_0_srl_fifo_rbu_f is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_1_0_cntr_incr_decr_addn_f_10
     port map (
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_1\ => \INFERRED_GEN.cnt_i_reg[1]_0\,
      Q(2) => Q(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.system_axi_vdma_1_0_dynshreg_f
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 0) => \out\(49 downto 0),
      p_59_out => p_59_out,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      \sig_input_addr_reg_reg[31]\ => FIFO_Full_reg_n_0,
      \sig_input_addr_reg_reg[31]_0\(48 downto 0) => \sig_input_addr_reg_reg[31]\(48 downto 0),
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
\s_axis_cmd_tdata[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => s2mm_halt,
      I1 => cmnd_wr,
      I2 => FIFO_Full_reg_n_0,
      I3 => sig_inhibit_rdy_n,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized0\ is
  port (
    p_9_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_12_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : out STD_LOGIC;
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wsc2mstr_halt_pipe : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_halt : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wdc_status_going_full : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized0\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized0\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of sig_next_calc_error_reg_i_6 : label is "soft_lutpair176";
begin
  Q(0) <= \^q\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_1_0_cntr_incr_decr_addn_f_11
     port map (
      CO(0) => CO(0),
      \INFERRED_GEN.cnt_i_reg[0]_0\ => FIFO_Full_reg_n_0,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      dma_err => dma_err,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_12_out => p_12_out,
      p_61_out => p_61_out,
      p_79_out => p_79_out,
      s2mm_halt => s2mm_halt,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_1_0_dynshreg_f__parameterized0\
     port map (
      FIFO_Full_reg => FIFO_Full_reg_n_0,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(14 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(14 downto 0),
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(0),
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      S(0) => S(0),
      dma_err => dma_err,
      \hsize_vid_reg[15]\(0) => \hsize_vid_reg[15]\(0),
      \in\(19 downto 0) => \in\(19 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_79_out => p_79_out,
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_wr_fifo => sig_wr_fifo,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => FIFO_Full_reg_n_0,
      I2 => sig_wsc2stat_status_valid,
      I3 => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\,
      O => sig_inhibit_rdy_n_reg
    );
sig_next_calc_error_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => sig_inhibit_rdy_n,
      I1 => FIFO_Full_reg_n_0,
      I2 => sig_wsc2stat_status_valid,
      I3 => sig_wdc_status_going_full,
      O => sig_wsc2mstr_halt_pipe
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized1\ is
  port (
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_bready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_addr_posted_cntr_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_s2mm_bready_0 : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized1\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized1\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal FIFO_Full_reg_n_0 : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_decr_addr_posted_cntr5_out : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_axi_s2mm_bready_INST_0 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[3]_i_3\ : label is "soft_lutpair191";
begin
CNTR_INCR_DECR_ADDN_F_I: entity work.\system_axi_vdma_1_0_cntr_incr_decr_addn_f__parameterized0\
     port map (
      \INFERRED_GEN.cnt_i_reg[0]_0\ => FIFO_Full_reg_n_0,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      Q(3) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_1_0_dynshreg_f__parameterized1\
     port map (
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      addr(0) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      addr(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      addr(2) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      \in\(1 downto 0) => \in\(1 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      \out\(0) => \out\(0),
      sel => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => FIFO_Full_reg_n_0,
      R => sig_stream_rst
    );
m_axi_s2mm_bready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => FIFO_Full_reg_n_0,
      I1 => sig_inhibit_rdy_n,
      I2 => m_axi_s2mm_bready_0,
      O => m_axi_s2mm_bready
    );
\sig_addr_posted_cntr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDD22222222DDDD"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[3]\,
      I1 => sig_decr_addr_posted_cntr5_out,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => D(0)
    );
\sig_addr_posted_cntr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD22FF00FF0022DD"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[3]\,
      I1 => sig_decr_addr_posted_cntr5_out,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => D(1)
    );
\sig_addr_posted_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4666666666666662"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[3]\,
      I1 => sig_decr_addr_posted_cntr5_out,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(3),
      O => E(0)
    );
\sig_addr_posted_cntr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F0F0F0F0F0F02D"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[3]\,
      I1 => sig_decr_addr_posted_cntr5_out,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => D(2)
    );
\sig_addr_posted_cntr[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => FIFO_Full_reg_n_0,
      I1 => sig_inhibit_rdy_n,
      I2 => m_axi_s2mm_bvalid,
      O => sig_decr_addr_posted_cntr5_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized2\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_push_to_wsc_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_data2wsc_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized2\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized2\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[3]\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^sig_push_to_wsc_reg\ : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  \INFERRED_GEN.cnt_i_reg[3]\ <= \^inferred_gen.cnt_i_reg[3]\;
  \out\(18 downto 0) <= \^out\(18 downto 0);
  sig_push_to_wsc_reg <= \^sig_push_to_wsc_reg\;
CNTR_INCR_DECR_ADDN_F_I: entity work.\system_axi_vdma_1_0_cntr_incr_decr_addn_f__parameterized0_9\
     port map (
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \INFERRED_GEN.cnt_i_reg[0]_0\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^inferred_gen.cnt_i_reg[3]\,
      Q(3) => sig_rd_empty,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => \^out\(0),
      sel => \^sig_push_to_wsc_reg\,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_stream_rst => sig_stream_rst
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_1_0_dynshreg_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(3) => sig_rd_empty,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(2) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(18 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(18 downto 0),
      \INFERRED_GEN.cnt_i_reg[3]\ => \^inferred_gen.cnt_i_reg[3]\,
      Q(3 downto 0) => Q(3 downto 0),
      \in\(0) => \in\(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(18 downto 0) => \^out\(18 downto 0),
      p_4_out => p_4_out,
      sel => \^sig_push_to_wsc_reg\,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      \sig_wdc_statcnt_reg[2]\ => \^fifo_full_reg_0\
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized3\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    p_9_out_1 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1\ : in STD_LOGIC;
    sig_sm_pop_cmd_fifo_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : in STD_LOGIC;
    \sig_cmdcntl_sm_state_ns119_out__1\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized3\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized3\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_0 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal DYNSHREG_F_I_n_0 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  Q(0) <= \^q\(0);
  \out\(20 downto 0) <= \^out\(20 downto 0);
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_1_0_cntr_incr_decr_addn_f_13
     port map (
      D(1) => D(2),
      D(0) => D(0),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ => DYNSHREG_F_I_n_0,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\(2 downto 0) => sig_sm_pop_cmd_fifo_reg(2 downto 0),
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ => CNTR_INCR_DECR_ADDN_F_I_n_0,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(0) => \^out\(19),
      p_9_out_1 => p_9_out_1,
      \sig_cmdcntl_sm_state_ns119_out__1\ => \sig_cmdcntl_sm_state_ns119_out__1\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_1_0_dynshreg_f__parameterized3\
     port map (
      D(0) => D(1),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0\,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1\,
      \INFERRED_GEN.cnt_i_reg[2]\ => DYNSHREG_F_I_n_0,
      Q(2) => \^q\(0),
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(21 downto 0) => \in\(21 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(20 downto 0) => \^out\(20 downto 0),
      p_9_out_1 => p_9_out_1,
      \sig_cmdcntl_sm_state_ns119_out__1\ => \sig_cmdcntl_sm_state_ns119_out__1\,
      sig_curr_eof_reg_reg => \^fifo_full_reg_0\,
      sig_curr_eof_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[0]\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_ld_dre_cmd_reg => CNTR_INCR_DECR_ADDN_F_I_n_0,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_sm_pop_cmd_fifo_reg(2 downto 0) => sig_sm_pop_cmd_fifo_reg(2 downto 0),
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized4\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_strb_reg_out_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : in STD_LOGIC;
    sig_scatter2drc_eop : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized4\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized4\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized4\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_5 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_6 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  SS(0) <= \^ss\(0);
CNTR_INCR_DECR_ADDN_F_I: entity work.\system_axi_vdma_1_0_cntr_incr_decr_addn_f__parameterized1\
     port map (
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(4) => Q(0),
      Q(3) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_5,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_6,
      SS(0) => \^ss\(0),
      fifo_full_p1 => fifo_full_p1,
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      p_4_out => p_4_out,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_scatter2drc_eop => sig_scatter2drc_eop,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_1_0_dynshreg_f__parameterized4\
     port map (
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(2 downto 0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(2 downto 0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(8 downto 0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(8 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \^fifo_full_reg_0\,
      Q(3) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(2) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_5,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_6,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      \sig_strb_reg_out_reg[1]\(0) => \sig_strb_reg_out_reg[1]\(0),
      \sig_strb_reg_out_reg[2]\(0) => \sig_strb_reg_out_reg[2]\(0),
      sig_wr_fifo => sig_wr_fifo,
      slice_insert_valid => slice_insert_valid,
      \storage_data_reg[8]\(8 downto 0) => \storage_data_reg[8]\(8 downto 0)
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized5\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    \sig_clr_cmd2addr_valid4_out__0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 43 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_calc_error_reg_reg : in STD_LOGIC;
    FIFO_Full_reg_1 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized5\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized5\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized5\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_2 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_1_0_cntr_incr_decr_addn_f_12
     port map (
      FIFO_Full_reg => FIFO_Full_reg_1,
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_22_out => p_22_out,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_1_0_dynshreg_f__parameterized5\
     port map (
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_2,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      \in\(41 downto 0) => \in\(41 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(43 downto 0) => \out\(43 downto 0),
      p_22_out => p_22_out,
      sig_calc_error_reg_reg => \^fifo_full_reg_0\,
      sig_calc_error_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[0]\,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
\sig_xfer_addr_reg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^fifo_full_reg_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]\,
      I2 => p_22_out,
      O => \sig_clr_cmd2addr_valid4_out__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized6\ is
  port (
    FIFO_Full_reg_0 : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_first_dbeat_reg : out STD_LOGIC;
    \sig_new_len_eq_0__6\ : out STD_LOGIC;
    \sig_dbeat_cntr_reg[6]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_clr_cmd2data_valid5_out__0\ : out STD_LOGIC;
    sig_next_calc_error_reg_reg_1 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \sig_good_mmap_dbeat12_out__0\ : in STD_LOGIC;
    sig_data2skid_wlast : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_single_dbeat : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]_0\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    \sig_dbeat_cntr_eq_0__2\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_wsc2mstr_halt_pipe : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_3 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_next_calc_error_reg_i_7 : in STD_LOGIC;
    sig_next_calc_error_reg_reg_2 : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized6\ : entity is "srl_fifo_rbu_f";
end \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized6\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized6\ is
  signal CNTR_INCR_DECR_ADDN_F_I_n_3 : STD_LOGIC;
  signal CNTR_INCR_DECR_ADDN_F_I_n_4 : STD_LOGIC;
  signal \^fifo_full_reg_0\ : STD_LOGIC;
  signal fifo_full_p1 : STD_LOGIC;
  signal \^sig_next_calc_error_reg_reg_0\ : STD_LOGIC;
  signal sig_wr_fifo : STD_LOGIC;
begin
  FIFO_Full_reg_0 <= \^fifo_full_reg_0\;
  sig_next_calc_error_reg_reg_0 <= \^sig_next_calc_error_reg_reg_0\;
CNTR_INCR_DECR_ADDN_F_I: entity work.system_axi_vdma_1_0_cntr_incr_decr_addn_f
     port map (
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[0]_0\ => \^fifo_full_reg_0\,
      \INFERRED_GEN.cnt_i_reg[0]_1\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      Q(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      fifo_full_p1 => fifo_full_p1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_11_out => p_11_out,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2skid_wlast => sig_data2skid_wlast,
      \sig_dbeat_cntr_eq_0__2\ => \sig_dbeat_cntr_eq_0__2\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_empty_reg_2 => sig_dqual_reg_empty_reg_2,
      sig_dqual_reg_empty_reg_3 => sig_dqual_reg_empty_reg_3,
      sig_dqual_reg_full => sig_dqual_reg_full,
      \sig_good_mmap_dbeat12_out__0\ => \sig_good_mmap_dbeat12_out__0\,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      sig_next_calc_error_reg_i_7_0 => sig_next_calc_error_reg_i_7,
      sig_next_calc_error_reg_reg => sig_next_calc_error_reg_reg,
      sig_next_calc_error_reg_reg_0 => \^sig_next_calc_error_reg_reg_0\,
      sig_next_calc_error_reg_reg_1 => sig_next_calc_error_reg_reg_1,
      sig_next_calc_error_reg_reg_2 => sig_first_dbeat_reg_0,
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wr_fifo => sig_wr_fifo,
      sig_wsc2mstr_halt_pipe => sig_wsc2mstr_halt_pipe
    );
DYNSHREG_F_I: entity work.\system_axi_vdma_1_0_dynshreg_f__parameterized6\
     port map (
      D(0) => D(0),
      Q(7 downto 0) => Q(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5 downto 0) => \out\(5 downto 0),
      p_11_out => p_11_out,
      \sig_dbeat_cntr_reg[0]\ => \^sig_next_calc_error_reg_reg_0\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\(7 downto 0) => \sig_dbeat_cntr_reg[6]\(7 downto 0),
      \sig_dbeat_cntr_reg[6]_0\ => \sig_dbeat_cntr_reg[6]_0\,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_1,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_0,
      \sig_new_len_eq_0__6\ => \sig_new_len_eq_0__6\,
      sig_next_calc_error_reg_reg => \^fifo_full_reg_0\,
      sig_next_calc_error_reg_reg_0 => \INFERRED_GEN.cnt_i_reg[0]\,
      sig_next_calc_error_reg_reg_1(13 downto 0) => sig_next_calc_error_reg_reg_2(13 downto 0),
      sig_next_calc_error_reg_reg_2(1) => CNTR_INCR_DECR_ADDN_F_I_n_3,
      sig_next_calc_error_reg_reg_2(0) => CNTR_INCR_DECR_ADDN_F_I_n_4,
      sig_single_dbeat => sig_single_dbeat,
      sig_wr_fifo => sig_wr_fifo
    );
FIFO_Full_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => fifo_full_p1,
      Q => \^fifo_full_reg_0\,
      R => sig_stream_rst
    );
\sig_xfer_addr_reg[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^fifo_full_reg_0\,
      I1 => \INFERRED_GEN.cnt_i_reg[0]\,
      I2 => p_11_out,
      O => \sig_clr_cmd2data_valid5_out__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 12 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of system_axi_vdma_1_0_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of system_axi_vdma_1_0_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of system_axi_vdma_1_0_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of system_axi_vdma_1_0_xpm_fifo_base : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of system_axi_vdma_1_0_xpm_fifo_base : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of system_axi_vdma_1_0_xpm_fifo_base : entity is 208;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of system_axi_vdma_1_0_xpm_fifo_base : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of system_axi_vdma_1_0_xpm_fifo_base : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of system_axi_vdma_1_0_xpm_fifo_base : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_xpm_fifo_base : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of system_axi_vdma_1_0_xpm_fifo_base : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of system_axi_vdma_1_0_xpm_fifo_base : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of system_axi_vdma_1_0_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of system_axi_vdma_1_0_xpm_fifo_base : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of system_axi_vdma_1_0_xpm_fifo_base : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of system_axi_vdma_1_0_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of system_axi_vdma_1_0_xpm_fifo_base : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of system_axi_vdma_1_0_xpm_fifo_base : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of system_axi_vdma_1_0_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of system_axi_vdma_1_0_xpm_fifo_base : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of system_axi_vdma_1_0_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of system_axi_vdma_1_0_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of system_axi_vdma_1_0_xpm_fifo_base : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of system_axi_vdma_1_0_xpm_fifo_base : entity is 13;
  attribute READ_MODE : integer;
  attribute READ_MODE of system_axi_vdma_1_0_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of system_axi_vdma_1_0_xpm_fifo_base : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of system_axi_vdma_1_0_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of system_axi_vdma_1_0_xpm_fifo_base : entity is 13;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of system_axi_vdma_1_0_xpm_fifo_base : entity is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of system_axi_vdma_1_0_xpm_fifo_base : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of system_axi_vdma_1_0_xpm_fifo_base : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of system_axi_vdma_1_0_xpm_fifo_base : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of system_axi_vdma_1_0_xpm_fifo_base : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of system_axi_vdma_1_0_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of system_axi_vdma_1_0_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of system_axi_vdma_1_0_xpm_fifo_base : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of system_axi_vdma_1_0_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of system_axi_vdma_1_0_xpm_fifo_base : entity is 1;
end system_axi_vdma_1_0_xpm_fifo_base;

architecture STRUCTURE of system_axi_vdma_1_0_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal \^almost_empty\ : STD_LOGIC;
  signal \^almost_full\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 2 to 2 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_1\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_pf : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_1 : STD_LOGIC;
  signal rdp_inst_n_6 : STD_LOGIC;
  signal rdp_inst_n_8 : STD_LOGIC;
  signal rdp_inst_n_9 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal read_only_q : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal rst_d1_inst_n_10 : STD_LOGIC;
  signal rst_d1_inst_n_6 : STD_LOGIC;
  signal rst_d1_inst_n_8 : STD_LOGIC;
  signal rst_d1_inst_n_9 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal write_only : STD_LOGIC;
  signal write_only_q : STD_LOGIC;
  signal wrp_inst_n_0 : STD_LOGIC;
  signal wrp_inst_n_2 : STD_LOGIC;
  signal wrp_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_0 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_2 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair137";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.gae_fwft.aempty_fwft_i_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \gen_fwft.gdvld_fwft.data_valid_fwft_i_1\ : label is "soft_lutpair137";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 208;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 13;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair136";
begin
  almost_empty <= \^almost_empty\;
  almost_full <= \^almost_full\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7883"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => ram_empty_i,
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6E"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AF80"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gae_fwft.aempty_fwft_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A888EAAA"
    )
        port map (
      I0 => \^almost_empty\,
      I1 => ram_empty_i,
      I2 => curr_fwft_state(1),
      I3 => rd_en,
      I4 => curr_fwft_state(0),
      O => aempty_fwft_i0
    );
\gen_fwft.gae_fwft.aempty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => aempty_fwft_i0,
      Q => \^almost_empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15DD"
    )
        port map (
      I0 => \^empty\,
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      I3 => curr_fwft_state(1),
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.rdpp1_inst\: entity work.\system_axi_vdma_1_0_xpm_counter_updn__parameterized1\
     port map (
      D(1) => \grdc.diff_wr_rd_pntr_rdc\(2),
      D(0) => \gen_fwft.rdpp1_inst_n_1\,
      Q(2 downto 0) => wr_pntr_ext(2 downto 0),
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[1]_0\ => \gen_fwft.rdpp1_inst_n_4\,
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_2\(1 downto 0) => curr_fwft_state(1 downto 0),
      \grdc.rd_data_count_i_reg[2]\(2 downto 0) => rd_pntr_ext(2 downto 0),
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^almost_full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_10,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrp_inst_n_2,
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_9,
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrp_inst_n_0,
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_2,
      Q => \^prog_empty\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_9,
      Q => read_only_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => write_only,
      Q => write_only_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => diff_pntr_pf_q(1),
      I1 => diff_pntr_pf_q(4),
      I2 => diff_pntr_pf_q(3),
      I3 => diff_pntr_pf_q(2),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_8,
      Q => \^prog_full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_rd_en_pf,
      Q => ram_rd_en_pf_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_wr_en_pf,
      Q => ram_wr_en_pf_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.system_axi_vdma_1_0_xpm_memory_base
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(12 downto 0) => din(12 downto 0),
      dinb(12 downto 0) => B"0000000000000",
      douta(12 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(12 downto 0),
      doutb(12 downto 0) => dout(12 downto 0),
      ena => '0',
      enb => ram_rd_en_pf,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => ram_wr_en_pf,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwack.wr_ack_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_0,
      Q => wr_ack,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.rdpp1_inst_n_1\,
      Q => wr_data_count(0),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => wr_data_count(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => wr_data_count(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => wr_data_count(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => wr_data_count(4),
      R => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.\system_axi_vdma_1_0_xpm_counter_updn__parameterized2\
     port map (
      D(0) => diff_pntr_pf_q0(3),
      E(0) => ram_rd_en_pf,
      Q(4) => rdp_inst_n_1,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\ => rdp_inst_n_8,
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(0) => rdp_inst_n_9,
      \count_value_i_reg[4]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(3) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(2) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(1) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(0) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdp_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\(1 downto 0) => wr_pntr_ext(1 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]_0\ => rst_d1_inst_n_9,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\ => rst_d1_inst_n_6,
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\system_axi_vdma_1_0_xpm_counter_updn__parameterized3\
     port map (
      E(0) => ram_rd_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[2]_0\ => rdp_inst_n_6,
      \count_value_i_reg[3]_0\ => rdpp1_inst_n_0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.system_axi_vdma_1_0_xpm_fifo_reg_bit
     port map (
      D(0) => diff_pntr_pf_q0(1),
      \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ => rst_d1_inst_n_6,
      Q(0) => xpm_fifo_rst_inst_n_1,
      almost_full => \^almost_full\,
      \gen_fwft.empty_fwft_i_reg\ => rst_d1_inst_n_9,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ => rst_d1_inst_n_1,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_0\ => wrpp2_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_1\ => rdp_inst_n_8,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rst_d1_inst_n_10,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => wrp_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg_0\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\ => rdp_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_0\(0) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]_1\(0) => rd_pntr_ext(0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\ => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\ => rst_d1_inst_n_8,
      \gof.overflow_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      ram_empty_i => ram_empty_i,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf => ram_wr_en_pf,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      write_only => write_only
    );
wrp_inst: entity work.\system_axi_vdma_1_0_xpm_counter_updn__parameterized2_14\
     port map (
      D(2) => wrp_inst_n_0,
      D(1) => diff_pntr_pe(2),
      D(0) => wrp_inst_n_2,
      Q(4) => rdp_inst_n_1,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[1]_0\ => wrp_inst_n_8,
      \count_value_i_reg[3]_0\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[4]_0\(2 downto 1) => \grdc.diff_wr_rd_pntr_rdc\(4 downto 3),
      \count_value_i_reg[4]_0\(0) => \grdc.diff_wr_rd_pntr_rdc\(1),
      \count_value_i_reg[4]_1\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\ => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]_0\ => rdp_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\ => rst_d1_inst_n_9,
      \grdc.rd_data_count_i_reg[4]\ => \gen_fwft.rdpp1_inst_n_4\,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_wr_en_pf => ram_wr_en_pf,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\system_axi_vdma_1_0_xpm_counter_updn__parameterized3_15\
     port map (
      D(1) => diff_pntr_pf_q0(4),
      D(0) => diff_pntr_pf_q0(2),
      Q(3) => wrpp1_inst_n_2,
      Q(2) => wrpp1_inst_n_3,
      Q(1) => wrpp1_inst_n_4,
      Q(0) => wrpp1_inst_n_5,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\ => rdp_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(3 downto 0) => rd_pntr_ext(3 downto 0),
      ram_wr_en_pf => ram_wr_en_pf,
      wr_clk => wr_clk
    );
wrpp2_inst: entity work.\system_axi_vdma_1_0_xpm_counter_updn__parameterized0\
     port map (
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\ => rdp_inst_n_6,
      ram_wr_en_pf => ram_wr_en_pf,
      sig_clr_dbc_reg_reg => wrpp2_inst_n_0,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.system_axi_vdma_1_0_xpm_fifo_rst
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      SR(0) => \grdc.rd_data_count_i0\,
      full => \^full\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => xpm_fifo_rst_inst_n_0,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\ => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2_n_0\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\ => xpm_fifo_rst_inst_n_2,
      \grdc.rd_data_count_i_reg[1]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \guf.underflow_i_reg\ => \^empty\,
      prog_empty => \^prog_empty\,
      rd_en => rd_en,
      read_only_q => read_only_q,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      write_only_q => write_only_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 73 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 73 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 1024;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 75776;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 1019;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 1019;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 74;
  attribute READ_MODE : integer;
  attribute READ_MODE of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 74;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ : entity is 1;
end \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal \^almost_empty\ : STD_LOGIC;
  signal \^almost_full\ : STD_LOGIC;
  signal clr_full : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_valid_fwft1 : STD_LOGIC;
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9]\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal going_afull1 : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal prog_empty_i1 : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal prog_full_i216_in : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_rd_en_pf : STD_LOGIC;
  signal ram_rd_en_pf_q : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal ram_wr_en_pf_q : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rdp_inst_n_11 : STD_LOGIC;
  signal rdp_inst_n_12 : STD_LOGIC;
  signal rdp_inst_n_13 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rdp_inst_n_15 : STD_LOGIC;
  signal rdp_inst_n_28 : STD_LOGIC;
  signal rdp_inst_n_29 : STD_LOGIC;
  signal rdp_inst_n_30 : STD_LOGIC;
  signal rdp_inst_n_31 : STD_LOGIC;
  signal rdp_inst_n_32 : STD_LOGIC;
  signal rdp_inst_n_33 : STD_LOGIC;
  signal rdp_inst_n_34 : STD_LOGIC;
  signal rdp_inst_n_35 : STD_LOGIC;
  signal rdp_inst_n_36 : STD_LOGIC;
  signal rdp_inst_n_37 : STD_LOGIC;
  signal rdp_inst_n_38 : STD_LOGIC;
  signal rdp_inst_n_39 : STD_LOGIC;
  signal rdp_inst_n_40 : STD_LOGIC;
  signal rdp_inst_n_41 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_10 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rdpp1_inst_n_4 : STD_LOGIC;
  signal rdpp1_inst_n_5 : STD_LOGIC;
  signal rdpp1_inst_n_6 : STD_LOGIC;
  signal rdpp1_inst_n_7 : STD_LOGIC;
  signal rdpp1_inst_n_8 : STD_LOGIC;
  signal read_only : STD_LOGIC;
  signal read_only_q : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal rst_d1_inst_n_2 : STD_LOGIC;
  signal rst_d1_inst_n_6 : STD_LOGIC;
  signal rst_d1_inst_n_7 : STD_LOGIC;
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal write_only : STD_LOGIC;
  signal write_only_q : STD_LOGIC;
  signal wrp_inst_n_0 : STD_LOGIC;
  signal wrp_inst_n_22 : STD_LOGIC;
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_10 : STD_LOGIC;
  signal wrpp1_inst_n_11 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal wrpp1_inst_n_4 : STD_LOGIC;
  signal wrpp1_inst_n_5 : STD_LOGIC;
  signal wrpp1_inst_n_6 : STD_LOGIC;
  signal wrpp1_inst_n_7 : STD_LOGIC;
  signal wrpp1_inst_n_8 : STD_LOGIC;
  signal wrpp1_inst_n_9 : STD_LOGIC;
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrpp2_inst_n_6 : STD_LOGIC;
  signal wrpp2_inst_n_7 : STD_LOGIC;
  signal wrpp2_inst_n_8 : STD_LOGIC;
  signal wrpp2_inst_n_9 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_5 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_7 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_8 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 73 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair77";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute SOFT_HLUTNM of \gen_fwft.gdvld_fwft.data_valid_fwft_i_1\ : label is "soft_lutpair77";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 73;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 1023;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 75776;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 1024;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 10;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 74;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
begin
  almost_empty <= \^almost_empty\;
  almost_full <= \^almost_full\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7883"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => ram_empty_i,
      I3 => curr_fwft_state(0),
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => data_valid_fwft1
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => data_valid_fwft1,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gae_fwft.aempty_fwft_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F880F0"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => \^almost_empty\,
      I3 => curr_fwft_state(0),
      I4 => ram_empty_i,
      O => aempty_fwft_i0
    );
\gen_fwft.gae_fwft.aempty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => aempty_fwft_i0,
      Q => \^almost_empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3575"
    )
        port map (
      I0 => \^empty\,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\
    );
\gen_fwft.gdvld_fwft.data_valid_fwft_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.gdvld_fwft.data_valid_fwft_i_1_n_0\,
      Q => data_valid,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_fwft.rdpp1_inst\: entity work.\system_axi_vdma_1_0_xpm_counter_updn__parameterized1_16\
     port map (
      DI(0) => \gen_fwft.rdpp1_inst_n_0\,
      Q(0) => rd_pntr_ext(0),
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_1\(0) => xpm_fifo_rst_inst_n_1,
      ram_empty_i => ram_empty_i,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
\gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrpp1_inst_n_0,
      Q => \^almost_full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rdp_inst_n_34,
      Q => \^full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(6),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(7),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(8),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pe(9),
      Q => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9]\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[3]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[2]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[0]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[1]\,
      O => prog_empty_i1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[4]\,
      I1 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[5]\,
      I2 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[6]\,
      I3 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[7]\,
      I4 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[9]\,
      I5 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg_n_0_[8]\,
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.prog_empty_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => xpm_fifo_rst_inst_n_5,
      Q => \^prog_empty\,
      R => '0'
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.read_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => read_only,
      Q => read_only_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => write_only,
      Q => write_only_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(10),
      Q => diff_pntr_pf_q(10),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(7),
      Q => diff_pntr_pf_q(7),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(8),
      Q => diff_pntr_pf_q(8),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(9),
      Q => diff_pntr_pf_q(9),
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\,
      I1 => diff_pntr_pf_q(4),
      I2 => diff_pntr_pf_q(3),
      I3 => diff_pntr_pf_q(1),
      I4 => diff_pntr_pf_q(2),
      O => prog_full_i216_in
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => diff_pntr_pf_q(5),
      I1 => diff_pntr_pf_q(6),
      I2 => diff_pntr_pf_q(7),
      I3 => diff_pntr_pf_q(8),
      I4 => diff_pntr_pf_q(10),
      I5 => diff_pntr_pf_q(9),
      O => \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_i_3_n_0\
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_7,
      Q => \^prog_full\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_rd_en_pf,
      Q => ram_rd_en_pf_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_wr_en_pf,
      Q => ram_wr_en_pf_q,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\system_axi_vdma_1_0_xpm_memory_base__parameterized0\
     port map (
      addra(9 downto 0) => wr_pntr_ext(9 downto 0),
      addrb(9 downto 0) => rd_pntr_ext(9 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(73 downto 0) => din(73 downto 0),
      dinb(73 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000",
      douta(73 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(73 downto 0),
      doutb(73 downto 0) => dout(73 downto 0),
      ena => ram_wr_en_pf,
      enb => ram_rd_en_pf,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(10),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwack.wr_ack_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_2,
      Q => wr_ack,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(0),
      Q => wr_data_count(0),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(10),
      Q => wr_data_count(10),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => wr_data_count(1),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => wr_data_count(2),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => wr_data_count(3),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => wr_data_count(4),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => wr_data_count(5),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => wr_data_count(6),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(7),
      Q => wr_data_count(7),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(8),
      Q => wr_data_count(8),
      R => xpm_fifo_rst_inst_n_1
    );
\gwdc.wr_data_count_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(9),
      Q => wr_data_count(9),
      R => xpm_fifo_rst_inst_n_1
    );
rdp_inst: entity work.\system_axi_vdma_1_0_xpm_counter_updn__parameterized6\
     port map (
      CO(0) => going_empty1,
      D(10 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(10 downto 0),
      DI(0) => \gen_fwft.rdpp1_inst_n_0\,
      Q(9 downto 0) => rd_pntr_ext(9 downto 0),
      S(0) => rdp_inst_n_11,
      clr_full => clr_full,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[2]_0\(1) => rdp_inst_n_28,
      \count_value_i_reg[2]_0\(0) => rdp_inst_n_29,
      \count_value_i_reg[3]_0\(2) => rdp_inst_n_39,
      \count_value_i_reg[3]_0\(1) => rdp_inst_n_40,
      \count_value_i_reg[3]_0\(0) => rdp_inst_n_41,
      \count_value_i_reg[3]_1\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[6]_0\(3) => rdp_inst_n_30,
      \count_value_i_reg[6]_0\(2) => rdp_inst_n_31,
      \count_value_i_reg[6]_0\(1) => rdp_inst_n_32,
      \count_value_i_reg[6]_0\(0) => rdp_inst_n_33,
      \count_value_i_reg[7]_0\(3) => rdp_inst_n_35,
      \count_value_i_reg[7]_0\(2) => rdp_inst_n_36,
      \count_value_i_reg[7]_0\(1) => rdp_inst_n_37,
      \count_value_i_reg[7]_0\(0) => rdp_inst_n_38,
      \count_value_i_reg[8]_0\(1) => rdp_inst_n_12,
      \count_value_i_reg[8]_0\(0) => rdp_inst_n_13,
      \count_value_i_reg[9]_0\(1) => rdp_inst_n_14,
      \count_value_i_reg[9]_0\(0) => rdp_inst_n_15,
      \count_value_i_reg[9]_1\(0) => going_afull1,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_i_2\(0) => wrpp2_inst_n_9,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(8) => wrpp2_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(7) => wrpp2_inst_n_1,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(6) => wrpp2_inst_n_2,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(5) => wrpp2_inst_n_3,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(4) => wrpp2_inst_n_4,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(3) => wrpp2_inst_n_5,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(2) => wrpp2_inst_n_6,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(1) => wrpp2_inst_n_7,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3_0\(0) => wrpp2_inst_n_8,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rdp_inst_n_34,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0\ => \^full\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1\(0) => going_full1,
      \gen_pntr_flags_cc.ram_empty_i_reg\(0) => wrp_inst_n_22,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(9) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(8) => wrpp1_inst_n_3,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(7) => wrpp1_inst_n_4,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(6) => wrpp1_inst_n_5,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(5) => wrpp1_inst_n_6,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(4) => wrpp1_inst_n_7,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(3) => wrpp1_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(2) => wrpp1_inst_n_9,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1) => wrpp1_inst_n_10,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0) => wrpp1_inst_n_11,
      \grdc.rd_data_count_i_reg[10]\(10) => wrp_inst_n_0,
      \grdc.rd_data_count_i_reg[10]\(9 downto 0) => wr_pntr_ext(9 downto 0),
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      ram_rd_en_pf => ram_rd_en_pf,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\system_axi_vdma_1_0_xpm_counter_updn__parameterized7\
     port map (
      Q(8) => rdpp1_inst_n_0,
      Q(7) => rdpp1_inst_n_1,
      Q(6) => rdpp1_inst_n_2,
      Q(5) => rdpp1_inst_n_3,
      Q(4) => rdpp1_inst_n_4,
      Q(3) => rdpp1_inst_n_5,
      Q(2) => rdpp1_inst_n_6,
      Q(1) => rdpp1_inst_n_7,
      Q(0) => rdpp1_inst_n_8,
      S(0) => rdpp1_inst_n_10,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[9]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2\(0) => wr_pntr_ext(9),
      ram_empty_i => ram_empty_i,
      ram_rd_en_pf => ram_rd_en_pf,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.system_axi_vdma_1_0_xpm_fifo_reg_bit_17
     port map (
      DI(0) => rst_d1_inst_n_1,
      Q(0) => xpm_fifo_rst_inst_n_1,
      S(0) => rst_d1_inst_n_6,
      clr_full => clr_full,
      \count_value_i_reg[3]\(0) => wr_pntr_ext(0),
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => rst_d1_inst_n_2,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.write_only_q_reg\ => \^empty\,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg\ => rst_d1_inst_n_7,
      \gwack.wr_ack_i_reg\ => \^full\,
      prog_full => \^prog_full\,
      prog_full_i216_in => prog_full_i216_in,
      ram_rd_en_pf => ram_rd_en_pf,
      ram_rd_en_pf_q => ram_rd_en_pf_q,
      ram_wr_en_pf_q => ram_wr_en_pf_q,
      read_only => read_only,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      write_only => write_only
    );
wrp_inst: entity work.\system_axi_vdma_1_0_xpm_counter_updn__parameterized6_18\
     port map (
      CO(0) => going_empty1,
      D(9 downto 0) => diff_pntr_pe(9 downto 0),
      DI(0) => xpm_fifo_rst_inst_n_7,
      Q(10) => wrp_inst_n_0,
      Q(9 downto 0) => wr_pntr_ext(9 downto 0),
      S(0) => rst_d1_inst_n_6,
      \count_value_i_reg[10]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[9]_0\(0) => wrp_inst_n_22,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_2\(0) => rd_pntr_ext(9),
      \gen_pntr_flags_cc.ram_empty_i_reg\(0) => rdpp1_inst_n_10,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(8) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(7) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(6) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(5) => rdpp1_inst_n_3,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(4) => rdpp1_inst_n_4,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(3) => rdpp1_inst_n_5,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(2) => rdpp1_inst_n_6,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(1) => rdpp1_inst_n_7,
      \gen_pntr_flags_cc.ram_empty_i_reg_i_2_0\(0) => rdpp1_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(0) => rst_d1_inst_n_1,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(3) => rdp_inst_n_39,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(2) => rdp_inst_n_40,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(1) => rdp_inst_n_41,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0\(0) => xpm_fifo_rst_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(3) => rdp_inst_n_35,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(2) => rdp_inst_n_36,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(1) => rdp_inst_n_37,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]\(0) => rdp_inst_n_38,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]\(1) => rdp_inst_n_14,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[9]\(0) => rdp_inst_n_15,
      ram_wr_en_pf => ram_wr_en_pf,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\system_axi_vdma_1_0_xpm_counter_updn__parameterized7_19\
     port map (
      D(9 downto 0) => diff_pntr_pf_q0(10 downto 1),
      Q(9) => wrpp1_inst_n_2,
      Q(8) => wrpp1_inst_n_3,
      Q(7) => wrpp1_inst_n_4,
      Q(6) => wrpp1_inst_n_5,
      Q(5) => wrpp1_inst_n_6,
      Q(4) => wrpp1_inst_n_7,
      Q(3) => wrpp1_inst_n_8,
      Q(2) => wrpp1_inst_n_9,
      Q(1) => wrpp1_inst_n_10,
      Q(0) => wrpp1_inst_n_11,
      S(0) => rdp_inst_n_11,
      almost_full => \^almost_full\,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[6]_0\ => \^full\,
      \count_value_i_reg[9]_0\(0) => going_full1,
      d_out_reg => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg\(0) => going_afull1,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_i_3_0\(9 downto 0) => rd_pntr_ext(9 downto 0),
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(1) => rdp_inst_n_12,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[10]\(0) => rdp_inst_n_13,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(1) => rdp_inst_n_28,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]\(0) => rdp_inst_n_29,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(3) => rdp_inst_n_30,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(2) => rdp_inst_n_31,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(1) => rdp_inst_n_32,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]\(0) => rdp_inst_n_33,
      ram_rd_en_pf => ram_rd_en_pf,
      ram_wr_en_pf => ram_wr_en_pf,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wrpp2_inst: entity work.\system_axi_vdma_1_0_xpm_counter_updn__parameterized5\
     port map (
      Q(8) => wrpp2_inst_n_0,
      Q(7) => wrpp2_inst_n_1,
      Q(6) => wrpp2_inst_n_2,
      Q(5) => wrpp2_inst_n_3,
      Q(4) => wrpp2_inst_n_4,
      Q(3) => wrpp2_inst_n_5,
      Q(2) => wrpp2_inst_n_6,
      Q(1) => wrpp2_inst_n_7,
      Q(0) => wrpp2_inst_n_8,
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      \count_value_i_reg[6]_0\ => \^full\,
      \count_value_i_reg[9]_0\(0) => wrpp2_inst_n_9,
      \gen_pntr_flags_cc.gaf_cc.ram_afull_i_reg_i_3\(0) => rd_pntr_ext(9),
      ram_wr_en_pf => ram_wr_en_pf,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
xpm_fifo_rst_inst: entity work.system_axi_vdma_1_0_xpm_fifo_rst_20
     port map (
      DI(0) => xpm_fifo_rst_inst_n_7,
      Q(0) => xpm_fifo_rst_inst_n_1,
      SR(0) => \grdc.rd_data_count_i0\,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\(0) => xpm_fifo_rst_inst_n_8,
      \gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]\(0) => rd_pntr_ext(0),
      \gen_rst_cc.fifo_wr_rst_cc_reg[2]_0\ => xpm_fifo_rst_inst_n_5,
      \gof.overflow_i_reg\ => \^full\,
      \grdc.rd_data_count_i_reg[7]\(1 downto 0) => curr_fwft_state(1 downto 0),
      \guf.underflow_i_reg\ => \^empty\,
      overflow_i0 => overflow_i0,
      prog_empty => \^prog_empty\,
      prog_empty_i1 => prog_empty_i1,
      ram_rd_en_pf => ram_rd_en_pf,
      ram_wr_en_pf => ram_wr_en_pf,
      rd_en => rd_en,
      read_only_q => read_only_q,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      write_only_q => write_only_q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_builtin_extdepth_v6 is
  port (
    fifo_full_i : out STD_LOGIC;
    EMPTY : out STD_LOGIC;
    m_axi_s2mm_aclk_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    FULL : in STD_LOGIC;
    \r0_out_sel_next_r[1]_i_2\ : in STD_LOGIC;
    \r0_out_sel_next_r[1]_i_2_0\ : in STD_LOGIC;
    \r0_out_sel_next_r[1]_i_2_1\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    rd_tmp : in STD_LOGIC;
    RST : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    p_88_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_builtin_extdepth_v6 : entity is "builtin_extdepth_v6";
end system_axi_vdma_1_0_builtin_extdepth_v6;

architecture STRUCTURE of system_axi_vdma_1_0_builtin_extdepth_v6 is
  signal dbr_as_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of dbr_as_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of dbr_as_reg : signal is "true";
  signal dbr_d1 : STD_LOGIC;
  attribute async_reg of dbr_d1 : signal is "true";
  attribute msgon of dbr_d1 : signal is "true";
  signal sbr_as_reg : STD_LOGIC;
  attribute async_reg of sbr_as_reg : signal is "true";
  attribute msgon of sbr_as_reg : signal is "true";
  signal sbr_d1 : STD_LOGIC;
  attribute async_reg of sbr_d1 : signal is "true";
  attribute msgon of sbr_d1 : signal is "true";
begin
\gonep.inst_prim\: entity work.system_axi_vdma_1_0_builtin_prim_v6_35
     port map (
      EMPTY => EMPTY,
      FULL => FULL,
      RST => RST,
      WR_EN => WR_EN,
      fifo_full_i => fifo_full_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_aclk_0(8 downto 0) => m_axi_s2mm_aclk_0(8 downto 0),
      p_88_out(8 downto 0) => p_88_out(8 downto 0),
      \r0_out_sel_next_r[1]_i_2\ => \r0_out_sel_next_r[1]_i_2\,
      \r0_out_sel_next_r[1]_i_2_0\ => \r0_out_sel_next_r[1]_i_2_0\,
      \r0_out_sel_next_r[1]_i_2_1\ => \r0_out_sel_next_r[1]_i_2_1\,
      rd_tmp => rd_tmp,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sbr_d1
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbr_d1
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sbr_as_reg
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbr_as_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_builtin_extdepth_v6_28 is
  port (
    EMPTY : out STD_LOGIC;
    FULL : out STD_LOGIC;
    m_axi_s2mm_aclk_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    rd_tmp : in STD_LOGIC;
    RST : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    p_88_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_builtin_extdepth_v6_28 : entity is "builtin_extdepth_v6";
end system_axi_vdma_1_0_builtin_extdepth_v6_28;

architecture STRUCTURE of system_axi_vdma_1_0_builtin_extdepth_v6_28 is
  signal dbr_as_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of dbr_as_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of dbr_as_reg : signal is "true";
  signal dbr_d1 : STD_LOGIC;
  attribute async_reg of dbr_d1 : signal is "true";
  attribute msgon of dbr_d1 : signal is "true";
  signal sbr_as_reg : STD_LOGIC;
  attribute async_reg of sbr_as_reg : signal is "true";
  attribute msgon of sbr_as_reg : signal is "true";
  signal sbr_d1 : STD_LOGIC;
  attribute async_reg of sbr_d1 : signal is "true";
  attribute msgon of sbr_d1 : signal is "true";
begin
\gextw[2].gnll_fifo.inst_extdi_0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sbr_d1
    );
\gextw[2].gnll_fifo.inst_extdi_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbr_d1
    );
\gextw[2].gnll_fifo.inst_extdi_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sbr_as_reg
    );
\gextw[2].gnll_fifo.inst_extdi_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbr_as_reg
    );
\gonep.inst_prim\: entity work.system_axi_vdma_1_0_builtin_prim_v6_34
     port map (
      EMPTY => EMPTY,
      FULL => FULL,
      RST => RST,
      WR_EN => WR_EN,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_aclk_0(8 downto 0) => m_axi_s2mm_aclk_0(8 downto 0),
      p_88_out(8 downto 0) => p_88_out(8 downto 0),
      rd_tmp => rd_tmp,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_builtin_extdepth_v6_29 is
  port (
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_tmp : out STD_LOGIC;
    EMPTY : out STD_LOGIC;
    FULL : out STD_LOGIC;
    m_axi_s2mm_aclk_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    minusOp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_0\ : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_data_skid_reg_reg[25]\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[25]_0\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[25]_1\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[25]_2\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[25]_3\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    RST : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    p_88_out : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_builtin_extdepth_v6_29 : entity is "builtin_extdepth_v6";
end system_axi_vdma_1_0_builtin_extdepth_v6_29;

architecture STRUCTURE of system_axi_vdma_1_0_builtin_extdepth_v6_29 is
  signal dbr_as_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of dbr_as_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of dbr_as_reg : signal is "true";
  signal dbr_d1 : STD_LOGIC;
  attribute async_reg of dbr_d1 : signal is "true";
  attribute msgon of dbr_d1 : signal is "true";
  signal sbr_as_reg : STD_LOGIC;
  attribute async_reg of sbr_as_reg : signal is "true";
  attribute msgon of sbr_as_reg : signal is "true";
  signal sbr_d1 : STD_LOGIC;
  attribute async_reg of sbr_d1 : signal is "true";
  attribute msgon of sbr_d1 : signal is "true";
begin
\gonep.inst_prim\: entity work.system_axi_vdma_1_0_builtin_prim_v6_33
     port map (
      DOUT(0) => DOUT(0),
      EMPTY => EMPTY,
      FULL => FULL,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(11 downto 0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(11 downto 0),
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\,
      Q(0) => Q(0),
      RST => RST,
      WR_EN => WR_EN,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_aclk_0(8 downto 0) => m_axi_s2mm_aclk_0(8 downto 0),
      minusOp(11 downto 0) => minusOp(11 downto 0),
      p_88_out(8 downto 0) => p_88_out(8 downto 0),
      rd_tmp => rd_tmp,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      \sig_data_skid_reg_reg[25]\ => \sig_data_skid_reg_reg[25]\,
      \sig_data_skid_reg_reg[25]_0\ => \sig_data_skid_reg_reg[25]_0\,
      \sig_data_skid_reg_reg[25]_1\ => \sig_data_skid_reg_reg[25]_1\,
      \sig_data_skid_reg_reg[25]_2\ => \sig_data_skid_reg_reg[25]_2\,
      \sig_data_skid_reg_reg[25]_3\ => \sig_data_skid_reg_reg[25]_3\,
      \vsize_vid_reg[12]\(11 downto 0) => \vsize_vid_reg[12]\(11 downto 0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sbr_d1
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbr_d1
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sbr_as_reg
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbr_as_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_builtin_extdepth_v6_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    m_axi_s2mm_aclk_0 : out STD_LOGIC;
    EMPTY : out STD_LOGIC;
    FULL : out STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]_0\ : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : in STD_LOGIC;
    sig_s_ready_dup4_reg : in STD_LOGIC;
    sig_s_ready_dup4_reg_0 : in STD_LOGIC;
    sig_s_ready_dup4_reg_1 : in STD_LOGIC;
    sig_s_ready_dup4_reg_2 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    rd_tmp : in STD_LOGIC;
    RST : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_builtin_extdepth_v6_30 : entity is "builtin_extdepth_v6";
end system_axi_vdma_1_0_builtin_extdepth_v6_30;

architecture STRUCTURE of system_axi_vdma_1_0_builtin_extdepth_v6_30 is
  signal dbr_as_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of dbr_as_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of dbr_as_reg : signal is "true";
  signal dbr_d1 : STD_LOGIC;
  attribute async_reg of dbr_d1 : signal is "true";
  attribute msgon of dbr_d1 : signal is "true";
  signal sbr_as_reg : STD_LOGIC;
  attribute async_reg of sbr_as_reg : signal is "true";
  attribute msgon of sbr_as_reg : signal is "true";
  signal sbr_d1 : STD_LOGIC;
  attribute async_reg of sbr_d1 : signal is "true";
  attribute msgon of sbr_d1 : signal is "true";
begin
\gonep.inst_prim\: entity work.system_axi_vdma_1_0_builtin_prim_v6_32
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIN(8 downto 0) => DIN(8 downto 0),
      DOUT(8 downto 0) => DOUT(8 downto 0),
      EMPTY => EMPTY,
      FULL => FULL,
      RST => RST,
      WR_EN => WR_EN,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_aclk_0 => m_axi_s2mm_aclk_0,
      rd_tmp => rd_tmp,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      \sig_mssa_index_reg_out_reg[0]\ => \sig_mssa_index_reg_out_reg[0]\,
      \sig_mssa_index_reg_out_reg[1]\ => \sig_mssa_index_reg_out_reg[1]\,
      \sig_mssa_index_reg_out_reg[1]_0\ => \sig_mssa_index_reg_out_reg[1]_0\,
      sig_s_ready_dup4_reg => sig_s_ready_dup4_reg,
      sig_s_ready_dup4_reg_0 => sig_s_ready_dup4_reg_0,
      sig_s_ready_dup4_reg_1 => sig_s_ready_dup4_reg_1,
      sig_s_ready_dup4_reg_2 => sig_s_ready_dup4_reg_2
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sbr_d1
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbr_d1
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sbr_as_reg
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbr_as_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_builtin_extdepth_v6_31 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : out STD_LOGIC;
    EMPTY : out STD_LOGIC;
    FULL : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ : in STD_LOGIC;
    rd_tmp : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    RST : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    sig_last_skid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_builtin_extdepth_v6_31 : entity is "builtin_extdepth_v6";
end system_axi_vdma_1_0_builtin_extdepth_v6_31;

architecture STRUCTURE of system_axi_vdma_1_0_builtin_extdepth_v6_31 is
  signal dbr_as_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of dbr_as_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of dbr_as_reg : signal is "true";
  signal dbr_d1 : STD_LOGIC;
  attribute async_reg of dbr_d1 : signal is "true";
  attribute msgon of dbr_d1 : signal is "true";
  signal sbr_as_reg : STD_LOGIC;
  attribute async_reg of sbr_as_reg : signal is "true";
  attribute msgon of sbr_as_reg : signal is "true";
  signal sbr_d1 : STD_LOGIC;
  attribute async_reg of sbr_d1 : signal is "true";
  attribute msgon of sbr_d1 : signal is "true";
begin
\gonep.inst_prim\: entity work.system_axi_vdma_1_0_builtin_prim_v6
     port map (
      DOUT(0) => DOUT(0),
      E(0) => E(0),
      EMPTY => EMPTY,
      FULL => FULL,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\,
      Q(0) => Q(0),
      RST => RST,
      WR_EN => WR_EN,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_tmp => rd_tmp,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      sig_last_skid_reg_reg(0) => sig_last_skid_reg_reg(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sbr_d1
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbr_d1
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => sbr_as_reg
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => dbr_as_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_mngr is
  port (
    fsize_mismatch_err : out STD_LOGIC;
    cmnd_wr : out STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err_d1 : out STD_LOGIC;
    fsize_mismatch_err_s1 : out STD_LOGIC;
    p_61_out : out STD_LOGIC;
    lsize_mismatch_err : out STD_LOGIC;
    lsize_more_mismatch_err : out STD_LOGIC;
    valid_frame_sync_d2 : out STD_LOGIC;
    p_47_out : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    stop : out STD_LOGIC;
    p_53_out : out STD_LOGIC;
    p_59_out : out STD_LOGIC;
    datamover_idle : out STD_LOGIC;
    prmtr_update_complete : out STD_LOGIC;
    p_49_out : out STD_LOGIC;
    initial_frame : out STD_LOGIC;
    halt_i0 : out STD_LOGIC;
    \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\ : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : out STD_LOGIC;
    halted_set_i_reg : out STD_LOGIC;
    fsize_err_to_dm_halt_flag_ored : out STD_LOGIC;
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 12 downto 0 );
    dma_err : out STD_LOGIC;
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prmry_in : out STD_LOGIC;
    p_55_out : out STD_LOGIC;
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hsize_vid_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_out : out STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\ : out STD_LOGIC;
    slverr_i_reg : out STD_LOGIC;
    decerr_i_reg : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : out STD_LOGIC;
    \s_axis_cmd_tdata_reg[63]\ : out STD_LOGIC_VECTOR ( 48 downto 0 );
    \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    p_43_out : out STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_9_out : in STD_LOGIC;
    p_10_out : in STD_LOGIC;
    p_3_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    decerr_i_reg_0 : in STD_LOGIC;
    slverr_i_reg_0 : in STD_LOGIC;
    interr_i_reg : in STD_LOGIC;
    p_12_out : in STD_LOGIC;
    p_9_out_0 : in STD_LOGIC;
    p_73_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_48_out : in STD_LOGIC;
    s_axis_cmd_tvalid_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle_reg : in STD_LOGIC;
    \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ : in STD_LOGIC;
    p_17_out : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    soft_reset_d1 : in STD_LOGIC;
    run_stop_d1 : in STD_LOGIC;
    ch2_delay_cnt_en : in STD_LOGIC;
    p_18_out : in STD_LOGIC;
    \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ : in STD_LOGIC;
    ch2_irqthresh_decr_mask_sig : in STD_LOGIC;
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out_1 : in STD_LOGIC;
    fsize_err_to_dm_halt_flag : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    \FSM_sequential_dmacntrl_cs_reg[0]\ : in STD_LOGIC;
    \cmnds_queued_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_0\ : in STD_LOGIC;
    s2mm_sts_wdata : in STD_LOGIC_VECTOR ( 14 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mask_fsync_out_i : in STD_LOGIC;
    s2mm_fsize_less_err_flag_10 : in STD_LOGIC;
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0\ : in STD_LOGIC;
    s2mm_tuser_fsync_top7_out : in STD_LOGIC;
    dma_slverr_reg : in STD_LOGIC;
    dma_decerr_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ : in STD_LOGIC;
    \vsize_vid_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \hsize_vid_reg[15]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \stride_vid_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmnds_queued_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_mngr : entity is "axi_vdma_mngr";
end system_axi_vdma_1_0_axi_vdma_mngr;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_mngr is
  signal C : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal I_CMDSTS_n_1 : STD_LOGIC;
  signal I_CMDSTS_n_7 : STD_LOGIC;
  signal I_CMDSTS_n_8 : STD_LOGIC;
  signal I_CMDSTS_n_9 : STD_LOGIC;
  signal I_SM_n_27 : STD_LOGIC;
  signal I_SM_n_28 : STD_LOGIC;
  signal I_SM_n_32 : STD_LOGIC;
  signal I_SM_n_33 : STD_LOGIC;
  signal I_SM_n_34 : STD_LOGIC;
  signal I_SM_n_35 : STD_LOGIC;
  signal I_SM_n_36 : STD_LOGIC;
  signal I_SM_n_38 : STD_LOGIC;
  signal I_SM_n_41 : STD_LOGIC;
  signal I_SM_n_42 : STD_LOGIC;
  signal I_SM_n_43 : STD_LOGIC;
  signal I_SM_n_44 : STD_LOGIC;
  signal I_SM_n_45 : STD_LOGIC;
  signal I_SM_n_46 : STD_LOGIC;
  signal I_SM_n_47 : STD_LOGIC;
  signal I_SM_n_48 : STD_LOGIC;
  signal I_SM_n_49 : STD_LOGIC;
  signal I_SM_n_50 : STD_LOGIC;
  signal I_SM_n_51 : STD_LOGIC;
  signal I_SM_n_52 : STD_LOGIC;
  signal I_SM_n_53 : STD_LOGIC;
  signal I_SM_n_54 : STD_LOGIC;
  signal I_SM_n_55 : STD_LOGIC;
  signal I_SM_n_56 : STD_LOGIC;
  signal I_SM_n_57 : STD_LOGIC;
  signal I_SM_n_58 : STD_LOGIC;
  signal I_SM_n_59 : STD_LOGIC;
  signal I_SM_n_60 : STD_LOGIC;
  signal I_SM_n_61 : STD_LOGIC;
  signal I_SM_n_62 : STD_LOGIC;
  signal I_SM_n_63 : STD_LOGIC;
  signal I_SM_n_64 : STD_LOGIC;
  signal I_SM_n_65 : STD_LOGIC;
  signal I_SM_n_66 : STD_LOGIC;
  signal I_SM_n_67 : STD_LOGIC;
  signal I_SM_n_68 : STD_LOGIC;
  signal I_SM_n_69 : STD_LOGIC;
  signal I_SM_n_70 : STD_LOGIC;
  signal I_SM_n_71 : STD_LOGIC;
  signal I_SM_n_72 : STD_LOGIC;
  signal I_SM_n_73 : STD_LOGIC;
  signal I_SM_n_74 : STD_LOGIC;
  signal I_SM_n_75 : STD_LOGIC;
  signal I_SM_n_76 : STD_LOGIC;
  signal I_SM_n_77 : STD_LOGIC;
  signal I_SM_n_78 : STD_LOGIC;
  signal I_SM_n_79 : STD_LOGIC;
  signal I_SM_n_80 : STD_LOGIC;
  signal I_SM_n_81 : STD_LOGIC;
  signal I_SM_n_82 : STD_LOGIC;
  signal I_SM_n_83 : STD_LOGIC;
  signal I_SM_n_84 : STD_LOGIC;
  signal I_SM_n_85 : STD_LOGIC;
  signal I_SM_n_86 : STD_LOGIC;
  signal I_SM_n_87 : STD_LOGIC;
  signal I_SM_n_88 : STD_LOGIC;
  signal I_SM_n_89 : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_2_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7_n_0\ : STD_LOGIC;
  signal \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_8_n_0\ : STD_LOGIC;
  signal \^master_mode_frame_cnt.frame_number_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \VFLIP_DISABLE.dm_address_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal VIDEO_GENLOCK_I_n_2 : STD_LOGIC;
  signal VIDEO_REG_I_n_36 : STD_LOGIC;
  signal VIDEO_REG_I_n_37 : STD_LOGIC;
  signal VIDEO_REG_I_n_38 : STD_LOGIC;
  signal VIDEO_REG_I_n_39 : STD_LOGIC;
  signal VIDEO_REG_I_n_72 : STD_LOGIC;
  signal VIDEO_REG_I_n_73 : STD_LOGIC;
  signal VIDEO_REG_I_n_74 : STD_LOGIC;
  signal VIDEO_REG_I_n_75 : STD_LOGIC;
  signal VIDEO_REG_I_n_76 : STD_LOGIC;
  signal VIDEO_REG_I_n_77 : STD_LOGIC;
  signal VIDEO_REG_I_n_78 : STD_LOGIC;
  signal VIDEO_REG_I_n_79 : STD_LOGIC;
  signal VIDEO_REG_I_n_80 : STD_LOGIC;
  signal VIDEO_REG_I_n_81 : STD_LOGIC;
  signal VIDEO_REG_I_n_82 : STD_LOGIC;
  signal VIDEO_REG_I_n_83 : STD_LOGIC;
  signal \^cmnd_wr\ : STD_LOGIC;
  signal crnt_hsize : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^datamover_idle\ : STD_LOGIC;
  signal \^dma_err\ : STD_LOGIC;
  signal flag_to_repeat_after_fsize_less_err : STD_LOGIC;
  signal frame_number_i : STD_LOGIC;
  signal \^fsize_mismatch_err\ : STD_LOGIC;
  signal halted_set_i0 : STD_LOGIC;
  signal \^hsize_vid_reg[15]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^initial_frame\ : STD_LOGIC;
  signal initial_frame_i_1_n_0 : STD_LOGIC;
  signal p_10_out_1 : STD_LOGIC;
  signal p_2_out_0 : STD_LOGIC;
  signal \^p_49_out\ : STD_LOGIC;
  signal \^p_53_out\ : STD_LOGIC;
  signal \^p_59_out\ : STD_LOGIC;
  signal \^p_61_out\ : STD_LOGIC;
  signal repeat_frame : STD_LOGIC;
  signal repeat_frame_nmbr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal s_h_frame_number : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^stop\ : STD_LOGIC;
  signal stop_i : STD_LOGIC;
  signal stride_vid : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal valid_frame_sync_d1 : STD_LOGIC;
  signal \^valid_frame_sync_d2\ : STD_LOGIC;
  signal zero_hsize_err : STD_LOGIC;
  signal zero_hsize_err0 : STD_LOGIC;
  signal zero_vsize_err : STD_LOGIC;
  signal zero_vsize_err0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_8\ : label is "soft_lutpair51";
begin
  \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0) <= \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(4 downto 0);
  Q(12 downto 0) <= \^q\(12 downto 0);
  cmnd_wr <= \^cmnd_wr\;
  datamover_idle <= \^datamover_idle\;
  dma_err <= \^dma_err\;
  fsize_mismatch_err <= \^fsize_mismatch_err\;
  \hsize_vid_reg[15]\(0) <= \^hsize_vid_reg[15]\(0);
  initial_frame <= \^initial_frame\;
  p_49_out <= \^p_49_out\;
  p_53_out <= \^p_53_out\;
  p_59_out <= \^p_59_out\;
  p_61_out <= \^p_61_out\;
  stop <= \^stop\;
  valid_frame_sync_d2 <= \^valid_frame_sync_d2\;
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_17_out,
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      Q => s_h_frame_number(0),
      R => SR(0)
    );
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_17_out,
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      Q => s_h_frame_number(1),
      R => SR(0)
    );
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_17_out,
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      Q => s_h_frame_number(2),
      R => SR(0)
    );
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_17_out,
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      Q => s_h_frame_number(3),
      R => SR(0)
    );
\GEN_FRMSTORE_EXTFSYNC.s_h_frame_number_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => p_17_out,
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      Q => s_h_frame_number(4),
      R => SR(0)
    );
I_CMDSTS: entity work.system_axi_vdma_1_0_axi_vdma_cmdsts_if
     port map (
      D(48) => I_SM_n_41,
      D(47) => I_SM_n_42,
      D(46) => I_SM_n_43,
      D(45) => I_SM_n_44,
      D(44) => I_SM_n_45,
      D(43) => I_SM_n_46,
      D(42) => I_SM_n_47,
      D(41) => I_SM_n_48,
      D(40) => I_SM_n_49,
      D(39) => I_SM_n_50,
      D(38) => I_SM_n_51,
      D(37) => I_SM_n_52,
      D(36) => I_SM_n_53,
      D(35) => I_SM_n_54,
      D(34) => I_SM_n_55,
      D(33) => I_SM_n_56,
      D(32) => I_SM_n_57,
      D(31) => I_SM_n_58,
      D(30) => I_SM_n_59,
      D(29) => I_SM_n_60,
      D(28) => I_SM_n_61,
      D(27) => I_SM_n_62,
      D(26) => I_SM_n_63,
      D(25) => I_SM_n_64,
      D(24) => I_SM_n_65,
      D(23) => I_SM_n_66,
      D(22) => I_SM_n_67,
      D(21) => I_SM_n_68,
      D(20) => I_SM_n_69,
      D(19) => I_SM_n_70,
      D(18) => I_SM_n_71,
      D(17) => I_SM_n_72,
      D(16) => I_SM_n_73,
      D(15) => I_SM_n_74,
      D(14) => I_SM_n_75,
      D(13) => I_SM_n_76,
      D(12) => I_SM_n_77,
      D(11) => I_SM_n_78,
      D(10) => I_SM_n_79,
      D(9) => I_SM_n_80,
      D(8) => I_SM_n_81,
      D(7) => I_SM_n_82,
      D(6) => I_SM_n_83,
      D(5) => I_SM_n_84,
      D(4) => I_SM_n_85,
      D(3) => I_SM_n_86,
      D(2) => I_SM_n_87,
      D(1) => I_SM_n_88,
      D(0) => I_SM_n_89,
      E(0) => E(0),
      \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\(0) => I_CMDSTS_n_8,
      \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\ => \^fsize_mismatch_err\,
      \MASTER_MODE_FRAME_CNT.repeat_frame_reg\ => I_CMDSTS_n_9,
      \MASTER_MODE_FRAME_CNT.repeat_frame_reg_0\ => \^valid_frame_sync_d2\,
      SR(0) => SR(0),
      \cmnds_queued_reg[7]\(0) => \cmnds_queued_reg[7]\(0),
      decerr_i_reg_0 => decerr_i_reg,
      decerr_i_reg_1 => decerr_i_reg_0,
      dma_decerr_reg => dma_decerr_reg,
      dma_slverr_reg => dma_slverr_reg,
      err_i_reg_0 => \^dma_err\,
      flag_to_repeat_after_fsize_less_err => flag_to_repeat_after_fsize_less_err,
      interr_i_reg_0 => I_CMDSTS_n_1,
      interr_i_reg_1 => interr_i_reg,
      lsize_mismatch_err => lsize_mismatch_err,
      lsize_more_mismatch_err => lsize_more_mismatch_err,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      p_12_out => p_12_out,
      p_61_out => \^p_61_out\,
      p_79_out => p_79_out,
      p_9_out_0 => p_9_out_0,
      repeat_frame => repeat_frame,
      \s_axis_cmd_tdata_reg[63]_0\(48 downto 0) => \s_axis_cmd_tdata_reg[63]\(48 downto 0),
      s_axis_cmd_tvalid_reg_0 => \^p_59_out\,
      s_axis_cmd_tvalid_reg_1(0) => s_axis_cmd_tvalid_reg(0),
      s_axis_cmd_tvalid_reg_2 => \^cmnd_wr\,
      slverr_i_reg_0 => slverr_i_reg,
      slverr_i_reg_1 => slverr_i_reg_0,
      stop_i => stop_i,
      sts_tready_reg_0(0) => I_CMDSTS_n_7,
      zero_hsize_err => zero_hsize_err,
      zero_vsize_err => zero_vsize_err
    );
I_SM: entity work.system_axi_vdma_1_0_axi_vdma_sm
     port map (
      D(4) => I_SM_n_32,
      D(3) => I_SM_n_33,
      D(2) => I_SM_n_34,
      D(1) => I_SM_n_35,
      D(0) => I_SM_n_36,
      E(0) => I_CMDSTS_n_7,
      \FSM_sequential_dmacntrl_cs_reg[0]_0\ => \FSM_sequential_dmacntrl_cs_reg[0]\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ => \^fsize_mismatch_err\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_1\(0) => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\(0),
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.drop_fsync_d_pulse_gen_fsize_less_err_d1_reg_0\ => drop_fsync_d_pulse_gen_fsize_less_err_d1,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg_0\ => \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_s1_reg_0\ => fsize_mismatch_err_s1,
      \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg\ => \^p_49_out\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ => \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\,
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(15) => \^hsize_vid_reg[15]\(0),
      \GEN_NORMAL_DM_COMMAND.cmnd_data_reg[15]_0\(14 downto 0) => crnt_hsize(14 downto 0),
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_0\ => \^cmnd_wr\,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(48) => I_SM_n_41,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(47) => I_SM_n_42,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(46) => I_SM_n_43,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(45) => I_SM_n_44,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(44) => I_SM_n_45,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(43) => I_SM_n_46,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(42) => I_SM_n_47,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(41) => I_SM_n_48,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(40) => I_SM_n_49,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(39) => I_SM_n_50,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(38) => I_SM_n_51,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(37) => I_SM_n_52,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(36) => I_SM_n_53,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(35) => I_SM_n_54,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(34) => I_SM_n_55,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(33) => I_SM_n_56,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(32) => I_SM_n_57,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(31) => I_SM_n_58,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(30) => I_SM_n_59,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(29) => I_SM_n_60,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(28) => I_SM_n_61,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(27) => I_SM_n_62,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(26) => I_SM_n_63,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(25) => I_SM_n_64,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(24) => I_SM_n_65,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(23) => I_SM_n_66,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(22) => I_SM_n_67,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(21) => I_SM_n_68,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(20) => I_SM_n_69,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(19) => I_SM_n_70,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(18) => I_SM_n_71,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(17) => I_SM_n_72,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(16) => I_SM_n_73,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(15) => I_SM_n_74,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(14) => I_SM_n_75,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(13) => I_SM_n_76,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(12) => I_SM_n_77,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(11) => I_SM_n_78,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(10) => I_SM_n_79,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(9) => I_SM_n_80,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(8) => I_SM_n_81,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(7) => I_SM_n_82,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(6) => I_SM_n_83,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(5) => I_SM_n_84,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(4) => I_SM_n_85,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(3) => I_SM_n_86,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(2) => I_SM_n_87,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(1) => I_SM_n_88,
      \GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg_1\(0) => I_SM_n_89,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\ => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0\ => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0\,
      \MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\ => \^valid_frame_sync_d2\,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\ => I_SM_n_28,
      \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\(4 downto 0) => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(4 downto 0),
      \MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]_0\(4 downto 0) => s_h_frame_number(4 downto 0),
      \MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg\ => I_SM_n_38,
      Q(12 downto 0) => \^q\(12 downto 0),
      S(3) => VIDEO_REG_I_n_36,
      S(2) => VIDEO_REG_I_n_37,
      S(1) => VIDEO_REG_I_n_38,
      S(0) => VIDEO_REG_I_n_39,
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ => I_CMDSTS_n_1,
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\(0) => D(0),
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_1\ => \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\,
      SR(0) => SR(0),
      \VFLIP_DISABLE.dm_address_reg[11]_0\(3) => VIDEO_REG_I_n_76,
      \VFLIP_DISABLE.dm_address_reg[11]_0\(2) => VIDEO_REG_I_n_77,
      \VFLIP_DISABLE.dm_address_reg[11]_0\(1) => VIDEO_REG_I_n_78,
      \VFLIP_DISABLE.dm_address_reg[11]_0\(0) => VIDEO_REG_I_n_79,
      \VFLIP_DISABLE.dm_address_reg[15]_0\(15 downto 0) => \VFLIP_DISABLE.dm_address_reg\(15 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]_1\(15 downto 0) => stride_vid(15 downto 0),
      \VFLIP_DISABLE.dm_address_reg[15]_2\(3) => VIDEO_REG_I_n_80,
      \VFLIP_DISABLE.dm_address_reg[15]_2\(2) => VIDEO_REG_I_n_81,
      \VFLIP_DISABLE.dm_address_reg[15]_2\(1) => VIDEO_REG_I_n_82,
      \VFLIP_DISABLE.dm_address_reg[15]_2\(0) => VIDEO_REG_I_n_83,
      \VFLIP_DISABLE.dm_address_reg[31]_0\(15 downto 0) => C(31 downto 16),
      \VFLIP_DISABLE.dm_address_reg[7]_0\(3) => VIDEO_REG_I_n_72,
      \VFLIP_DISABLE.dm_address_reg[7]_0\(2) => VIDEO_REG_I_n_73,
      \VFLIP_DISABLE.dm_address_reg[7]_0\(1) => VIDEO_REG_I_n_74,
      \VFLIP_DISABLE.dm_address_reg[7]_0\(0) => VIDEO_REG_I_n_75,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_irqthresh_decr_mask_sig => ch2_irqthresh_decr_mask_sig,
      \cmnds_queued_reg[0]_0\(0) => \cmnds_queued_reg[0]\(0),
      \cmnds_queued_reg[4]_0\(0) => \cmnds_queued_reg[7]\(0),
      datamover_idle => \^datamover_idle\,
      dma_err => \^dma_err\,
      \dmacr_i_reg[0]\ => I_SM_n_27,
      flag_to_repeat_after_fsize_less_err => flag_to_repeat_after_fsize_less_err,
      fsize_err_to_dm_halt_flag => fsize_err_to_dm_halt_flag,
      fsize_err_to_dm_halt_flag_ored => fsize_err_to_dm_halt_flag_ored,
      halt_i0 => halt_i0,
      halted_set_i0 => halted_set_i0,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      \out\ => \out\,
      p_10_out => p_10_out,
      p_10_out_1 => p_10_out_1,
      p_17_out => p_17_out,
      p_18_out => p_18_out,
      p_2_out => p_2_out,
      p_3_out => p_3_out,
      p_3_out_1 => p_3_out_1,
      p_43_out => p_43_out,
      p_53_out => \^p_53_out\,
      p_55_out => p_55_out,
      p_61_out => \^p_61_out\,
      p_73_out(1 downto 0) => p_73_out(1 downto 0),
      p_79_out => p_79_out,
      p_9_out => p_9_out,
      prmry_in => prmry_in,
      prmry_reset2 => prmry_reset2,
      run_stop_d1 => run_stop_d1,
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(0),
      s2mm_fsize_less_err_flag_10 => s2mm_fsize_less_err_flag_10,
      s2mm_halt => s2mm_halt,
      s2mm_tuser_fsync_top7_out => s2mm_tuser_fsync_top7_out,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      soft_reset_d1 => soft_reset_d1,
      stop => \^stop\,
      \vert_count_reg[0]_0\ => \^p_59_out\,
      zero_hsize_err => zero_hsize_err,
      zero_hsize_err0 => zero_hsize_err0,
      zero_vsize_err => zero_vsize_err,
      zero_vsize_err0 => zero_vsize_err0
    );
I_STS_MNGR: entity work.system_axi_vdma_1_0_axi_vdma_sts_mngr
     port map (
      SR(0) => SR(0),
      datamover_idle => \^datamover_idle\,
      datamover_idle_reg_0 => datamover_idle_reg,
      halted_set_i0 => halted_set_i0,
      halted_set_i_reg_0 => halted_set_i_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      p_72_out(0) => p_72_out(0),
      p_73_out(0) => p_73_out(0)
    );
\MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_SM_n_38,
      Q => flag_to_repeat_after_fsize_less_err,
      R => '0'
    );
\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      Q => \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(0),
      R => SR(0)
    );
\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      Q => \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(1),
      R => SR(0)
    );
\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      Q => \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(2),
      R => SR(0)
    );
\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      Q => \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(3),
      R => SR(0)
    );
\MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      Q => \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(4),
      R => SR(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A0AFFFF3000"
    )
        port map (
      I0 => repeat_frame_nmbr(0),
      I1 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      I2 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_8_n_0\,
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_2_n_0\,
      I4 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(0),
      I5 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_0\,
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8FFFFFFFF"
    )
        port map (
      I0 => p_73_out(1),
      I1 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      I2 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      I3 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      I4 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      I5 => \^valid_frame_sync_d2\,
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_2_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CACFCACFCAC0CAC"
    )
        port map (
      I0 => repeat_frame_nmbr(1),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(1),
      I2 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_0\,
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_8_n_0\,
      I4 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      I5 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAC0CAC0CACFCAC"
    )
        port map (
      I0 => repeat_frame_nmbr(2),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(2),
      I2 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_0\,
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_8_n_0\,
      I4 => \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0\,
      I5 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      I1 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_2_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CACAC0CFCACAC"
    )
        port map (
      I0 => repeat_frame_nmbr(3),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(3),
      I2 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_0\,
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0\,
      I4 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_8_n_0\,
      I5 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      I1 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      I2 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_2_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CACAC0CFCACAC"
    )
        port map (
      I0 => repeat_frame_nmbr(4),
      I1 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(4),
      I2 => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_0\,
      I3 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7_n_0\,
      I4 => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_8_n_0\,
      I5 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \^valid_frame_sync_d2\,
      I1 => p_73_out(1),
      I2 => p_73_out(2),
      I3 => repeat_frame,
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      I1 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      I2 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      I3 => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_7_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => repeat_frame,
      I1 => p_73_out(2),
      O => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_8_n_0\
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => frame_number_i,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[0]_i_1_n_0\,
      Q => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      R => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => frame_number_i,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[1]_i_1_n_0\,
      Q => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(1),
      R => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => frame_number_i,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[2]_i_1_n_0\,
      Q => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(2),
      R => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => frame_number_i,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[3]_i_1_n_0\,
      Q => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(3),
      R => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => frame_number_i,
      D => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_3_n_0\,
      Q => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(4),
      R => \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0)
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => flag_to_repeat_after_fsize_less_err,
      I1 => \^valid_frame_sync_d2\,
      I2 => \out\,
      O => p_2_out_0
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_CMDSTS_n_8,
      D => I_SM_n_36,
      Q => repeat_frame_nmbr(0),
      R => p_2_out_0
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_CMDSTS_n_8,
      D => I_SM_n_35,
      Q => repeat_frame_nmbr(1),
      R => p_2_out_0
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_CMDSTS_n_8,
      D => I_SM_n_34,
      Q => repeat_frame_nmbr(2),
      R => p_2_out_0
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_CMDSTS_n_8,
      D => I_SM_n_33,
      Q => repeat_frame_nmbr(3),
      R => p_2_out_0
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_nmbr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_CMDSTS_n_8,
      D => I_SM_n_32,
      Q => repeat_frame_nmbr(4),
      R => p_2_out_0
    );
\MASTER_MODE_FRAME_CNT.repeat_frame_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_CMDSTS_n_9,
      Q => repeat_frame,
      R => '0'
    );
\MASTER_MODE_FRAME_CNT.tstvect_fsync_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_10_out_1,
      Q => \^p_53_out\,
      R => SR(0)
    );
\MASTER_MODE_FRAME_CNT.valid_frame_sync_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => p_48_out,
      Q => valid_frame_sync_d1,
      R => SR(0)
    );
\MASTER_MODE_FRAME_CNT.valid_frame_sync_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => valid_frame_sync_d1,
      Q => \^valid_frame_sync_d2\,
      R => SR(0)
    );
VIDEO_GENLOCK_I: entity work.system_axi_vdma_1_0_axi_vdma_genlock_mngr
     port map (
      \GENLOCK_FOR_MASTER.mstr_reverse_order_reg_0\ => I_SM_n_28,
      \GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg_0\ => \^valid_frame_sync_d2\,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[2]\ => VIDEO_GENLOCK_I_n_2,
      Q(3 downto 0) => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(4 downto 1),
      SR(0) => SR(0),
      in0(0) => in0(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      p_47_out => p_47_out,
      p_72_out(0) => p_72_out(0)
    );
VIDEO_REG_I: entity work.system_axi_vdma_1_0_axi_vdma_vidreg_module
     port map (
      CO(0) => CO(0),
      E(0) => frame_number_i,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_prmtrs_valid_i_reg_0\ => \^p_49_out\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg_0\ => \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(15 downto 0) => C(31 downto 16),
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]_0\(31 downto 0) => \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0),
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]\ => \MASTER_MODE_FRAME_CNT.frame_number_i[4]_i_4_n_0\,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_0\(0) => \^master_mode_frame_cnt.frame_number_i_reg[4]_0\(0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_1\ => VIDEO_GENLOCK_I_n_2,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_2\ => \^valid_frame_sync_d2\,
      Q(12 downto 0) => \^q\(12 downto 0),
      S(0) => S(0),
      SR(0) => SR(0),
      \VFLIP_DISABLE.dm_address_reg[15]\(15 downto 0) => \VFLIP_DISABLE.dm_address_reg\(15 downto 0),
      flag_to_repeat_after_fsize_less_err => flag_to_repeat_after_fsize_less_err,
      \hsize_vid_reg[15]\(15) => \^hsize_vid_reg[15]\(0),
      \hsize_vid_reg[15]\(14 downto 0) => crnt_hsize(14 downto 0),
      \hsize_vid_reg[15]_0\(0) => \hsize_vid_reg[15]_0\(0),
      \hsize_vid_reg[15]_1\(15 downto 0) => \hsize_vid_reg[15]_1\(15 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      p_17_out => p_17_out,
      p_72_out(0) => p_72_out(0),
      prmtr_update_complete => prmtr_update_complete,
      s2mm_sts_wdata(14 downto 0) => s2mm_sts_wdata(14 downto 0),
      \stride_vid_reg[11]\(3) => VIDEO_REG_I_n_76,
      \stride_vid_reg[11]\(2) => VIDEO_REG_I_n_77,
      \stride_vid_reg[11]\(1) => VIDEO_REG_I_n_78,
      \stride_vid_reg[11]\(0) => VIDEO_REG_I_n_79,
      \stride_vid_reg[15]\(15 downto 0) => stride_vid(15 downto 0),
      \stride_vid_reg[15]_0\(3) => VIDEO_REG_I_n_80,
      \stride_vid_reg[15]_0\(2) => VIDEO_REG_I_n_81,
      \stride_vid_reg[15]_0\(1) => VIDEO_REG_I_n_82,
      \stride_vid_reg[15]_0\(0) => VIDEO_REG_I_n_83,
      \stride_vid_reg[15]_1\(15 downto 0) => \stride_vid_reg[15]\(15 downto 0),
      \stride_vid_reg[3]\(3) => VIDEO_REG_I_n_36,
      \stride_vid_reg[3]\(2) => VIDEO_REG_I_n_37,
      \stride_vid_reg[3]\(1) => VIDEO_REG_I_n_38,
      \stride_vid_reg[3]\(0) => VIDEO_REG_I_n_39,
      \stride_vid_reg[7]\(3) => VIDEO_REG_I_n_72,
      \stride_vid_reg[7]\(2) => VIDEO_REG_I_n_73,
      \stride_vid_reg[7]\(1) => VIDEO_REG_I_n_74,
      \stride_vid_reg[7]\(0) => VIDEO_REG_I_n_75,
      \vsize_vid_reg[12]\(12 downto 0) => \vsize_vid_reg[12]\(12 downto 0),
      zero_hsize_err0 => zero_hsize_err0,
      zero_hsize_err_reg => I_SM_n_27,
      zero_vsize_err0 => zero_vsize_err0
    );
initial_frame_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^initial_frame\,
      I1 => p_17_out,
      I2 => \out\,
      I3 => p_72_out(0),
      O => initial_frame_i_1_n_0
    );
initial_frame_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => initial_frame_i_1_n_0,
      Q => \^initial_frame\,
      R => '0'
    );
stop_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => stop_i,
      Q => \^stop\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_reg_if is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s2mm_introut : out STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_rvalid : out STD_LOGIC;
    p_15_out : out STD_LOGIC;
    s2mm_axi2ip_wrce : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_14_out : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    in0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ : out STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ : out STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_lite_aclk : in STD_LOGIC;
    prmry_reset2 : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_80_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_resetn : in STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    p_73_out : in STD_LOGIC_VECTOR ( 21 downto 0 );
    s2mm_prmry_resetn : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    stop : in STD_LOGIC;
    s2mm_ioc_irq_set : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dma_interr_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\ : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]\ : in STD_LOGIC;
    \GEN_FOR_FLUSH.fsize_err_reg\ : in STD_LOGIC;
    lsize_err_reg : in STD_LOGIC;
    \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ : in STD_LOGIC;
    ioc_irq_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dly_irq_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0\ : in STD_LOGIC;
    lsize_more_err_reg : in STD_LOGIC;
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ch2_irqdelay_status : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_72_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    fsize_mismatch_err : in STD_LOGIC;
    s2mm_fsize_more_or_sof_late : in STD_LOGIC;
    p_55_out : in STD_LOGIC;
    lsize_mismatch_err : in STD_LOGIC;
    ch2_dly_irq_set : in STD_LOGIC;
    lsize_more_mismatch_err : in STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_reg_if : entity is "axi_vdma_reg_if";
end system_axi_vdma_1_0_axi_vdma_reg_if;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_reg_if is
  signal mm2s_chnl_current_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg : string;
  attribute async_reg of mm2s_chnl_current_frame_cdc_tig : signal is "true";
  signal mm2s_genlock_pair_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_genlock_pair_frame_cdc_tig : signal is "true";
  signal mm2s_ip2axi_frame_ptr_ref_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_ip2axi_frame_ptr_ref_cdc_tig : signal is "true";
  signal mm2s_ip2axi_frame_store_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of mm2s_ip2axi_frame_store_cdc_tig : signal is "true";
  signal p_2_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal s2mm_capture_dm_done_vsize_counter_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of s2mm_capture_dm_done_vsize_counter_cdc_tig : signal is "true";
  signal s2mm_capture_hsize_at_uf_err_cdc_tig : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute async_reg of s2mm_capture_hsize_at_uf_err_cdc_tig : signal is "true";
  signal s2mm_chnl_current_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_chnl_current_frame_cdc_tig : signal is "true";
  signal s2mm_genlock_pair_frame_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_genlock_pair_frame_cdc_tig : signal is "true";
  signal s2mm_ip2axi_frame_ptr_ref_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_ip2axi_frame_ptr_ref_cdc_tig : signal is "true";
  signal s2mm_ip2axi_frame_store_cdc_tig : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of s2mm_ip2axi_frame_store_cdc_tig : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[13]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[13]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[14]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[14]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[15]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[15]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\ : label is "yes";
begin
\GEN_AXI_LITE_IF.AXI_LITE_IF_I\: entity work.system_axi_vdma_1_0_axi_vdma_lite_if
     port map (
      D(31 downto 0) => D(31 downto 0),
      \GEN_FOR_FLUSH.fsize_err_reg\ => \GEN_FOR_FLUSH.fsize_err_reg\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ => \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_0\ => s2mm_axi2ip_wrce(1),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]_1\ => s2mm_axi2ip_wrce(2),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1_reg[12]_0\(4 downto 0) => s2mm_ip2axi_frame_ptr_ref_cdc_tig(4 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]_0\(0) => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\(0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]_0\(12 downto 0) => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]\(12 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0\(2 downto 0) => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]\(2 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_1\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(15 downto 0) => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]\(15 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_1\(15 downto 0) => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(15 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]_0\(7 downto 0) => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]\(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(31 downto 0) => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_1\(31 downto 0) => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]_0\(3 downto 0) => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]\(3 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]_0\ => \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]\,
      SR(0) => SR(0),
      ch2_dly_irq_set => ch2_dly_irq_set,
      ch2_irqdelay_status(7 downto 0) => ch2_irqdelay_status(7 downto 0),
      dly_irq_reg => dly_irq_reg,
      dma_interr_reg => dma_interr_reg,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      fsize_mismatch_err => fsize_mismatch_err,
      in0(31 downto 0) => in0(31 downto 0),
      ioc_irq_reg => ioc_irq_reg,
      lsize_err_reg => lsize_err_reg,
      lsize_mismatch_err => lsize_mismatch_err,
      lsize_more_err_reg => lsize_more_err_reg,
      lsize_more_mismatch_err => lsize_more_mismatch_err,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(4 downto 0) => s2mm_ip2axi_frame_store_cdc_tig(4 downto 0),
      p_14_out => p_14_out,
      p_15_out => p_15_out,
      p_55_out => p_55_out,
      p_72_out(0) => p_72_out(0),
      p_73_out(21 downto 0) => p_73_out(21 downto 0),
      p_79_out => p_79_out,
      prmry_reset2 => prmry_reset2,
      s2mm_axi2ip_wrce(5 downto 1) => s2mm_axi2ip_wrce(7 downto 3),
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(0),
      s2mm_fsize_more_or_sof_late => s2mm_fsize_more_or_sof_late,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(5 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(5 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      stop => stop
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized2\
     port map (
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_80_out => p_80_out,
      prmry_reset2 => prmry_reset2,
      s2mm_introut => s2mm_introut,
      s_axi_lite_aclk => s_axi_lite_aclk
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(10),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(11),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(12),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(5),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(6),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(7),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(8),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_dm_done_vsize_counter_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_dm_done_vsize_counter_cdc_tig(9),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(10),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(11),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(12),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(13),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(14),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(15),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(5),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(6),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(7),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(8),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_capture_hsize_at_uf_err_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => '0',
      Q => s2mm_capture_hsize_at_uf_err_cdc_tig(9),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\(0),
      Q => s2mm_chnl_current_frame_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\(1),
      Q => s2mm_chnl_current_frame_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\(2),
      Q => s2mm_chnl_current_frame_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\(3),
      Q => s2mm_chnl_current_frame_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\(4),
      Q => s2mm_chnl_current_frame_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_2_in(0),
      Q => s2mm_genlock_pair_frame_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_2_in(1),
      Q => s2mm_genlock_pair_frame_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_2_in(2),
      Q => s2mm_genlock_pair_frame_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_2_in(3),
      Q => s2mm_genlock_pair_frame_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_genlock_pair_frame_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => p_2_in(4),
      Q => s2mm_genlock_pair_frame_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(0),
      Q => s2mm_ip2axi_frame_ptr_ref_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(1),
      Q => s2mm_ip2axi_frame_ptr_ref_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(2),
      Q => s2mm_ip2axi_frame_ptr_ref_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(3),
      Q => s2mm_ip2axi_frame_ptr_ref_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_ptr_ref_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => Q(4),
      Q => s2mm_ip2axi_frame_ptr_ref_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\(0),
      Q => s2mm_ip2axi_frame_store_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\(1),
      Q => s2mm_ip2axi_frame_store_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\(2),
      Q => s2mm_ip2axi_frame_store_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\(3),
      Q => s2mm_ip2axi_frame_store_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\(4),
      Q => s2mm_ip2axi_frame_store_cdc_tig(4),
      R => '0'
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_2_in(4)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_2_in(3)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_store_cdc_tig(4)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_store_cdc_tig(3)
    );
i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_store_cdc_tig(2)
    );
i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_store_cdc_tig(1)
    );
i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_store_cdc_tig(0)
    );
i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_chnl_current_frame_cdc_tig(4)
    );
i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_chnl_current_frame_cdc_tig(3)
    );
i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_chnl_current_frame_cdc_tig(2)
    );
i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_chnl_current_frame_cdc_tig(1)
    );
i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_chnl_current_frame_cdc_tig(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_2_in(2)
    );
i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_genlock_pair_frame_cdc_tig(4)
    );
i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_genlock_pair_frame_cdc_tig(3)
    );
i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_genlock_pair_frame_cdc_tig(2)
    );
i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_genlock_pair_frame_cdc_tig(1)
    );
i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_genlock_pair_frame_cdc_tig(0)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_2_in(1)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_2_in(0)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_ptr_ref_cdc_tig(4)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_ptr_ref_cdc_tig(3)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_ptr_ref_cdc_tig(2)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_ptr_ref_cdc_tig(1)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mm2s_ip2axi_frame_ptr_ref_cdc_tig(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_rst_module is
  port (
    \out\ : out STD_LOGIC;
    \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    soft_reset_d1 : out STD_LOGIC;
    prmry_in : out STD_LOGIC;
    run_stop_d1 : out STD_LOGIC;
    s2mm_halt : out STD_LOGIC;
    halt_reset : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    prmry_reset2 : out STD_LOGIC;
    prmry_resetn_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dmacr_i_reg[2]\ : out STD_LOGIC;
    prmry_reset2_0 : out STD_LOGIC;
    halt_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\ : out STD_LOGIC;
    reset_counts_reg : out STD_LOGIC;
    halt_i_reg_0 : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    s_soft_reset_i0 : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    p_73_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    stop : in STD_LOGIC;
    s2mm_halt_cmplt : in STD_LOGIC;
    s2mm_axi2ip_wrce : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_err : in STD_LOGIC;
    halt_i0 : in STD_LOGIC;
    d_tready_before_fsync_clr_flag1 : in STD_LOGIC;
    d_tready_before_fsync : in STD_LOGIC;
    s2mm_dmasr_halted_s : in STD_LOGIC;
    reset_counts : in STD_LOGIC;
    sig_rst2all_stop_request : in STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_rst_module : entity is "axi_vdma_rst_module";
end system_axi_vdma_1_0_axi_vdma_rst_module;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_rst_module is
  signal \^prmry_in\ : STD_LOGIC;
  signal sig_s2mm_axis_resetn : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_s2mm_axis_resetn : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_s2mm_axis_resetn : signal is "no";
  signal sig_s2mm_dm_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_s2mm_dm_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_s2mm_dm_prmry_resetn : signal is "no";
  signal sig_s2mm_prmry_resetn : STD_LOGIC;
  attribute RTL_KEEP of sig_s2mm_prmry_resetn : signal is "true";
  attribute equivalent_register_removal of sig_s2mm_prmry_resetn : signal is "no";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ <= sig_s2mm_axis_resetn;
  \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ <= sig_s2mm_dm_prmry_resetn;
  \out\ <= sig_s2mm_prmry_resetn;
  prmry_in <= \^prmry_in\;
\GEN_CDC_FOR_ASYNC.cdc2top_frame_ptr_out[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_s2mm_axis_resetn,
      O => prmry_reset2_0
    );
\GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_s2mm_prmry_resetn,
      O => prmry_resetn_i_reg(0)
    );
\GEN_RESET_FOR_S2MM.RESET_I\: entity work.system_axi_vdma_1_0_axi_vdma_reset
     port map (
      D(0) => D(0),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\,
      dma_err => dma_err,
      \dmacr_i_reg[2]\ => \dmacr_i_reg[2]\,
      halt_i0 => halt_i0,
      halt_i_reg_0 => s2mm_halt,
      halt_i_reg_1(0) => halt_i_reg(0),
      halt_i_reg_2 => halt_i_reg_0,
      halt_reset_reg_0 => halt_reset,
      in0 => sig_s2mm_prmry_resetn,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_s2mm_prmry_resetn,
      p_73_out(0) => p_73_out(0),
      p_79_out => p_79_out,
      prmry_in => \^prmry_in\,
      prmry_reset2 => prmry_reset2,
      reset_counts => reset_counts,
      reset_counts_reg => reset_counts_reg,
      run_stop_d1 => run_stop_d1,
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(0),
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_soft_reset_i0 => s_soft_reset_i0,
      scndry_out => sig_s2mm_axis_resetn,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s2mm_dm_prmry_resetn => sig_s2mm_dm_prmry_resetn,
      soft_reset_d1 => soft_reset_d1,
      stop => stop
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => d_tready_before_fsync_clr_flag1,
      I1 => d_tready_before_fsync,
      I2 => sig_s2mm_axis_resetn,
      I3 => s2mm_dmasr_halted_s,
      O => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\
    );
awready_out_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^prmry_in\,
      O => SR(0)
    );
hrd_resetn_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_lite_aclk,
      CE => '1',
      D => axi_resetn,
      Q => \^prmry_in\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_s2mm_axis_dwidth_converter is
  port (
    p_0_in : out STD_LOGIC;
    p_84_out : out STD_LOGIC;
    p_86_out : out STD_LOGIC;
    p_87_out : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0\ : out STD_LOGIC;
    p_88_out : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \r0_keep_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_s2mm_tready_signal : out STD_LOGIC;
    s2mm_dummy_tready_fsync_src_sel_10 : out STD_LOGIC;
    s_valid0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_Last : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    s2mm_axis_linebuf_reset_out_inv : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_0\ : in STD_LOGIC;
    s_valid_reg : in STD_LOGIC;
    M_VALID : in STD_LOGIC;
    s_axis_s2mm_tvalid_int : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    crnt_vsize_d2_s : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s2mm_tuser_to_fsync_out : in STD_LOGIC;
    s2mm_tuser_fsync_top7_out : in STD_LOGIC;
    d_tready_sof_late : in STD_LOGIC;
    d_tready_before_fsync_clr_flag1 : in STD_LOGIC;
    d_tready_before_fsync : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \r0_keep_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r0_data_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_s2mm_axis_dwidth_converter : entity is "axi_vdma_s2mm_axis_dwidth_converter";
end system_axi_vdma_1_0_axi_vdma_s2mm_axis_dwidth_converter;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_s2mm_axis_dwidth_converter is
  signal \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6_n_0\ : STD_LOGIC;
  signal \^gen_dwidth_flush_sof.vsize_counter_dwidth_reg[0]_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_1\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_2\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_3\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal p_2_in : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \^p_84_out\ : STD_LOGIC;
  signal \^s2mm_dummy_tready_fsync_src_sel_10\ : STD_LOGIC;
  signal vsize_counter_dwidth : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \NLW_GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[9]_i_1\ : label is "soft_lutpair13";
begin
  \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0\ <= \^gen_dwidth_flush_sof.vsize_counter_dwidth_reg[0]_0\;
  Q(0) <= \^q\(0);
  p_84_out <= \^p_84_out\;
  s2mm_dummy_tready_fsync_src_sel_10 <= \^s2mm_dummy_tready_fsync_src_sel_10\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF010001000100"
    )
        port map (
      I0 => \^p_84_out\,
      I1 => s2mm_tuser_to_fsync_out,
      I2 => s2mm_tuser_fsync_top7_out,
      I3 => d_tready_sof_late,
      I4 => d_tready_before_fsync_clr_flag1,
      I5 => d_tready_before_fsync,
      O => \^s2mm_dummy_tready_fsync_src_sel_10\
    );
\GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I\: entity work.system_axi_vdma_1_0_axi_vdma_v6_3_6_axis_dwidth_converter_v1_0_axis_dwidth_converter
     port map (
      DIN(0) => DIN(0),
      E(0) => p_0_in,
      \FSM_onehot_state_reg[2]\ => \^p_84_out\,
      M_Last => M_Last,
      M_VALID => M_VALID,
      \out\ => \out\,
      p_88_out(31 downto 0) => p_88_out(31 downto 0),
      \r0_data_reg[23]\(23 downto 0) => \r0_data_reg[23]\(23 downto 0),
      \r0_keep_reg[2]\(2 downto 0) => \r0_keep_reg[2]\(2 downto 0),
      \r0_keep_reg[7]\(3 downto 0) => \r0_keep_reg[7]\(3 downto 0),
      s2mm_axis_linebuf_reset_out_inv => s2mm_axis_linebuf_reset_out_inv,
      s2mm_dummy_tready_fsync_src_sel_10 => \^s2mm_dummy_tready_fsync_src_sel_10\,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tready_signal => s_axis_s2mm_tready_signal,
      s_axis_s2mm_tvalid_int => s_axis_s2mm_tvalid_int,
      s_valid0 => s_valid0,
      s_valid_reg => s_valid_reg,
      sig_m_valid_dup_reg(0) => E(0),
      \state_reg[1]\ => p_87_out
    );
\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gen_dwidth_flush_sof.vsize_counter_dwidth_reg[0]_0\,
      I1 => p_16_out,
      O => \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_i_1_n_0\,
      Q => \^p_84_out\,
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_0\,
      Q => p_86_out,
      S => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(9),
      I1 => p_16_out,
      I2 => minusOp(10),
      I3 => \^gen_dwidth_flush_sof.vsize_counter_dwidth_reg[0]_0\,
      O => p_2_in(10)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(10),
      I1 => p_16_out,
      I2 => minusOp(11),
      I3 => \^gen_dwidth_flush_sof.vsize_counter_dwidth_reg[0]_0\,
      O => p_2_in(11)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(12),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(11),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(10),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(9),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEAAAAAAAA"
    )
        port map (
      I0 => p_16_out,
      I1 => \^q\(0),
      I2 => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_4_n_0\,
      I3 => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0\,
      I4 => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0\,
      I5 => \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1\,
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(11),
      I1 => p_16_out,
      I2 => minusOp(12),
      I3 => \^gen_dwidth_flush_sof.vsize_counter_dwidth_reg[0]_0\,
      O => p_2_in(12)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => vsize_counter_dwidth(1),
      I1 => vsize_counter_dwidth(5),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_4_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => vsize_counter_dwidth(10),
      I1 => vsize_counter_dwidth(9),
      I2 => vsize_counter_dwidth(11),
      I3 => vsize_counter_dwidth(12),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => vsize_counter_dwidth(2),
      I1 => vsize_counter_dwidth(3),
      I2 => vsize_counter_dwidth(4),
      I3 => vsize_counter_dwidth(8),
      I4 => vsize_counter_dwidth(7),
      I5 => vsize_counter_dwidth(6),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_6_n_0\,
      I1 => \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1\,
      I2 => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_5_n_0\,
      I3 => \^q\(0),
      I4 => vsize_counter_dwidth(1),
      I5 => vsize_counter_dwidth(5),
      O => \^gen_dwidth_flush_sof.vsize_counter_dwidth_reg[0]_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(0),
      I1 => p_16_out,
      I2 => minusOp(1),
      I3 => \^gen_dwidth_flush_sof.vsize_counter_dwidth_reg[0]_0\,
      O => p_2_in(1)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(1),
      I1 => p_16_out,
      I2 => minusOp(2),
      I3 => \^gen_dwidth_flush_sof.vsize_counter_dwidth_reg[0]_0\,
      O => p_2_in(2)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(2),
      I1 => p_16_out,
      I2 => minusOp(3),
      I3 => \^gen_dwidth_flush_sof.vsize_counter_dwidth_reg[0]_0\,
      O => p_2_in(3)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(3),
      I1 => p_16_out,
      I2 => minusOp(4),
      I3 => \^gen_dwidth_flush_sof.vsize_counter_dwidth_reg[0]_0\,
      O => p_2_in(4)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(4),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(3),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(2),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(1),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(4),
      I1 => p_16_out,
      I2 => minusOp(5),
      I3 => \^gen_dwidth_flush_sof.vsize_counter_dwidth_reg[0]_0\,
      O => p_2_in(5)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(5),
      I1 => p_16_out,
      I2 => minusOp(6),
      I3 => \^gen_dwidth_flush_sof.vsize_counter_dwidth_reg[0]_0\,
      O => p_2_in(6)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(6),
      I1 => p_16_out,
      I2 => minusOp(7),
      I3 => \^gen_dwidth_flush_sof.vsize_counter_dwidth_reg[0]_0\,
      O => p_2_in(7)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(7),
      I1 => p_16_out,
      I2 => minusOp(8),
      I3 => \^gen_dwidth_flush_sof.vsize_counter_dwidth_reg[0]_0\,
      O => p_2_in(8)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(8),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(7),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(6),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vsize_counter_dwidth(5),
      O => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => crnt_vsize_d2_s(8),
      I1 => p_16_out,
      I2 => minusOp(9),
      I3 => \^gen_dwidth_flush_sof.vsize_counter_dwidth_reg[0]_0\,
      O => p_2_in(9)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => p_2_in(10),
      Q => vsize_counter_dwidth(10),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => p_2_in(11),
      Q => vsize_counter_dwidth(11),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => p_2_in(12),
      Q => vsize_counter_dwidth(12),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_0\,
      CO(3) => \NLW_GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_1\,
      CO(1) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_2\,
      CO(0) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[12]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => vsize_counter_dwidth(11 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_10_n_0\,
      S(2) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_11_n_0\,
      S(1) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_12_n_0\,
      S(0) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_13_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => p_2_in(1),
      Q => vsize_counter_dwidth(1),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => p_2_in(2),
      Q => vsize_counter_dwidth(2),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => p_2_in(3),
      Q => vsize_counter_dwidth(3),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => p_2_in(4),
      Q => vsize_counter_dwidth(4),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_0\,
      CO(2) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_1\,
      CO(1) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_2\,
      CO(0) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => vsize_counter_dwidth(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_3_n_0\,
      S(2) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_4_n_0\,
      S(1) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_5_n_0\,
      S(0) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[4]_i_6_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => p_2_in(5),
      Q => vsize_counter_dwidth(5),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => p_2_in(6),
      Q => vsize_counter_dwidth(6),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => p_2_in(7),
      Q => vsize_counter_dwidth(7),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => p_2_in(8),
      Q => vsize_counter_dwidth(8),
      R => SR(0)
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[4]_i_2_n_0\,
      CO(3) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_0\,
      CO(2) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_1\,
      CO(1) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_2\,
      CO(0) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => vsize_counter_dwidth(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_3_n_0\,
      S(2) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_4_n_0\,
      S(1) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_5_n_0\,
      S(0) => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[8]_i_6_n_0\
    );
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0\,
      D => p_2_in(9),
      Q => vsize_counter_dwidth(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_srl_fifo_f is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    \sig_input_addr_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_srl_fifo_f : entity is "srl_fifo_f";
end system_axi_vdma_1_0_srl_fifo_f;

architecture STRUCTURE of system_axi_vdma_1_0_srl_fifo_f is
begin
I_SRL_FIFO_RBU_F: entity work.system_axi_vdma_1_0_srl_fifo_rbu_f
     port map (
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]_0\,
      Q(0) => Q(0),
      cmnd_wr => cmnd_wr,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 0) => \out\(49 downto 0),
      p_59_out => p_59_out,
      s2mm_halt => s2mm_halt,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      \sig_input_addr_reg_reg[31]\(48 downto 0) => \sig_input_addr_reg_reg[31]\(48 downto 0),
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_f__parameterized0\ is
  port (
    p_9_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_12_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : out STD_LOGIC;
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wsc2mstr_halt_pipe : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_halt : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    sig_wsc2stat_status_valid : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wdc_status_going_full : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_f__parameterized0\ : entity is "srl_fifo_f";
end \system_axi_vdma_1_0_srl_fifo_f__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_f__parameterized0\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized0\
     port map (
      CO(0) => CO(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(14 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(14 downto 0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\,
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(0),
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      Q(0) => Q(0),
      S(0) => S(0),
      dma_err => dma_err,
      \hsize_vid_reg[15]\(0) => \hsize_vid_reg[15]\(0),
      \in\(19 downto 0) => \in\(19 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_12_out => p_12_out,
      p_61_out => p_61_out,
      p_79_out => p_79_out,
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2mstr_halt_pipe => sig_wsc2mstr_halt_pipe,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_f__parameterized1\ is
  port (
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_bready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_addr_posted_cntr_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_inhibit_rdy_n : in STD_LOGIC;
    m_axi_s2mm_bready_0 : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_f__parameterized1\ : entity is "srl_fifo_f";
end \system_axi_vdma_1_0_srl_fifo_f__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_f__parameterized1\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized1\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      \in\(1 downto 0) => \in\(1 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bready_0 => m_axi_s2mm_bready_0,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\(0) => \out\(0),
      \sig_addr_posted_cntr_reg[3]\ => \sig_addr_posted_cntr_reg[3]\,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_f__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sel : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_4_out : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_data2wsc_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_f__parameterized2\ : entity is "srl_fifo_f";
end \system_axi_vdma_1_0_srl_fifo_f__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_f__parameterized2\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(18 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(18 downto 0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \INFERRED_GEN.cnt_i_reg[3]\ => \INFERRED_GEN.cnt_i_reg[3]\,
      Q(3 downto 0) => Q(3 downto 0),
      \in\(0) => \in\(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(18 downto 0) => \out\(18 downto 0),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_to_wsc_reg => sel,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_f__parameterized3\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    p_9_out_1 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1\ : in STD_LOGIC;
    sig_sm_pop_cmd_fifo_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : in STD_LOGIC;
    \sig_cmdcntl_sm_state_ns119_out__1\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_f__parameterized3\ : entity is "srl_fifo_f";
end \system_axi_vdma_1_0_srl_fifo_f__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_f__parameterized3\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized3\
     port map (
      D(2 downto 0) => D(2 downto 0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0\,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(0) => Q(0),
      \in\(21 downto 0) => \in\(21 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(20 downto 0) => \out\(20 downto 0),
      p_9_out_1 => p_9_out_1,
      \sig_cmdcntl_sm_state_ns119_out__1\ => \sig_cmdcntl_sm_state_ns119_out__1\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_sm_pop_cmd_fifo_reg(2 downto 0) => sig_sm_pop_cmd_fifo_reg(2 downto 0),
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_f__parameterized4\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_eop_sent_reg_reg : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_strb_reg_out_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : in STD_LOGIC;
    sig_scatter2drc_eop : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    sig_inhibit_rdy_n : in STD_LOGIC;
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_f__parameterized4\ : entity is "srl_fifo_f";
end \system_axi_vdma_1_0_srl_fifo_f__parameterized4\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_f__parameterized4\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized4\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(2 downto 0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(2 downto 0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(8 downto 0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(8 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      SS(0) => sig_eop_sent_reg_reg,
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      p_4_out => p_4_out,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_scatter2drc_eop => sig_scatter2drc_eop,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      \sig_strb_reg_out_reg[1]\(0) => \sig_strb_reg_out_reg[1]\(0),
      \sig_strb_reg_out_reg[2]\(0) => \sig_strb_reg_out_reg[2]\(0),
      slice_insert_valid => slice_insert_valid,
      \storage_data_reg[8]\(8 downto 0) => \storage_data_reg[8]\(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_f__parameterized5\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    \sig_clr_cmd2addr_valid4_out__0\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 43 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_calc_error_reg_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_f__parameterized5\ : entity is "srl_fifo_f";
end \system_axi_vdma_1_0_srl_fifo_f__parameterized5\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_f__parameterized5\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized5\
     port map (
      FIFO_Full_reg_0 => FIFO_Full_reg,
      FIFO_Full_reg_1 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \in\(41 downto 0) => \in\(41 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(43 downto 0) => \out\(43 downto 0),
      p_22_out => p_22_out,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      \sig_clr_cmd2addr_valid4_out__0\ => \sig_clr_cmd2addr_valid4_out__0\,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_srl_fifo_f__parameterized6\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_first_dbeat_reg : out STD_LOGIC;
    \sig_new_len_eq_0__6\ : out STD_LOGIC;
    \sig_dbeat_cntr_reg[6]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_clr_cmd2data_valid5_out__0\ : out STD_LOGIC;
    sig_next_calc_error_reg_reg_1 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \sig_good_mmap_dbeat12_out__0\ : in STD_LOGIC;
    sig_data2skid_wlast : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_single_dbeat : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]_0\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    \sig_dbeat_cntr_eq_0__2\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_wsc2mstr_halt_pipe : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_3 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_next_calc_error_reg_i_7 : in STD_LOGIC;
    sig_next_calc_error_reg_reg_2 : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_srl_fifo_f__parameterized6\ : entity is "srl_fifo_f";
end \system_axi_vdma_1_0_srl_fifo_f__parameterized6\;

architecture STRUCTURE of \system_axi_vdma_1_0_srl_fifo_f__parameterized6\ is
begin
I_SRL_FIFO_RBU_F: entity work.\system_axi_vdma_1_0_srl_fifo_rbu_f__parameterized6\
     port map (
      D(0) => D(0),
      E(0) => E(0),
      FIFO_Full_reg_0 => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      Q(7 downto 0) => Q(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5 downto 0) => \out\(5 downto 0),
      p_11_out => p_11_out,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_clr_cmd2data_valid5_out__0\ => \sig_clr_cmd2data_valid5_out__0\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2skid_wlast => sig_data2skid_wlast,
      \sig_dbeat_cntr_eq_0__2\ => \sig_dbeat_cntr_eq_0__2\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\(7 downto 0) => \sig_dbeat_cntr_reg[6]\(7 downto 0),
      \sig_dbeat_cntr_reg[6]_0\ => \sig_dbeat_cntr_reg[6]_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_empty_reg_2 => sig_dqual_reg_empty_reg_2,
      sig_dqual_reg_empty_reg_3 => sig_dqual_reg_empty_reg_3,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_1,
      \sig_good_mmap_dbeat12_out__0\ => \sig_good_mmap_dbeat12_out__0\,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      \sig_new_len_eq_0__6\ => \sig_new_len_eq_0__6\,
      sig_next_calc_error_reg_i_7 => sig_next_calc_error_reg_i_7,
      sig_next_calc_error_reg_reg => sig_next_calc_error_reg_reg,
      sig_next_calc_error_reg_reg_0 => sig_next_calc_error_reg_reg_0,
      sig_next_calc_error_reg_reg_1 => sig_next_calc_error_reg_reg_1,
      sig_next_calc_error_reg_reg_2(13 downto 0) => sig_next_calc_error_reg_reg_2(13 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_single_dbeat => sig_single_dbeat,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2mstr_halt_pipe => sig_wsc2mstr_halt_pipe
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 12 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of system_axi_vdma_1_0_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of system_axi_vdma_1_0_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of system_axi_vdma_1_0_xpm_fifo_sync : entity is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of system_axi_vdma_1_0_xpm_fifo_sync : entity is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of system_axi_vdma_1_0_xpm_fifo_sync : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of system_axi_vdma_1_0_xpm_fifo_sync : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of system_axi_vdma_1_0_xpm_fifo_sync : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_xpm_fifo_sync : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of system_axi_vdma_1_0_xpm_fifo_sync : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of system_axi_vdma_1_0_xpm_fifo_sync : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of system_axi_vdma_1_0_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of system_axi_vdma_1_0_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of system_axi_vdma_1_0_xpm_fifo_sync : entity is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of system_axi_vdma_1_0_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of system_axi_vdma_1_0_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of system_axi_vdma_1_0_xpm_fifo_sync : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of system_axi_vdma_1_0_xpm_fifo_sync : entity is 13;
  attribute READ_MODE : string;
  attribute READ_MODE of system_axi_vdma_1_0_xpm_fifo_sync : entity is "fwft";
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of system_axi_vdma_1_0_xpm_fifo_sync : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of system_axi_vdma_1_0_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of system_axi_vdma_1_0_xpm_fifo_sync : entity is 13;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of system_axi_vdma_1_0_xpm_fifo_sync : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of system_axi_vdma_1_0_xpm_fifo_sync : entity is "TRUE";
end system_axi_vdma_1_0_xpm_fifo_sync;

architecture STRUCTURE of system_axi_vdma_1_0_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 0;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 0;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 208;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 13;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 13;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 5;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  dbiterr <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.system_axi_vdma_1_0_xpm_fifo_base
     port map (
      almost_empty => almost_empty,
      almost_full => almost_full,
      data_valid => data_valid,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(12 downto 0) => din(12 downto 0),
      dout(12 downto 0) => dout(12 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => '0',
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => underflow,
      wr_ack => wr_ack,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => wr_data_count(4 downto 0),
      wr_en => wr_en,
      wr_rst_busy => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 73 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 73 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is 74;
  attribute READ_MODE : string;
  attribute READ_MODE of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is "fwft";
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is 74;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ : entity is "TRUE";
end \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0001111100011111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 1024;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 75776;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 1024;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 1;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b1";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 1019;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 1019;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 10;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 10;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 11;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 74;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "1F1F";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 74;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 11;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 11;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 10;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 10;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 7;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  dbiterr <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\system_axi_vdma_1_0_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => almost_empty,
      almost_full => almost_full,
      data_valid => data_valid,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(73 downto 0) => din(73 downto 0),
      dout(73 downto 0) => dout(73 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => '0',
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => underflow,
      wr_ack => wr_ack,
      wr_clk => wr_clk,
      wr_data_count(10 downto 0) => wr_data_count(10 downto 0),
      wr_en => wr_en,
      wr_rst_busy => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_builtin_top_v6 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    fifo_full_i : out STD_LOGIC;
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_s2mm_aclk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : out STD_LOGIC;
    m_axi_s2mm_aclk_1 : out STD_LOGIC;
    m_axi_s2mm_aclk_2 : out STD_LOGIC_VECTOR ( 26 downto 0 );
    \sig_mssa_index_reg_out_reg[1]\ : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]_0\ : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : in STD_LOGIC;
    minusOp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[25]\ : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    RST : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    p_88_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_last_skid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_builtin_top_v6 : entity is "builtin_top_v6";
end system_axi_vdma_1_0_builtin_top_v6;

architecture STRUCTURE of system_axi_vdma_1_0_builtin_top_v6 is
  signal \^m_axi_s2mm_aclk_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_15_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_22_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal rd_tmp : STD_LOGIC;
begin
  m_axi_s2mm_aclk_0(0) <= \^m_axi_s2mm_aclk_0\(0);
\gextw[1].gnll_fifo.inst_extd\: entity work.system_axi_vdma_1_0_builtin_extdepth_v6
     port map (
      EMPTY => p_30_out,
      FULL => p_8_out,
      RST => RST,
      WR_EN => WR_EN,
      fifo_full_i => fifo_full_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_aclk_0(8 downto 0) => m_axi_s2mm_aclk_2(8 downto 0),
      p_88_out(8 downto 0) => p_88_out(8 downto 0),
      \r0_out_sel_next_r[1]_i_2\ => p_5_out,
      \r0_out_sel_next_r[1]_i_2_0\ => p_22_out,
      \r0_out_sel_next_r[1]_i_2_1\ => p_15_out,
      rd_tmp => rd_tmp,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk
    );
\gextw[2].gnll_fifo.inst_extd\: entity work.system_axi_vdma_1_0_builtin_extdepth_v6_28
     port map (
      EMPTY => p_23_out,
      FULL => p_22_out,
      RST => RST,
      WR_EN => WR_EN,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_aclk_0(8 downto 0) => m_axi_s2mm_aclk_2(17 downto 9),
      p_88_out(8 downto 0) => p_88_out(17 downto 9),
      rd_tmp => rd_tmp,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk
    );
\gextw[3].gnll_fifo.inst_extd\: entity work.system_axi_vdma_1_0_builtin_extdepth_v6_29
     port map (
      DOUT(0) => \^m_axi_s2mm_aclk_0\(0),
      EMPTY => p_16_out,
      FULL => p_15_out,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(11 downto 0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(11 downto 0),
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      Q(0) => Q(0),
      RST => RST,
      WR_EN => WR_EN,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_aclk_0(8 downto 0) => m_axi_s2mm_aclk_2(26 downto 18),
      minusOp(11 downto 0) => minusOp(11 downto 0),
      p_88_out(8 downto 0) => p_88_out(26 downto 18),
      rd_tmp => rd_tmp,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      \sig_data_skid_reg_reg[25]\ => \sig_data_skid_reg_reg[25]\,
      \sig_data_skid_reg_reg[25]_0\ => p_30_out,
      \sig_data_skid_reg_reg[25]_1\ => p_23_out,
      \sig_data_skid_reg_reg[25]_2\ => p_4_out,
      \sig_data_skid_reg_reg[25]_3\ => p_9_out,
      \vsize_vid_reg[12]\(11 downto 0) => \vsize_vid_reg[12]\(11 downto 0)
    );
\gextw[4].gnll_fifo.inst_extd\: entity work.system_axi_vdma_1_0_builtin_extdepth_v6_30
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIN(8 downto 5) => DIN(3 downto 0),
      DIN(4 downto 0) => p_88_out(31 downto 27),
      DOUT(8 downto 0) => DOUT(8 downto 0),
      EMPTY => p_9_out,
      FULL => p_8_out,
      RST => RST,
      WR_EN => WR_EN,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_aclk_0 => m_axi_s2mm_aclk_1,
      rd_tmp => rd_tmp,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      \sig_mssa_index_reg_out_reg[0]\ => \sig_mssa_index_reg_out_reg[0]\,
      \sig_mssa_index_reg_out_reg[1]\ => \sig_mssa_index_reg_out_reg[1]\,
      \sig_mssa_index_reg_out_reg[1]_0\ => \sig_mssa_index_reg_out_reg[1]_0\,
      sig_s_ready_dup4_reg => p_4_out,
      sig_s_ready_dup4_reg_0 => p_23_out,
      sig_s_ready_dup4_reg_1 => p_30_out,
      sig_s_ready_dup4_reg_2 => p_16_out
    );
\gextw[5].gnll_fifo.inst_extd\: entity work.system_axi_vdma_1_0_builtin_extdepth_v6_31
     port map (
      DOUT(0) => \^m_axi_s2mm_aclk_0\(0),
      E(0) => E(0),
      EMPTY => p_4_out,
      FULL => p_5_out,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\,
      Q(0) => Q(0),
      RST => RST,
      WR_EN => WR_EN,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_tmp => rd_tmp,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      sig_last_skid_reg_reg(0) => sig_last_skid_reg_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_fifo is
  port (
    sig_init_done : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    \sig_input_addr_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 48 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_datamover_fifo : entity is "axi_datamover_fifo";
end system_axi_vdma_1_0_axi_datamover_fifo;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_fifo is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.system_axi_vdma_1_0_srl_fifo_f
     port map (
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]_0\,
      Q(0) => Q(0),
      cmnd_wr => cmnd_wr,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 0) => \out\(49 downto 0),
      p_59_out => p_59_out,
      s2mm_halt => s2mm_halt,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      \sig_input_addr_reg_reg[31]\(48 downto 0) => \sig_input_addr_reg_reg[31]\(48 downto 0),
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_axi_datamover_fifo__parameterized0\ is
  port (
    sig_init_done_0 : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_12_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : out STD_LOGIC;
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wsc2mstr_halt_pipe : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_halt : in STD_LOGIC;
    dma_err : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wsc2stat_status_valid : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wdc_status_going_full : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized0\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_1_0_axi_datamover_fifo__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized0\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done_0\ : STD_LOGIC;
begin
  sig_init_done_0 <= \^sig_init_done_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_1_0_srl_fifo_f__parameterized0\
     port map (
      CO(0) => CO(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(14 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(14 downto 0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\,
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(0),
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      Q(0) => Q(0),
      S(0) => S(0),
      dma_err => dma_err,
      \hsize_vid_reg[15]\(0) => \hsize_vid_reg[15]\(0),
      \in\(19 downto 0) => \in\(19 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_12_out => p_12_out,
      p_61_out => p_61_out,
      p_79_out => p_79_out,
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_inhibit_rdy_n_reg => sig_inhibit_rdy_n_reg_0,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2mstr_halt_pipe => sig_wsc2mstr_halt_pipe,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done_0\,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_axi_datamover_fifo__parameterized1\ is
  port (
    sig_init_reg_reg_0 : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_init_reg_reg_1 : out STD_LOGIC;
    sig_init_reg_reg_2 : out STD_LOGIC;
    sig_init_reg_reg_3 : out STD_LOGIC;
    sig_init_reg_reg_4 : out STD_LOGIC;
    sig_init_reg_reg_5 : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_input_cache_type_reg0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_addr_posted_cntr_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_init_reg2 : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_3 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    m_axi_s2mm_bready_0 : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_push_coelsc_reg : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    sig_psm_pop_input_cmd : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized1\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_1_0_axi_datamover_fifo__parameterized1\;

architecture STRUCTURE of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized1\ is
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done_4 : STD_LOGIC;
  signal \sig_init_done_i_1__6_n_0\ : STD_LOGIC;
  signal \^sig_init_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sig_child_error_reg_i_1 : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__0\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__3\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__4\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__5\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sig_init_done_i_1__6\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sig_input_addr_reg[31]_i_1\ : label is "soft_lutpair195";
begin
  sig_init_reg_reg_0 <= \^sig_init_reg_reg_0\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_1_0_srl_fifo_f__parameterized1\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => \INFERRED_GEN.cnt_i_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      \in\(1 downto 0) => \in\(1 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bready_0 => m_axi_s2mm_bready_0,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\(0) => \out\(0),
      \sig_addr_posted_cntr_reg[3]\ => \sig_addr_posted_cntr_reg[3]\,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
sig_child_error_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_csm_pop_child_cmd,
      O => SR(0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done_4,
      I1 => sig_inhibit_rdy_n,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => sig_inhibit_rdy_n,
      R => sig_stream_rst
    );
\sig_init_done_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_init_reg2,
      I2 => sig_init_done_reg_0,
      I3 => sig_init_done,
      O => sig_init_reg_reg_1
    );
\sig_init_done_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_init_reg2,
      I2 => sig_init_done_reg_0,
      I3 => sig_init_done_0,
      O => sig_init_reg_reg_2
    );
\sig_init_done_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_init_reg2,
      I2 => sig_init_done_reg_0,
      I3 => sig_init_done_1,
      O => sig_init_reg_reg_3
    );
\sig_init_done_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_init_reg2,
      I2 => sig_init_done_reg_0,
      I3 => sig_init_done_3,
      O => sig_init_reg_reg_4
    );
\sig_init_done_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_init_reg2,
      I2 => sig_init_done_reg_0,
      I3 => sig_init_done_2,
      O => sig_init_reg_reg_5
    );
\sig_init_done_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_init_reg2,
      I2 => sig_init_done_reg_0,
      I3 => sig_init_done_4,
      O => \sig_init_done_i_1__6_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_init_done_i_1__6_n_0\,
      Q => sig_init_done_4,
      R => '0'
    );
sig_init_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_stream_rst,
      Q => \^sig_init_reg_reg_0\,
      R => '0'
    );
\sig_input_addr_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_reg_reg_0\,
      I1 => sig_psm_pop_input_cmd,
      O => sig_input_cache_type_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_axi_datamover_fifo__parameterized2\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_push_to_wsc_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ : out STD_LOGIC;
    sig_push_coelsc_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    p_4_out : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_coelsc_reg_empty : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_data2wsc_valid : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized2\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_1_0_axi_datamover_fifo__parameterized2\;

architecture STRUCTURE of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized2\ is
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_1_0_srl_fifo_f__parameterized2\
     port map (
      D(2 downto 0) => D(2 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(18 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(18 downto 0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\,
      \INFERRED_GEN.cnt_i_reg[3]\ => sig_push_coelsc_reg,
      Q(3 downto 0) => Q(3 downto 0),
      \in\(0) => \in\(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(18 downto 0) => \out\(18 downto 0),
      p_4_out => p_4_out,
      sel => sig_push_to_wsc_reg,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n => \^sig_inhibit_rdy_n\,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_axi_datamover_fifo__parameterized3\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_sm_ld_dre_cmd_ns : out STD_LOGIC;
    sig_sm_pop_cmd_fifo_ns : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    p_9_out_1 : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0\ : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1\ : in STD_LOGIC;
    sig_sm_pop_cmd_fifo_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : in STD_LOGIC;
    \sig_cmdcntl_sm_state_ns119_out__1\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized3\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_1_0_axi_datamover_fifo__parameterized3\;

architecture STRUCTURE of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized3\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal \sig_init_done_i_1__2_n_0\ : STD_LOGIC;
  signal \^sig_init_reg2\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_reg2 <= \^sig_init_reg2\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_1_0_srl_fifo_f__parameterized3\
     port map (
      D(2 downto 0) => D(2 downto 0),
      FIFO_Full_reg => FIFO_Full_reg,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ => \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0\,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1\,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      Q(0) => Q(0),
      \in\(21 downto 0) => \in\(21 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(20 downto 0) => \out\(20 downto 0),
      p_9_out_1 => p_9_out_1,
      \sig_cmdcntl_sm_state_ns119_out__1\ => \sig_cmdcntl_sm_state_ns119_out__1\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_sm_pop_cmd_fifo_reg(2 downto 0) => sig_sm_pop_cmd_fifo_reg(2 downto 0),
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_stream_rst
    );
\sig_init_done_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_init_reg,
      I1 => \^sig_init_reg2\,
      I2 => sig_init_done_reg_0,
      I3 => sig_init_done,
      O => \sig_init_done_i_1__2_n_0\
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_init_done_i_1__2_n_0\,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => \^sig_init_reg2\,
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_axi_datamover_fifo__parameterized4\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    \sig_strb_reg_out_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \storage_data_reg[8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_strb_reg_out_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_eop_sent_reg : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : in STD_LOGIC;
    sig_scatter2drc_eop : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_4_out : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    slice_insert_valid : in STD_LOGIC;
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized4\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_1_0_axi_datamover_fifo__parameterized4\;

architecture STRUCTURE of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized4\ is
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sig_inhibit_rdy_n\ : STD_LOGIC;
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal sig_init_done : STD_LOGIC;
  signal sig_init_done_i_1_n_0 : STD_LOGIC;
  signal sig_init_reg : STD_LOGIC;
  signal sig_init_reg2 : STD_LOGIC;
begin
  SS(0) <= \^ss\(0);
  sig_inhibit_rdy_n <= \^sig_inhibit_rdy_n\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_1_0_srl_fifo_f__parameterized4\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(2 downto 0) => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(2 downto 0),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(8 downto 0) => \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(8 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \INFERRED_GEN.cnt_i_reg[0]\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      Q(0) => Q(0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      p_4_out => p_4_out,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_eop_sent_reg_reg => \^ss\(0),
      sig_inhibit_rdy_n => \^sig_inhibit_rdy_n\,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_scatter2drc_eop => sig_scatter2drc_eop,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      \sig_strb_reg_out_reg[1]\(0) => \sig_strb_reg_out_reg[1]\(0),
      \sig_strb_reg_out_reg[2]\(0) => \sig_strb_reg_out_reg[2]\(0),
      slice_insert_valid => slice_insert_valid,
      \storage_data_reg[8]\(8 downto 0) => \storage_data_reg[8]\(8 downto 0)
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_init_done,
      I1 => \^sig_inhibit_rdy_n\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n\,
      R => \^ss\(0)
    );
sig_init_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => sig_init_reg,
      I1 => sig_init_reg2,
      I2 => sig_init_done,
      I3 => sig_eop_sent_reg,
      I4 => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      O => sig_init_done_i_1_n_0
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_i_1_n_0,
      Q => sig_init_done,
      R => '0'
    );
sig_init_reg2_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_reg,
      Q => sig_init_reg2,
      S => \^ss\(0)
    );
sig_init_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_eop_sent_reg,
      Q => sig_init_reg,
      S => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_axi_datamover_fifo__parameterized5\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_halt_reg_reg : out STD_LOGIC;
    \sig_clr_cmd2addr_valid4_out__0\ : out STD_LOGIC;
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 43 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_calc_error_reg_reg : in STD_LOGIC;
    FIFO_Full_reg_0 : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized5\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_1_0_axi_datamover_fifo__parameterized5\;

architecture STRUCTURE of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized5\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_1_0_srl_fifo_f__parameterized5\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => FIFO_Full_reg_0,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      \in\(41 downto 0) => \in\(41 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(43 downto 0) => \out\(43 downto 0),
      p_22_out => p_22_out,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg,
      \sig_clr_cmd2addr_valid4_out__0\ => \sig_clr_cmd2addr_valid4_out__0\,
      sig_halt_reg_reg => sig_halt_reg_reg,
      sig_stream_rst => sig_stream_rst
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_axi_datamover_fifo__parameterized6\ is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_next_calc_error_reg_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    sig_first_dbeat_reg : out STD_LOGIC;
    \sig_new_len_eq_0__6\ : out STD_LOGIC;
    \sig_dbeat_cntr_reg[6]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_inhibit_rdy_n_reg_0 : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_clr_cmd2data_valid5_out__0\ : out STD_LOGIC;
    sig_next_calc_error_reg_reg_1 : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    sig_dqual_reg_empty_reg : in STD_LOGIC;
    sig_dqual_reg_full : in STD_LOGIC;
    \sig_good_mmap_dbeat12_out__0\ : in STD_LOGIC;
    sig_data2skid_wlast : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    sig_addr_posted_cntr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_first_dbeat_reg_1 : in STD_LOGIC;
    sig_single_dbeat : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_dbeat_cntr_reg[6]_0\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[5]\ : in STD_LOGIC;
    \sig_dbeat_cntr_reg[4]\ : in STD_LOGIC;
    p_11_out : in STD_LOGIC;
    sig_ld_new_cmd_reg : in STD_LOGIC;
    \sig_dbeat_cntr_eq_0__2\ : in STD_LOGIC;
    sig_dqual_reg_empty : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    sig_wsc2mstr_halt_pipe : in STD_LOGIC;
    sig_next_sequential_reg : in STD_LOGIC;
    sig_dqual_reg_empty_reg_1 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_2 : in STD_LOGIC;
    sig_dqual_reg_empty_reg_3 : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    sig_last_mmap_dbeat_reg : in STD_LOGIC;
    sig_next_calc_error_reg_i_7 : in STD_LOGIC;
    sig_next_calc_error_reg_reg_2 : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized6\ : entity is "axi_datamover_fifo";
end \system_axi_vdma_1_0_axi_datamover_fifo__parameterized6\;

architecture STRUCTURE of \system_axi_vdma_1_0_axi_datamover_fifo__parameterized6\ is
  signal sig_inhibit_rdy_n_i_1_n_0 : STD_LOGIC;
  signal \^sig_inhibit_rdy_n_reg_0\ : STD_LOGIC;
  signal \^sig_init_done\ : STD_LOGIC;
begin
  sig_inhibit_rdy_n_reg_0 <= \^sig_inhibit_rdy_n_reg_0\;
  sig_init_done <= \^sig_init_done\;
\USE_SRL_FIFO.I_SYNC_FIFO\: entity work.\system_axi_vdma_1_0_srl_fifo_f__parameterized6\
     port map (
      D(0) => D(0),
      E(0) => E(0),
      FIFO_Full_reg => FIFO_Full_reg,
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_inhibit_rdy_n_reg_0\,
      Q(7 downto 0) => Q(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5 downto 0) => \out\(5 downto 0),
      p_11_out => p_11_out,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_clr_cmd2data_valid5_out__0\ => \sig_clr_cmd2data_valid5_out__0\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_data2skid_wlast => sig_data2skid_wlast,
      \sig_dbeat_cntr_eq_0__2\ => \sig_dbeat_cntr_eq_0__2\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr_reg[4]\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr_reg[5]\,
      \sig_dbeat_cntr_reg[6]\(7 downto 0) => \sig_dbeat_cntr_reg[6]\(7 downto 0),
      \sig_dbeat_cntr_reg[6]_0\ => \sig_dbeat_cntr_reg[6]_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => sig_dqual_reg_empty_reg,
      sig_dqual_reg_empty_reg_0 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_1,
      sig_dqual_reg_empty_reg_2 => sig_dqual_reg_empty_reg_2,
      sig_dqual_reg_empty_reg_3 => sig_dqual_reg_empty_reg_3,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => sig_first_dbeat_reg,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_1,
      \sig_good_mmap_dbeat12_out__0\ => \sig_good_mmap_dbeat12_out__0\,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      \sig_new_len_eq_0__6\ => \sig_new_len_eq_0__6\,
      sig_next_calc_error_reg_i_7 => sig_next_calc_error_reg_i_7,
      sig_next_calc_error_reg_reg => sig_next_calc_error_reg_reg,
      sig_next_calc_error_reg_reg_0 => sig_next_calc_error_reg_reg_0,
      sig_next_calc_error_reg_reg_1 => sig_next_calc_error_reg_reg_1,
      sig_next_calc_error_reg_reg_2(13 downto 0) => sig_next_calc_error_reg_reg_2(13 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_single_dbeat => sig_single_dbeat,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2mstr_halt_pipe => sig_wsc2mstr_halt_pipe
    );
sig_inhibit_rdy_n_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_init_done\,
      I1 => \^sig_inhibit_rdy_n_reg_0\,
      O => sig_inhibit_rdy_n_i_1_n_0
    );
sig_inhibit_rdy_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_inhibit_rdy_n_i_1_n_0,
      Q => \^sig_inhibit_rdy_n_reg_0\,
      R => sig_stream_rst
    );
sig_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_init_done_reg_0,
      Q => \^sig_init_done\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_sync_fifo_fg is
  port (
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 );
    empty : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_xfer_cmd_cmplt_reg0 : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ : out STD_LOGIC;
    sig_last_xfer_valid : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 12 downto 0 );
    rd_en : in STD_LOGIC;
    sig_adjusted_addr_incr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \sig_child_addr_cntr_lsh_reg[11]\ : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_child_qual_error_reg : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_addr_cntr_lsh_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_sync_fifo_fg : entity is "sync_fifo_fg";
end system_axi_vdma_1_0_sync_fifo_fg;

architecture STRUCTURE of system_axi_vdma_1_0_sync_fifo_fg is
  signal \^dout\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[0]_i_6_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[4]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[4]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[4]_i_5_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[8]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[8]_i_3_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh[8]_i_4_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sig_child_addr_cntr_lsh_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sig_xfer_len_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_10\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_33\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_9\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_sig_csm_state[1]_i_2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of sig_xfer_cmd_cmplt_reg_i_1 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[3]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[4]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[5]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \sig_xfer_len_reg[6]_i_1\ : label is "soft_lutpair138";
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "auto";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 13;
  attribute READ_MODE : string;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "fwft";
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 13;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "TRUE";
begin
  dout(12 downto 0) <= \^dout\(12 downto 0);
\FSM_onehot_sig_csm_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => sig_child_qual_first_of_2,
      I1 => \^dout\(12),
      I2 => \^dout\(11),
      O => sig_last_xfer_valid
    );
sig_byte_change_minus1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dout\(2),
      I1 => sig_child_addr_cntr_lsh_reg(2),
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(2)
    );
sig_byte_change_minus1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dout\(1),
      I1 => sig_child_addr_cntr_lsh_reg(1),
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(1)
    );
sig_byte_change_minus1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dout\(0),
      I1 => sig_child_addr_cntr_lsh_reg(0),
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(0)
    );
\sig_byte_cntr[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555515555555"
    )
        port map (
      I0 => p_1_in,
      I1 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\,
      I2 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\,
      I3 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\,
      I4 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\,
      I5 => \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\,
      O => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\
    );
\sig_child_addr_cntr_lsh[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(3),
      I1 => \sig_child_addr_cntr_lsh_reg[11]\,
      O => \sig_child_addr_cntr_lsh[0]_i_3_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(2),
      I1 => \sig_child_addr_cntr_lsh_reg[11]\,
      O => \sig_child_addr_cntr_lsh[0]_i_4_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(1),
      I1 => \sig_child_addr_cntr_lsh_reg[11]\,
      O => \sig_child_addr_cntr_lsh[0]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(0),
      I1 => \sig_child_addr_cntr_lsh_reg[11]\,
      O => \sig_child_addr_cntr_lsh[0]_i_6_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(7),
      I1 => \sig_child_addr_cntr_lsh_reg[11]\,
      O => \sig_child_addr_cntr_lsh[4]_i_2_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(6),
      I1 => \sig_child_addr_cntr_lsh_reg[11]\,
      O => \sig_child_addr_cntr_lsh[4]_i_3_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(5),
      I1 => \sig_child_addr_cntr_lsh_reg[11]\,
      O => \sig_child_addr_cntr_lsh[4]_i_4_n_0\
    );
\sig_child_addr_cntr_lsh[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(4),
      I1 => \sig_child_addr_cntr_lsh_reg[11]\,
      O => \sig_child_addr_cntr_lsh[4]_i_5_n_0\
    );
\sig_child_addr_cntr_lsh[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(10),
      I1 => \sig_child_addr_cntr_lsh_reg[11]\,
      O => \sig_child_addr_cntr_lsh[8]_i_2_n_0\
    );
\sig_child_addr_cntr_lsh[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(9),
      I1 => \sig_child_addr_cntr_lsh_reg[11]\,
      O => \sig_child_addr_cntr_lsh[8]_i_3_n_0\
    );
\sig_child_addr_cntr_lsh[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^dout\(8),
      I1 => \sig_child_addr_cntr_lsh_reg[11]\,
      O => \sig_child_addr_cntr_lsh[8]_i_4_n_0\
    );
\sig_child_addr_cntr_lsh_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0\,
      CO(2) => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_1\,
      CO(1) => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_2\,
      CO(0) => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \sig_child_addr_cntr_lsh[0]_i_3_n_0\,
      DI(2) => \sig_child_addr_cntr_lsh[0]_i_4_n_0\,
      DI(1) => \sig_child_addr_cntr_lsh[0]_i_5_n_0\,
      DI(0) => \sig_child_addr_cntr_lsh[0]_i_6_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => \sig_child_addr_cntr_lsh_reg[3]\(3 downto 0)
    );
\sig_child_addr_cntr_lsh_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_lsh_reg[0]_i_2_n_0\,
      CO(3) => \sig_child_addr_cntr_lsh_reg[4]_i_1_n_0\,
      CO(2) => \sig_child_addr_cntr_lsh_reg[4]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_lsh_reg[4]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_lsh_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sig_child_addr_cntr_lsh[4]_i_2_n_0\,
      DI(2) => \sig_child_addr_cntr_lsh[4]_i_3_n_0\,
      DI(1) => \sig_child_addr_cntr_lsh[4]_i_4_n_0\,
      DI(0) => \sig_child_addr_cntr_lsh[4]_i_5_n_0\,
      O(3 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3 downto 0),
      S(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0)
    );
\sig_child_addr_cntr_lsh_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_child_addr_cntr_lsh_reg[4]_i_1_n_0\,
      CO(3) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(0),
      CO(2) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_1\,
      CO(1) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_2\,
      CO(0) => \sig_child_addr_cntr_lsh_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sig_child_addr_cntr_lsh[8]_i_2_n_0\,
      DI(1) => \sig_child_addr_cntr_lsh[8]_i_3_n_0\,
      DI(0) => \sig_child_addr_cntr_lsh[8]_i_4_n_0\,
      O(3 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0\(3 downto 0),
      S(3 downto 0) => \sig_child_addr_cntr_lsh_reg[11]_0\(3 downto 0)
    );
sig_xfer_cmd_cmplt_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => \^dout\(11),
      I1 => \^dout\(12),
      I2 => sig_child_qual_first_of_2,
      I3 => sig_child_qual_error_reg,
      O => sig_xfer_cmd_cmplt_reg0
    );
sig_xfer_is_seq_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"75"
    )
        port map (
      I0 => \^dout\(11),
      I1 => \^dout\(12),
      I2 => sig_child_qual_first_of_2,
      O => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\
    );
\sig_xfer_len_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sig_xfer_len_reg[7]_i_2_n_0\,
      I1 => sig_adjusted_addr_incr(6),
      O => D(0)
    );
\sig_xfer_len_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => sig_adjusted_addr_incr(6),
      I1 => \sig_xfer_len_reg[7]_i_2_n_0\,
      I2 => sig_adjusted_addr_incr(7),
      O => D(1)
    );
\sig_xfer_len_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => sig_adjusted_addr_incr(7),
      I1 => \sig_xfer_len_reg[7]_i_2_n_0\,
      I2 => sig_adjusted_addr_incr(6),
      I3 => sig_adjusted_addr_incr(8),
      O => D(2)
    );
\sig_xfer_len_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => sig_adjusted_addr_incr(8),
      I1 => sig_adjusted_addr_incr(6),
      I2 => \sig_xfer_len_reg[7]_i_2_n_0\,
      I3 => sig_adjusted_addr_incr(7),
      I4 => sig_adjusted_addr_incr(9),
      O => D(3)
    );
\sig_xfer_len_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => sig_adjusted_addr_incr(9),
      I1 => sig_adjusted_addr_incr(7),
      I2 => \sig_xfer_len_reg[7]_i_2_n_0\,
      I3 => sig_adjusted_addr_incr(6),
      I4 => sig_adjusted_addr_incr(8),
      I5 => sig_adjusted_addr_incr(10),
      O => D(4)
    );
\sig_xfer_len_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_adjusted_addr_incr(4),
      I1 => sig_adjusted_addr_incr(2),
      I2 => sig_adjusted_addr_incr(0),
      I3 => sig_adjusted_addr_incr(1),
      I4 => sig_adjusted_addr_incr(3),
      I5 => sig_adjusted_addr_incr(5),
      O => \sig_xfer_len_reg[7]_i_2_n_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.system_axi_vdma_1_0_xpm_fifo_sync
     port map (
      almost_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\,
      almost_full => \xpm_fifo_instance.xpm_fifo_sync_inst_n_9\,
      data_valid => \xpm_fifo_instance.xpm_fifo_sync_inst_n_33\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\,
      din(12 downto 0) => din(12 downto 0),
      dout(12 downto 0) => \^dout\(12 downto 0),
      empty => empty,
      full => p_1_in,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\,
      rd_data_count(3 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\,
      rst => sig_stream_rst,
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\,
      wr_ack => \xpm_fifo_instance.xpm_fifo_sync_inst_n_10\,
      wr_clk => m_axi_s2mm_aclk,
      wr_data_count(4) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\,
      wr_data_count(3) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\,
      wr_data_count(2) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\,
      wr_data_count(1) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\,
      wr_data_count(0) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\,
      wr_en => sig_clr_dbc_reg,
      wr_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_sync_fifo_fg__parameterized0\ is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 73 downto 0 );
    empty : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    sig_clr_dbc_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre_tvalid_i_reg : out STD_LOGIC;
    sig_clr_dbc_reg_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg_5\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_byte_cntr_reg[10]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_tlast_out_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_set_packer_full__1\ : out STD_LOGIC;
    sig_ibtt2dre_tready : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 73 downto 0 );
    rd_en : in STD_LOGIC;
    \sig_byte_cntr_reg[7]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_byte_cntr_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_dbc_max__4\ : in STD_LOGIC;
    \sig_byte_cntr_reg[7]_1\ : in STD_LOGIC;
    \sig_byte_cntr_reg[7]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_sync_fifo_fg__parameterized0\ : entity is "sync_fifo_fg";
end \system_axi_vdma_1_0_sync_fifo_fg__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_1_0_sync_fifo_fg__parameterized0\ is
  signal \^dout\ : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \^full\ : STD_LOGIC;
  signal lsig_good_push2fifo17_out : STD_LOGIC;
  signal \sig_byte_cntr[10]_i_5_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[10]_i_6_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[10]_i_7_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr[7]_i_6_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[10]_i_3_n_2\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \sig_byte_cntr_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \^sig_clr_dbc_reg_reg_0\ : STD_LOGIC;
  signal \^sig_clr_dbeat_cntr0_out\ : STD_LOGIC;
  signal \sig_data_skid_reg[64]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[64]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[64]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[64]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[65]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[65]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[65]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[65]_i_5_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[65]_i_6_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[66]_i_2_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[66]_i_3_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[66]_i_4_n_0\ : STD_LOGIC;
  signal \sig_data_skid_reg[67]_i_2_n_0\ : STD_LOGIC;
  signal \^sig_dre_tvalid_i_reg\ : STD_LOGIC;
  signal \^sig_ibtt2dre_tready\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_10\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_100\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_11\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_12\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_15\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_16\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_7\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_8\ : STD_LOGIC;
  signal \xpm_fifo_instance.xpm_fifo_sync_inst_n_9\ : STD_LOGIC;
  signal \NLW_sig_byte_cntr_reg[10]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sig_byte_cntr_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][10]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][11]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][12]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][13]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][14]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][15]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][16]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][17]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][18]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][19]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][20]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][21]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][22]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][23]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][24]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][25]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][26]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][27]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][28]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][29]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][30]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][31]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][4]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][5]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][7]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][8]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][9]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][10]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][11]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][12]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][13]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][14]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][15]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][16]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][17]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][18]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][19]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][20]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][21]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][22]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][23]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][24]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][25]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][26]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][27]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][28]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][29]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][30]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][31]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][8]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][9]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][0]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.lsig_packer_full_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[6]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sig_byte_cntr[10]_i_4\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sig_byte_cntr[10]_i_9\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sig_byte_cntr[7]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[64]_i_3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[64]_i_4\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[65]_i_3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sig_data_skid_reg[65]_i_5\ : label is "soft_lutpair83";
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "16'b0001111100011111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1024;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 74;
  attribute READ_MODE : string;
  attribute READ_MODE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "fwft";
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "1F1F";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 74;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is 11;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \xpm_fifo_instance.xpm_fifo_sync_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \xpm_fifo_instance.xpm_fifo_sync_inst_i_1\ : label is "soft_lutpair119";
begin
  dout(73 downto 0) <= \^dout\(73 downto 0);
  full <= \^full\;
  sig_clr_dbc_reg_reg_0 <= \^sig_clr_dbc_reg_reg_0\;
  sig_clr_dbeat_cntr0_out <= \^sig_clr_dbeat_cntr0_out\;
  sig_dre_tvalid_i_reg <= \^sig_dre_tvalid_i_reg\;
  sig_ibtt2dre_tready <= \^sig_ibtt2dre_tready\;
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(0),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(2),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(10)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(3),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(11)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(4),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(12)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(5),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(13)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(6),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(14)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(7),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(15)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(0),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(16)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(1),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(17)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(2),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(18)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(3),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(19)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(1),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(4),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(20)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(5),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(21)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(6),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(22)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(7),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(23)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(0),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(24)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(1),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(25)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(2),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(26)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(3),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(27)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(4),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(28)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(5),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(29)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(2),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(6),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(30)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(7),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(31)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(3),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(4),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(5),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(6),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(7),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(0),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(8)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(1),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(9)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028A028AFFFF028A"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      I5 => \^full\,
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_4\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg[0][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\,
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_3\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(8),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_2\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(8),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_2\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(8),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_2\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"028A0000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(8),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_2\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(0),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(2),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(10)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(3),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(11)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(4),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(12)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(5),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(13)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(6),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(14)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(7),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(15)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(0),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(16)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(1),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(17)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(2),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(18)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(3),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(19)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(1),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(4),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(20)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(5),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(21)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(6),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(22)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(7),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(23)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(0),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(24)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(1),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(25)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(2),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(26)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(3),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(27)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(4),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(28)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(5),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(29)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(2),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(6),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(30)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(7),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(31)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(3),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(3)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(4),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(4)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(5),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(5)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(6),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(6)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(7),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(7)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(0),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(8)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg[1][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(1),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(9)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820A820FFFFA820"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      I5 => \^full\,
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg[1][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\,
      O => D(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(8),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\(0)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(8),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\(1)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(8),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\(2)
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg[1][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8200000"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(8),
      O => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\(3)
    );
\INCLUDE_PACKING.lsig_packer_full_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAC0000"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\,
      I4 => \^sig_dre_tvalid_i_reg\,
      O => \lsig_set_packer_full__1\
    );
\sig_burst_dbeat_cntr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_clr_dbeat_cntr0_out\,
      I1 => \sig_byte_cntr_reg[7]\,
      O => SR(0)
    );
\sig_burst_dbeat_cntr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBA0000"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I4 => \^sig_dre_tvalid_i_reg\,
      O => sig_tlast_out_reg(0)
    );
\sig_byte_cntr[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_ibtt2dre_tready\,
      I1 => \sig_byte_cntr_reg[7]_1\,
      O => \^sig_dre_tvalid_i_reg\
    );
\sig_byte_cntr[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      I1 => \^full\,
      I2 => \sig_byte_cntr_reg[7]_2\,
      O => \^sig_ibtt2dre_tready\
    );
\sig_byte_cntr[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(7),
      I1 => \^sig_clr_dbc_reg_reg_0\,
      O => \sig_byte_cntr[10]_i_5_n_0\
    );
\sig_byte_cntr[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(6),
      I1 => \^sig_clr_dbc_reg_reg_0\,
      O => \sig_byte_cntr[10]_i_6_n_0\
    );
\sig_byte_cntr[10]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(5),
      I1 => \^sig_clr_dbc_reg_reg_0\,
      O => \sig_byte_cntr[10]_i_7_n_0\
    );
\sig_byte_cntr[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => wr_en,
      O => \^sig_clr_dbc_reg_reg_0\
    );
\sig_byte_cntr[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^sig_clr_dbc_reg_reg_0\,
      O => S(0)
    );
\sig_byte_cntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \^sig_dre_tvalid_i_reg\,
      I1 => wr_en,
      I2 => \sig_byte_cntr_reg[7]\,
      O => sig_clr_dbc_reg_reg(0)
    );
\sig_byte_cntr[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(4),
      I1 => \^sig_clr_dbc_reg_reg_0\,
      O => \sig_byte_cntr[7]_i_3_n_0\
    );
\sig_byte_cntr[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => \^sig_clr_dbc_reg_reg_0\,
      O => \sig_byte_cntr[7]_i_4_n_0\
    );
\sig_byte_cntr[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => \^sig_clr_dbc_reg_reg_0\,
      O => \sig_byte_cntr[7]_i_5_n_0\
    );
\sig_byte_cntr[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => \^sig_clr_dbc_reg_reg_0\,
      O => \sig_byte_cntr[7]_i_6_n_0\
    );
\sig_byte_cntr_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_byte_cntr_reg[7]_i_2_n_0\,
      CO(3 downto 2) => \NLW_sig_byte_cntr_reg[10]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sig_byte_cntr_reg[10]_i_3_n_2\,
      CO(0) => \sig_byte_cntr_reg[10]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sig_byte_cntr_reg[10]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \sig_byte_cntr_reg[10]\(6 downto 4),
      S(3) => '0',
      S(2) => \sig_byte_cntr[10]_i_5_n_0\,
      S(1) => \sig_byte_cntr[10]_i_6_n_0\,
      S(0) => \sig_byte_cntr[10]_i_7_n_0\
    );
\sig_byte_cntr_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_byte_cntr_reg[7]_0\(0),
      CO(3) => \sig_byte_cntr_reg[7]_i_2_n_0\,
      CO(2) => \sig_byte_cntr_reg[7]_i_2_n_1\,
      CO(1) => \sig_byte_cntr_reg[7]_i_2_n_2\,
      CO(0) => \sig_byte_cntr_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \sig_byte_cntr_reg[10]\(3 downto 0),
      S(3) => \sig_byte_cntr[7]_i_3_n_0\,
      S(2) => \sig_byte_cntr[7]_i_4_n_0\,
      S(1) => \sig_byte_cntr[7]_i_5_n_0\,
      S(0) => \sig_byte_cntr[7]_i_6_n_0\
    );
sig_clr_dbc_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88A000000000"
    )
        port map (
      I0 => \sig_dbc_max__4\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      I2 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      I3 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      I4 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\,
      I5 => \^sig_dre_tvalid_i_reg\,
      O => \^sig_clr_dbeat_cntr0_out\
    );
\sig_data_skid_reg[64]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \sig_data_skid_reg[64]_i_2_n_0\,
      I1 => \sig_data_skid_reg[64]_i_3_n_0\,
      I2 => \^dout\(66),
      I3 => \^dout\(64),
      I4 => \^dout\(65),
      O => \gen_wr_a.gen_word_narrow.mem_reg_1\(0)
    );
\sig_data_skid_reg[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D450D45884008408"
    )
        port map (
      I0 => \^dout\(64),
      I1 => \sig_data_skid_reg[64]_i_4_n_0\,
      I2 => \^dout\(65),
      I3 => \^dout\(66),
      I4 => \^dout\(67),
      I5 => \sig_data_skid_reg[64]_i_5_n_0\,
      O => \sig_data_skid_reg[64]_i_2_n_0\
    );
\sig_data_skid_reg[64]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90410196"
    )
        port map (
      I0 => \^dout\(67),
      I1 => \^dout\(68),
      I2 => \^dout\(69),
      I3 => \^dout\(71),
      I4 => \^dout\(70),
      O => \sig_data_skid_reg[64]_i_3_n_0\
    );
\sig_data_skid_reg[64]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"21000001"
    )
        port map (
      I0 => \^dout\(70),
      I1 => \^dout\(71),
      I2 => \^dout\(69),
      I3 => \^dout\(68),
      I4 => \^dout\(67),
      O => \sig_data_skid_reg[64]_i_4_n_0\
    );
\sig_data_skid_reg[64]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008000000000009"
    )
        port map (
      I0 => \^dout\(67),
      I1 => \^dout\(66),
      I2 => \^dout\(70),
      I3 => \^dout\(71),
      I4 => \^dout\(68),
      I5 => \^dout\(69),
      O => \sig_data_skid_reg[64]_i_5_n_0\
    );
\sig_data_skid_reg[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABB8A88"
    )
        port map (
      I0 => \sig_data_skid_reg[65]_i_2_n_0\,
      I1 => \^dout\(64),
      I2 => \^dout\(67),
      I3 => \^dout\(66),
      I4 => \sig_data_skid_reg[65]_i_3_n_0\,
      I5 => \sig_data_skid_reg[65]_i_4_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_1\(1)
    );
\sig_data_skid_reg[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000004400000000"
    )
        port map (
      I0 => \^dout\(71),
      I1 => \^dout\(65),
      I2 => \^dout\(66),
      I3 => \^dout\(67),
      I4 => \^dout\(68),
      I5 => \sig_data_skid_reg[65]_i_5_n_0\,
      O => \sig_data_skid_reg[65]_i_2_n_0\
    );
\sig_data_skid_reg[65]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000004"
    )
        port map (
      I0 => \^dout\(71),
      I1 => \^dout\(66),
      I2 => \^dout\(70),
      I3 => \^dout\(69),
      I4 => \^dout\(68),
      O => \sig_data_skid_reg[65]_i_3_n_0\
    );
\sig_data_skid_reg[65]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => \^dout\(66),
      I1 => \^dout\(69),
      I2 => \^dout\(70),
      I3 => \^dout\(68),
      I4 => \^dout\(65),
      I5 => \sig_data_skid_reg[65]_i_6_n_0\,
      O => \sig_data_skid_reg[65]_i_4_n_0\
    );
\sig_data_skid_reg[65]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"89"
    )
        port map (
      I0 => \^dout\(68),
      I1 => \^dout\(69),
      I2 => \^dout\(70),
      O => \sig_data_skid_reg[65]_i_5_n_0\
    );
\sig_data_skid_reg[65]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F000C7C0C00"
    )
        port map (
      I0 => \^dout\(66),
      I1 => \^dout\(69),
      I2 => \^dout\(67),
      I3 => \^dout\(70),
      I4 => \^dout\(68),
      I5 => \^dout\(71),
      O => \sig_data_skid_reg[65]_i_6_n_0\
    );
\sig_data_skid_reg[66]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEAEAE"
    )
        port map (
      I0 => \sig_data_skid_reg[66]_i_2_n_0\,
      I1 => \sig_data_skid_reg[66]_i_3_n_0\,
      I2 => \^dout\(69),
      I3 => \sig_data_skid_reg[66]_i_4_n_0\,
      I4 => \^dout\(68),
      O => \gen_wr_a.gen_word_narrow.mem_reg_1\(2)
    );
\sig_data_skid_reg[66]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^dout\(65),
      I1 => \^dout\(66),
      I2 => \^dout\(71),
      I3 => \^dout\(70),
      I4 => \^dout\(68),
      I5 => \^dout\(67),
      O => \sig_data_skid_reg[66]_i_2_n_0\
    );
\sig_data_skid_reg[66]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \^dout\(64),
      I1 => \^dout\(65),
      I2 => \^dout\(71),
      I3 => \^dout\(70),
      I4 => \^dout\(67),
      I5 => \^dout\(66),
      O => \sig_data_skid_reg[66]_i_3_n_0\
    );
\sig_data_skid_reg[66]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B0B000A00000008"
    )
        port map (
      I0 => \^dout\(70),
      I1 => \^dout\(71),
      I2 => \^dout\(64),
      I3 => \^dout\(65),
      I4 => \^dout\(66),
      I5 => \^dout\(67),
      O => \sig_data_skid_reg[66]_i_4_n_0\
    );
\sig_data_skid_reg[67]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^dout\(69),
      I1 => \^dout\(68),
      I2 => \^dout\(70),
      I3 => \^dout\(71),
      I4 => \sig_data_skid_reg[67]_i_2_n_0\,
      O => \gen_wr_a.gen_word_narrow.mem_reg_1\(3)
    );
\sig_data_skid_reg[67]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^dout\(66),
      I1 => \^dout\(67),
      I2 => \^dout\(64),
      I3 => \^dout\(65),
      O => \sig_data_skid_reg[67]_i_2_n_0\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst\: entity work.\system_axi_vdma_1_0_xpm_fifo_sync__parameterized1\
     port map (
      almost_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_almost_empty_UNCONNECTED\,
      almost_full => \xpm_fifo_instance.xpm_fifo_sync_inst_n_15\,
      data_valid => \xpm_fifo_instance.xpm_fifo_sync_inst_n_100\,
      dbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_dbiterr_UNCONNECTED\,
      din(73 downto 0) => din(73 downto 0),
      dout(73 downto 0) => \^dout\(73 downto 0),
      empty => empty,
      full => \^full\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_overflow_UNCONNECTED\,
      prog_empty => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_empty_UNCONNECTED\,
      prog_full => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_prog_full_UNCONNECTED\,
      rd_data_count(3 downto 0) => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_data_count_UNCONNECTED\(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED\,
      rst => sig_stream_rst,
      sbiterr => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_sbiterr_UNCONNECTED\,
      sleep => '0',
      underflow => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_underflow_UNCONNECTED\,
      wr_ack => \xpm_fifo_instance.xpm_fifo_sync_inst_n_16\,
      wr_clk => m_axi_s2mm_aclk,
      wr_data_count(10) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_2\,
      wr_data_count(9) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_3\,
      wr_data_count(8) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_4\,
      wr_data_count(7) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_5\,
      wr_data_count(6) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_6\,
      wr_data_count(5) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_7\,
      wr_data_count(4) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_8\,
      wr_data_count(3) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_9\,
      wr_data_count(2) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_10\,
      wr_data_count(1) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_11\,
      wr_data_count(0) => \xpm_fifo_instance.xpm_fifo_sync_inst_n_12\,
      wr_en => lsig_good_push2fifo17_out,
      wr_rst_busy => \NLW_xpm_fifo_instance.xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED\
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      I1 => \^full\,
      O => lsig_good_push2fifo17_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_fifo_generator_v13_2_3_builtin is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    fifo_full_i : out STD_LOGIC;
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_s2mm_aclk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : out STD_LOGIC;
    m_axi_s2mm_aclk_1 : out STD_LOGIC;
    m_axi_s2mm_aclk_2 : out STD_LOGIC_VECTOR ( 26 downto 0 );
    s_axis_s2mm_aclk : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]_0\ : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : in STD_LOGIC;
    minusOp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[25]\ : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    p_88_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_last_skid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_fifo_generator_v13_2_3_builtin : entity is "fifo_generator_v13_2_3_builtin";
end system_axi_vdma_1_0_fifo_generator_v13_2_3_builtin;

architecture STRUCTURE of system_axi_vdma_1_0_fifo_generator_v13_2_3_builtin is
  signal wr_rst_i : STD_LOGIC;
begin
\g7ser_birst.rstbt\: entity work.system_axi_vdma_1_0_reset_builtin
     port map (
      RST => wr_rst_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      sig_reset_reg => sig_reset_reg
    );
\v7_bi_fifo.fblk\: entity work.system_axi_vdma_1_0_builtin_top_v6
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIN(3 downto 0) => DIN(3 downto 0),
      DOUT(8 downto 0) => DOUT(8 downto 0),
      E(0) => E(0),
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(11 downto 0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(11 downto 0),
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\,
      Q(0) => Q(0),
      RST => wr_rst_i,
      WR_EN => WR_EN,
      fifo_full_i => fifo_full_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_aclk_0(0) => m_axi_s2mm_aclk_0(0),
      m_axi_s2mm_aclk_1 => m_axi_s2mm_aclk_1,
      m_axi_s2mm_aclk_2(26 downto 0) => m_axi_s2mm_aclk_2(26 downto 0),
      minusOp(11 downto 0) => minusOp(11 downto 0),
      p_88_out(31 downto 0) => p_88_out(31 downto 0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      \sig_data_skid_reg_reg[25]\ => \sig_data_skid_reg_reg[25]\,
      sig_last_skid_reg_reg(0) => sig_last_skid_reg_reg(0),
      \sig_mssa_index_reg_out_reg[0]\ => \sig_mssa_index_reg_out_reg[0]\,
      \sig_mssa_index_reg_out_reg[1]\ => \sig_mssa_index_reg_out_reg[1]\,
      \sig_mssa_index_reg_out_reg[1]_0\ => \sig_mssa_index_reg_out_reg[1]_0\,
      \vsize_vid_reg[12]\(11 downto 0) => \vsize_vid_reg[12]\(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_addr_cntl is
  port (
    \out\ : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_addr_reg_empty : out STD_LOGIC;
    sig_addr2wsc_calc_error : out STD_LOGIC;
    sig_xfer_calc_err_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    \sig_clr_cmd2addr_valid4_out__0\ : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_0_in_1 : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_calc_error_reg_reg_0 : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    sig_addr_reg_empty_reg_0 : in STD_LOGIC;
    p_22_out : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 41 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_datamover_addr_cntl : entity is "axi_datamover_addr_cntl";
end system_axi_vdma_1_0_axi_datamover_addr_cntl;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_addr_cntl is
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 47 downto 4 );
  signal \^sig_addr2wsc_calc_error\ : STD_LOGIC;
  signal \^sig_addr_reg_empty\ : STD_LOGIC;
  signal sig_addr_reg_full : STD_LOGIC;
  signal \sig_next_addr_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal sig_posted_to_axi : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_posted_to_axi : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_posted_to_axi : signal is "no";
  signal sig_posted_to_axi_2 : STD_LOGIC;
  attribute RTL_KEEP of sig_posted_to_axi_2 : signal is "true";
  attribute equivalent_register_removal of sig_posted_to_axi_2 : signal is "no";
  signal \^sig_xfer_calc_err_reg_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute KEEP : string;
  attribute KEEP of sig_posted_to_axi_2_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_2_reg : label is "no";
  attribute KEEP of sig_posted_to_axi_reg : label is "yes";
  attribute equivalent_register_removal of sig_posted_to_axi_reg : label is "no";
begin
  \out\ <= sig_posted_to_axi;
  sig_addr2wsc_calc_error <= \^sig_addr2wsc_calc_error\;
  sig_addr_reg_empty <= \^sig_addr_reg_empty\;
  sig_xfer_calc_err_reg_reg(0) <= \^sig_xfer_calc_err_reg_reg\(0);
\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO\: entity work.\system_axi_vdma_1_0_axi_datamover_fifo__parameterized5\
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      FIFO_Full_reg_0 => \^sig_addr_reg_empty\,
      \in\(41 downto 0) => \in\(41 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(43) => \^sig_xfer_calc_err_reg_reg\(0),
      \out\(42) => p_1_out(47),
      \out\(41 downto 0) => p_1_out(45 downto 4),
      p_22_out => p_22_out,
      sig_calc_error_reg_reg => sig_calc_error_reg_reg_0,
      \sig_clr_cmd2addr_valid4_out__0\ => \sig_clr_cmd2addr_valid4_out__0\,
      sig_halt_reg_reg => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_stream_rst => sig_stream_rst
    );
sig_addr_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => '0',
      Q => \^sig_addr_reg_empty\,
      S => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_addr_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      Q => sig_addr_reg_full,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_addr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_0_in_1,
      Q => m_axi_s2mm_awvalid,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => \^sig_xfer_calc_err_reg_reg\(0),
      Q => \^sig_addr2wsc_calc_error\,
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => m_axi_s2mm_awready,
      I1 => \^sig_addr2wsc_calc_error\,
      I2 => sig_addr_reg_full,
      I3 => sig_addr_reg_empty_reg_0,
      O => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(4),
      Q => m_axi_s2mm_awaddr(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(14),
      Q => m_axi_s2mm_awaddr(10),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(15),
      Q => m_axi_s2mm_awaddr(11),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(16),
      Q => m_axi_s2mm_awaddr(12),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(17),
      Q => m_axi_s2mm_awaddr(13),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(18),
      Q => m_axi_s2mm_awaddr(14),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(19),
      Q => m_axi_s2mm_awaddr(15),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(20),
      Q => m_axi_s2mm_awaddr(16),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(21),
      Q => m_axi_s2mm_awaddr(17),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(22),
      Q => m_axi_s2mm_awaddr(18),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(23),
      Q => m_axi_s2mm_awaddr(19),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(5),
      Q => m_axi_s2mm_awaddr(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(24),
      Q => m_axi_s2mm_awaddr(20),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(25),
      Q => m_axi_s2mm_awaddr(21),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(26),
      Q => m_axi_s2mm_awaddr(22),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(27),
      Q => m_axi_s2mm_awaddr(23),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(28),
      Q => m_axi_s2mm_awaddr(24),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(29),
      Q => m_axi_s2mm_awaddr(25),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(30),
      Q => m_axi_s2mm_awaddr(26),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(31),
      Q => m_axi_s2mm_awaddr(27),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(32),
      Q => m_axi_s2mm_awaddr(28),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(33),
      Q => m_axi_s2mm_awaddr(29),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(6),
      Q => m_axi_s2mm_awaddr(2),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(34),
      Q => m_axi_s2mm_awaddr(30),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(35),
      Q => m_axi_s2mm_awaddr(31),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(7),
      Q => m_axi_s2mm_awaddr(3),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(8),
      Q => m_axi_s2mm_awaddr(4),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(9),
      Q => m_axi_s2mm_awaddr(5),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(10),
      Q => m_axi_s2mm_awaddr(6),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(11),
      Q => m_axi_s2mm_awaddr(7),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(12),
      Q => m_axi_s2mm_awaddr(8),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_addr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(13),
      Q => m_axi_s2mm_awaddr(9),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_burst_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(47),
      Q => m_axi_s2mm_awburst(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(36),
      Q => m_axi_s2mm_awlen(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(37),
      Q => m_axi_s2mm_awlen(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(38),
      Q => m_axi_s2mm_awlen(2),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(39),
      Q => m_axi_s2mm_awlen(3),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(40),
      Q => m_axi_s2mm_awlen(4),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(41),
      Q => m_axi_s2mm_awlen(5),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(42),
      Q => m_axi_s2mm_awlen(6),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_len_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(43),
      Q => m_axi_s2mm_awlen(7),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_size_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(44),
      Q => m_axi_s2mm_awsize(0),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
\sig_next_size_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      D => p_1_out(45),
      Q => m_axi_s2mm_awsize(1),
      R => \sig_next_addr_reg[31]_i_1_n_0\
    );
sig_posted_to_axi_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      Q => sig_posted_to_axi_2,
      R => sig_stream_rst
    );
sig_posted_to_axi_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_2\,
      Q => sig_posted_to_axi,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_cmd_status is
  port (
    sig_init_done : out STD_LOGIC;
    sig_init_done_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_12_out : out STD_LOGIC;
    sig_inhibit_rdy_n_reg : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : out STD_LOGIC;
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wsc2mstr_halt_pipe : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 49 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done_reg_0 : in STD_LOGIC;
    s2mm_halt : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_err : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wsc2stat_status_valid : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[1]\ : in STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[1]_0\ : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    sig_wdc_status_going_full : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    \sig_input_addr_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_datamover_cmd_status : entity is "axi_datamover_cmd_status";
end system_axi_vdma_1_0_axi_datamover_cmd_status;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_cmd_status is
begin
\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO\: entity work.\system_axi_vdma_1_0_axi_datamover_fifo__parameterized0\
     port map (
      CO(0) => CO(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(14 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(14 downto 0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\,
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(0),
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      Q(0) => Q(0),
      S(0) => S(0),
      dma_err => dma_err,
      \hsize_vid_reg[15]\(0) => \hsize_vid_reg[15]\(0),
      \in\(19 downto 0) => \in\(19 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_12_out => p_12_out,
      p_61_out => p_61_out,
      p_79_out => p_79_out,
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n_reg,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_reg_0 => sig_init_done_reg_0,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2mstr_halt_pipe => sig_wsc2mstr_halt_pipe,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_CMD_FIFO: entity work.system_axi_vdma_1_0_axi_datamover_fifo
     port map (
      E(0) => E(0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \INFERRED_GEN.cnt_i_reg[1]\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \INFERRED_GEN.cnt_i_reg[1]_0\,
      Q(0) => \INFERRED_GEN.cnt_i_reg[2]_2\(0),
      cmnd_wr => cmnd_wr,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 0) => \out\(49 downto 0),
      p_59_out => p_59_out,
      s2mm_halt => s2mm_halt,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      \sig_input_addr_reg_reg[31]\(48 downto 0) => \sig_input_addr_reg_reg[31]\(48 downto 0),
      sig_stream_rst => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_s2mm_scatter is
  port (
    sig_s_ready_out_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    sig_s_ready_dup3_reg : out STD_LOGIC;
    sig_s_ready_dup4_reg : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    sig_eop_sent : out STD_LOGIC;
    sig_sm_ld_dre_cmd_reg : out STD_LOGIC;
    \GEN_INDET_BTT.lsig_absorb2tlast_reg_0\ : out STD_LOGIC;
    ld_btt_cntr_reg1 : out STD_LOGIC;
    ld_btt_cntr_reg2_reg_0 : out STD_LOGIC;
    ld_btt_cntr_reg3 : out STD_LOGIC;
    sig_cmd_full_reg_0 : out STD_LOGIC;
    p_9_out_0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_skid_reg_reg[1]\ : out STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_eop_halt_xfer : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    lsig_strm_eop_asserted6_out : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ : out STD_LOGIC;
    sig_tlast_sent08_out : out STD_LOGIC;
    \sig_strb_reg_out_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ld_btt_cntr_reg3_reg_0 : out STD_LOGIC;
    sig_tstrb_fifo_rdy : out STD_LOGIC;
    lsig_clr_absorb2tlast : out STD_LOGIC;
    \sig_strb_reg_out_reg[1]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_reg_out_reg[3]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_strb_reg_out_reg[2]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    p_8_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    sig_last_skid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_skid_mux_out : in STD_LOGIC;
    sig_curr_eof_reg_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    ld_btt_cntr_reg1_reg_0 : in STD_LOGIC;
    ld_btt_cntr_reg2_reg_1 : in STD_LOGIC;
    ld_btt_cntr_reg3_reg_1 : in STD_LOGIC;
    sig_cmd_full_reg_1 : in STD_LOGIC;
    sig_cmd_empty_reg_0 : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 8 downto 0 );
    p_4_out : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ : in STD_LOGIC;
    lsig_cmd_fetch_pause : in STD_LOGIC;
    sig_sm_pop_cmd_fifo : in STD_LOGIC;
    sig_need_cmd_flush : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_s_ready_dup4_reg_0 : in STD_LOGIC;
    \sig_btt_cntr_dup_reg[0]_0\ : in STD_LOGIC;
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\ : in STD_LOGIC;
    \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[26]\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \sig_mssa_index_reg_out_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_datamover_s2mm_scatter : entity is "axi_datamover_s2mm_scatter";
end system_axi_vdma_1_0_axi_datamover_s2mm_scatter;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_s2mm_scatter is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gen_indet_btt.lsig_absorb2tlast_reg_0\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal I_MSSAI_SKID_BUF_n_10 : STD_LOGIC;
  signal I_MSSAI_SKID_BUF_n_22 : STD_LOGIC;
  signal I_MSSAI_SKID_BUF_n_9 : STD_LOGIC;
  signal \I_SCATTER_STROBE_GEN/sig_start_offset_un\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal I_TSTRB_FIFO_n_0 : STD_LOGIC;
  signal I_TSTRB_FIFO_n_1 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SLICE_INSERTION_n_1 : STD_LOGIC;
  signal SLICE_INSERTION_n_10 : STD_LOGIC;
  signal SLICE_INSERTION_n_11 : STD_LOGIC;
  signal SLICE_INSERTION_n_2 : STD_LOGIC;
  signal SLICE_INSERTION_n_3 : STD_LOGIC;
  signal SLICE_INSERTION_n_4 : STD_LOGIC;
  signal SLICE_INSERTION_n_5 : STD_LOGIC;
  signal SLICE_INSERTION_n_6 : STD_LOGIC;
  signal SLICE_INSERTION_n_7 : STD_LOGIC;
  signal SLICE_INSERTION_n_8 : STD_LOGIC;
  signal SLICE_INSERTION_n_9 : STD_LOGIC;
  signal \^ld_btt_cntr_reg1\ : STD_LOGIC;
  signal \^ld_btt_cntr_reg2_reg_0\ : STD_LOGIC;
  signal \^ld_btt_cntr_reg3\ : STD_LOGIC;
  signal \^ld_btt_cntr_reg3_reg_0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal \^p_8_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sig_btt_cntr03_out : STD_LOGIC;
  signal sig_btt_cntr_dup : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of sig_btt_cntr_dup : signal is "true";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of sig_btt_cntr_dup : signal is "no";
  signal sig_btt_cntr_prv0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \sig_btt_cntr_prv0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__0_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__1_n_3\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_n_1\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_n_2\ : STD_LOGIC;
  signal \sig_btt_cntr_prv0_carry__2_n_3\ : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_1_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_2_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_3_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_i_4_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_0 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_1 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_2 : STD_LOGIC;
  signal sig_btt_cntr_prv0_carry_n_3 : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[15]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \sig_btt_cntr_reg_n_0_[9]\ : STD_LOGIC;
  signal sig_btt_eq_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_2_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_3_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_4_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_5_n_0 : STD_LOGIC;
  signal sig_btt_eq_0_i_6_n_0 : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_1\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_2\ : STD_LOGIC;
  signal \sig_btt_lteq_max_first_incr0_carry__0_n_3\ : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_0 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_1 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_2 : STD_LOGIC;
  signal sig_btt_lteq_max_first_incr0_carry_n_3 : STD_LOGIC;
  signal \^sig_cmd_full_reg_0\ : STD_LOGIC;
  signal sig_curr_eof_reg : STD_LOGIC;
  signal \sig_curr_strt_offset[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_curr_strt_offset[1]_i_1_n_0\ : STD_LOGIC;
  signal \^sig_eop_halt_xfer\ : STD_LOGIC;
  signal sig_eop_halt_xfer_i_1_n_0 : STD_LOGIC;
  signal \^sig_eop_sent\ : STD_LOGIC;
  signal sig_eop_sent_reg : STD_LOGIC;
  signal sig_fifo_mssai : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \sig_fifo_mssai[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_fifo_mssai[1]_i_1_n_0\ : STD_LOGIC;
  signal sig_inhibit_rdy_n : STD_LOGIC;
  signal \^sig_m_valid_out_reg\ : STD_LOGIC;
  signal \sig_max_first_increment[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_max_first_increment[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_max_first_increment[2]_i_1_n_0\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[0]\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[1]\ : STD_LOGIC;
  signal \sig_max_first_increment_reg_n_0_[2]\ : STD_LOGIC;
  signal \sig_next_strt_offset[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_next_strt_offset[1]_i_1_n_0\ : STD_LOGIC;
  signal sig_scatter2drc_eop : STD_LOGIC;
  signal \^sig_sm_ld_dre_cmd_reg\ : STD_LOGIC;
  signal sig_strm_tstrb : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sig_tstrb_fifo_data_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal slice_insert_data : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal slice_insert_valid : STD_LOGIC;
  signal \NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_btt_cntr[0]_i_1\ : label is "soft_lutpair171";
  attribute KEEP : string;
  attribute KEEP of \sig_btt_cntr_dup_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[0]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[10]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[11]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[12]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[13]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[14]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[15]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[1]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[2]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[3]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[4]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[5]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[6]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[7]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[8]\ : label is "no";
  attribute KEEP of \sig_btt_cntr_dup_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \sig_btt_cntr_dup_reg[9]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[14]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[15]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \sig_btt_cntr_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of \sig_next_strt_offset[0]_i_1\ : label is "soft_lutpair171";
begin
  CO(0) <= \^co\(0);
  \GEN_INDET_BTT.lsig_absorb2tlast_reg_0\ <= \^gen_indet_btt.lsig_absorb2tlast_reg_0\;
  \INFERRED_GEN.cnt_i_reg[4]_0\(8 downto 0) <= \^inferred_gen.cnt_i_reg[4]_0\(8 downto 0);
  Q(0) <= \^q\(0);
  ld_btt_cntr_reg1 <= \^ld_btt_cntr_reg1\;
  ld_btt_cntr_reg2_reg_0 <= \^ld_btt_cntr_reg2_reg_0\;
  ld_btt_cntr_reg3 <= \^ld_btt_cntr_reg3\;
  ld_btt_cntr_reg3_reg_0 <= \^ld_btt_cntr_reg3_reg_0\;
  \out\ <= \^out\;
  p_8_out(1 downto 0) <= \^p_8_out\(1 downto 0);
  sig_cmd_full_reg_0 <= \^sig_cmd_full_reg_0\;
  sig_eop_halt_xfer <= \^sig_eop_halt_xfer\;
  sig_eop_sent <= \^sig_eop_sent\;
  sig_m_valid_out_reg <= \^sig_m_valid_out_reg\;
  sig_sm_ld_dre_cmd_reg <= \^sig_sm_ld_dre_cmd_reg\;
\GEN_INDET_BTT.lsig_absorb2tlast_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_MSSAI_SKID_BUF_n_22,
      Q => \^gen_indet_btt.lsig_absorb2tlast_reg_0\,
      R => '0'
    );
I_MSSAI_SKID_BUF: entity work.system_axi_vdma_1_0_axi_datamover_mssai_skid_buf
     port map (
      DOUT(8 downto 0) => DOUT(8 downto 0),
      E(0) => E(0),
      \GEN_INDET_BTT.lsig_absorb2tlast_reg\ => \^gen_indet_btt.lsig_absorb2tlast_reg_0\,
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\ => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\ => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\,
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\ => \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\ => \^sig_eop_halt_xfer\,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(8 downto 0) => sig_tstrb_fifo_data_out(8 downto 0),
      \INFERRED_GEN.cnt_i_reg[4]\ => \INFERRED_GEN.cnt_i_reg[4]\,
      \INFERRED_GEN.cnt_i_reg[4]_0\ => \^inferred_gen.cnt_i_reg[4]_0\(8),
      Q(0) => \^q\(0),
      SR(0) => I_MSSAI_SKID_BUF_n_10,
      lsig_clr_absorb2tlast => lsig_clr_absorb2tlast,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \^out\,
      p_4_out => p_4_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => I_MSSAI_SKID_BUF_n_22,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0) => SR(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(0) => sig_cmd_stat_rst_user_reg_n_cdc_from_reg(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2(0) => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0),
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_3(0) => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(0),
      \sig_data_reg_out_reg[31]_0\(23 downto 16) => \^inferred_gen.cnt_i_reg[4]_0\(7 downto 0),
      \sig_data_reg_out_reg[31]_0\(15 downto 8) => \sig_strb_reg_out_reg[2]\(7 downto 0),
      \sig_data_reg_out_reg[31]_0\(7 downto 0) => \sig_strb_reg_out_reg[1]_0\(7 downto 0),
      \sig_data_skid_reg_reg[26]_0\(26 downto 0) => \sig_data_skid_reg_reg[26]\(26 downto 0),
      sig_eop_sent => \^sig_eop_sent\,
      sig_init_reg => sig_init_reg,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_last_skid_reg_reg_0(0) => sig_last_skid_reg_reg(0),
      sig_m_valid_out_reg_0 => I_MSSAI_SKID_BUF_n_9,
      sig_m_valid_out_reg_1 => \^sig_m_valid_out_reg\,
      \sig_mssa_index_reg_out_reg[0]_0\ => lsig_strm_eop_asserted6_out,
      \sig_mssa_index_reg_out_reg[1]_0\(1 downto 0) => \sig_mssa_index_reg_out_reg[1]\(1 downto 0),
      sig_s_ready_dup3_reg_0 => sig_s_ready_dup3_reg,
      sig_s_ready_dup4_reg_0 => sig_s_ready_dup4_reg,
      sig_s_ready_dup4_reg_1 => sig_s_ready_dup4_reg_0,
      sig_s_ready_out_reg_0 => sig_s_ready_out_reg,
      sig_scatter2drc_eop => sig_scatter2drc_eop,
      \sig_strb_reg_out_reg[0]_0\(0) => \sig_strb_reg_out_reg[0]\(0),
      \sig_strb_reg_out_reg[1]_0\(0) => \sig_strb_reg_out_reg[1]\(0),
      \sig_strb_reg_out_reg[3]_0\(2 downto 0) => sig_strm_tstrb(3 downto 1),
      \sig_strb_reg_out_reg[3]_1\(0) => \sig_strb_reg_out_reg[3]\(0),
      \sig_strb_reg_out_reg[3]_2\(8 downto 0) => \sig_strb_reg_out_reg[3]_0\(8 downto 0),
      \sig_strb_skid_reg_reg[1]_0\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]_0\ => \sig_strb_skid_reg_reg[2]\,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_sent08_out => sig_tlast_sent08_out
    );
I_TSTRB_FIFO: entity work.\system_axi_vdma_1_0_axi_datamover_fifo__parameterized4\
     port map (
      FIFO_Full_reg => I_TSTRB_FIFO_n_0,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\,
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]\(0) => \^inferred_gen.cnt_i_reg[4]_0\(8),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\(2 downto 0) => sig_strm_tstrb(3 downto 1),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]\(8 downto 0) => slice_insert_data(8 downto 0),
      \INFERRED_GEN.cnt_i_reg[0]\ => \^sig_eop_halt_xfer\,
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_m_valid_out_reg\,
      \INFERRED_GEN.cnt_i_reg[2]\ => I_MSSAI_SKID_BUF_n_9,
      Q(0) => \^q\(0),
      SS(0) => I_TSTRB_FIFO_n_1,
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \^out\,
      p_4_out => p_4_out,
      sig_eop_sent_reg => sig_eop_sent_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_scatter2drc_eop => sig_scatter2drc_eop,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      \sig_strb_reg_out_reg[1]\(0) => \sig_strb_reg_out_reg[1]_0\(8),
      \sig_strb_reg_out_reg[2]\(0) => \sig_strb_reg_out_reg[2]\(8),
      sig_stream_rst => sig_stream_rst,
      slice_insert_valid => slice_insert_valid,
      \storage_data_reg[8]\(8 downto 0) => sig_tstrb_fifo_data_out(8 downto 0)
    );
SLICE_INSERTION: entity work.system_axi_vdma_1_0_axi_datamover_slice
     port map (
      D(0) => \^co\(0),
      DI(1) => SLICE_INSERTION_n_5,
      DI(0) => SLICE_INSERTION_n_6,
      E(0) => sig_btt_cntr03_out,
      Q(15) => \sig_btt_cntr_reg_n_0_[15]\,
      Q(14) => \sig_btt_cntr_reg_n_0_[14]\,
      Q(13) => \sig_btt_cntr_reg_n_0_[13]\,
      Q(12) => \sig_btt_cntr_reg_n_0_[12]\,
      Q(11) => \sig_btt_cntr_reg_n_0_[11]\,
      Q(10) => \sig_btt_cntr_reg_n_0_[10]\,
      Q(9) => \sig_btt_cntr_reg_n_0_[9]\,
      Q(8) => \sig_btt_cntr_reg_n_0_[8]\,
      Q(7) => \sig_btt_cntr_reg_n_0_[7]\,
      Q(6) => \sig_btt_cntr_reg_n_0_[6]\,
      Q(5) => \sig_btt_cntr_reg_n_0_[5]\,
      Q(4) => \sig_btt_cntr_reg_n_0_[4]\,
      Q(3) => \sig_btt_cntr_reg_n_0_[3]\,
      Q(2) => \sig_btt_cntr_reg_n_0_[2]\,
      Q(1) => \sig_btt_cntr_reg_n_0_[1]\,
      Q(0) => \sig_btt_cntr_reg_n_0_[0]\,
      S(3) => SLICE_INSERTION_n_1,
      S(2) => SLICE_INSERTION_n_2,
      S(1) => SLICE_INSERTION_n_3,
      S(0) => SLICE_INSERTION_n_4,
      SR(0) => I_MSSAI_SKID_BUF_n_10,
      ld_btt_cntr_reg3 => \^ld_btt_cntr_reg3\,
      ld_btt_cntr_reg3_reg(0) => \^ld_btt_cntr_reg3_reg_0\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_valid_i_reg_0 => I_TSTRB_FIFO_n_0,
      \out\(15 downto 0) => sig_btt_cntr_dup(15 downto 0),
      \sig_btt_cntr_dup_reg[0]\ => \^sig_cmd_full_reg_0\,
      \sig_btt_cntr_dup_reg[0]_0\ => \sig_btt_cntr_dup_reg[0]_0\,
      \sig_btt_cntr_dup_reg[14]\(3) => SLICE_INSERTION_n_7,
      \sig_btt_cntr_dup_reg[14]\(2) => SLICE_INSERTION_n_8,
      \sig_btt_cntr_dup_reg[14]\(1) => SLICE_INSERTION_n_9,
      \sig_btt_cntr_dup_reg[14]\(0) => SLICE_INSERTION_n_10,
      sig_btt_eq_0 => sig_btt_eq_0,
      sig_btt_eq_0_reg => SLICE_INSERTION_n_11,
      sig_btt_eq_0_reg_0 => sig_btt_eq_0_i_2_n_0,
      sig_btt_eq_0_reg_1 => sig_btt_eq_0_i_3_n_0,
      sig_btt_eq_0_reg_2 => sig_btt_eq_0_i_4_n_0,
      sig_btt_lteq_max_first_incr0_carry => \sig_max_first_increment_reg_n_0_[2]\,
      sig_btt_lteq_max_first_incr0_carry_0 => \sig_max_first_increment_reg_n_0_[0]\,
      sig_btt_lteq_max_first_incr0_carry_1 => \sig_max_first_increment_reg_n_0_[1]\,
      sig_curr_eof_reg => sig_curr_eof_reg,
      sig_fifo_mssai(1 downto 0) => sig_fifo_mssai(1 downto 0),
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_start_offset_un(1 downto 0) => \I_SCATTER_STROBE_GEN/sig_start_offset_un\(1 downto 0),
      sig_stream_rst => sig_stream_rst,
      sig_tstrb_fifo_rdy => sig_tstrb_fifo_rdy,
      slice_insert_valid => slice_insert_valid,
      \storage_data_reg[8]_0\(8 downto 0) => slice_insert_data(8 downto 0),
      \storage_data_reg[8]_1\ => \^ld_btt_cntr_reg2_reg_0\
    );
ld_btt_cntr_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ld_btt_cntr_reg1_reg_0,
      Q => \^ld_btt_cntr_reg1\,
      R => '0'
    );
ld_btt_cntr_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ld_btt_cntr_reg2_reg_1,
      Q => \^ld_btt_cntr_reg2_reg_0\,
      R => '0'
    );
ld_btt_cntr_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => ld_btt_cntr_reg3_reg_1,
      Q => \^ld_btt_cntr_reg3\,
      R => '0'
    );
\sig_btt_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(0),
      I1 => sig_btt_cntr_prv0(0),
      I2 => \sig_btt_cntr_dup_reg[0]_0\,
      I3 => \^sig_cmd_full_reg_0\,
      O => sel0(0)
    );
\sig_btt_cntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(10),
      I1 => sig_btt_cntr_prv0(10),
      I2 => \sig_btt_cntr_dup_reg[0]_0\,
      I3 => \^sig_cmd_full_reg_0\,
      O => sel0(10)
    );
\sig_btt_cntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(11),
      I1 => sig_btt_cntr_prv0(11),
      I2 => \sig_btt_cntr_dup_reg[0]_0\,
      I3 => \^sig_cmd_full_reg_0\,
      O => sel0(11)
    );
\sig_btt_cntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(12),
      I1 => sig_btt_cntr_prv0(12),
      I2 => \sig_btt_cntr_dup_reg[0]_0\,
      I3 => \^sig_cmd_full_reg_0\,
      O => sel0(12)
    );
\sig_btt_cntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(13),
      I1 => sig_btt_cntr_prv0(13),
      I2 => \sig_btt_cntr_dup_reg[0]_0\,
      I3 => \^sig_cmd_full_reg_0\,
      O => sel0(13)
    );
\sig_btt_cntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(14),
      I1 => sig_btt_cntr_prv0(14),
      I2 => \sig_btt_cntr_dup_reg[0]_0\,
      I3 => \^sig_cmd_full_reg_0\,
      O => sel0(14)
    );
\sig_btt_cntr[15]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(15),
      I1 => sig_btt_cntr_prv0(15),
      I2 => \sig_btt_cntr_dup_reg[0]_0\,
      I3 => \^sig_cmd_full_reg_0\,
      O => sel0(15)
    );
\sig_btt_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(1),
      I1 => sig_btt_cntr_prv0(1),
      I2 => \sig_btt_cntr_dup_reg[0]_0\,
      I3 => \^sig_cmd_full_reg_0\,
      O => sel0(1)
    );
\sig_btt_cntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(2),
      I1 => sig_btt_cntr_prv0(2),
      I2 => \sig_btt_cntr_dup_reg[0]_0\,
      I3 => \^sig_cmd_full_reg_0\,
      O => sel0(2)
    );
\sig_btt_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(3),
      I1 => sig_btt_cntr_prv0(3),
      I2 => \sig_btt_cntr_dup_reg[0]_0\,
      I3 => \^sig_cmd_full_reg_0\,
      O => sel0(3)
    );
\sig_btt_cntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(4),
      I1 => sig_btt_cntr_prv0(4),
      I2 => \sig_btt_cntr_dup_reg[0]_0\,
      I3 => \^sig_cmd_full_reg_0\,
      O => sel0(4)
    );
\sig_btt_cntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(5),
      I1 => sig_btt_cntr_prv0(5),
      I2 => \sig_btt_cntr_dup_reg[0]_0\,
      I3 => \^sig_cmd_full_reg_0\,
      O => sel0(5)
    );
\sig_btt_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(6),
      I1 => sig_btt_cntr_prv0(6),
      I2 => \sig_btt_cntr_dup_reg[0]_0\,
      I3 => \^sig_cmd_full_reg_0\,
      O => sel0(6)
    );
\sig_btt_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(7),
      I1 => sig_btt_cntr_prv0(7),
      I2 => \sig_btt_cntr_dup_reg[0]_0\,
      I3 => \^sig_cmd_full_reg_0\,
      O => sel0(7)
    );
\sig_btt_cntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(8),
      I1 => sig_btt_cntr_prv0(8),
      I2 => \sig_btt_cntr_dup_reg[0]_0\,
      I3 => \^sig_cmd_full_reg_0\,
      O => sel0(8)
    );
\sig_btt_cntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(9),
      I1 => sig_btt_cntr_prv0(9),
      I2 => \sig_btt_cntr_dup_reg[0]_0\,
      I3 => \^sig_cmd_full_reg_0\,
      O => sel0(9)
    );
\sig_btt_cntr_dup_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(0),
      Q => sig_btt_cntr_dup(0),
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_dup_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(10),
      Q => sig_btt_cntr_dup(10),
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_dup_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(11),
      Q => sig_btt_cntr_dup(11),
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_dup_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(12),
      Q => sig_btt_cntr_dup(12),
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_dup_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(13),
      Q => sig_btt_cntr_dup(13),
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_dup_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(14),
      Q => sig_btt_cntr_dup(14),
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_dup_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(15),
      Q => sig_btt_cntr_dup(15),
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_dup_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(1),
      Q => sig_btt_cntr_dup(1),
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_dup_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(2),
      Q => sig_btt_cntr_dup(2),
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_dup_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(3),
      Q => sig_btt_cntr_dup(3),
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_dup_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(4),
      Q => sig_btt_cntr_dup(4),
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_dup_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(5),
      Q => sig_btt_cntr_dup(5),
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_dup_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(6),
      Q => sig_btt_cntr_dup(6),
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_dup_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(7),
      Q => sig_btt_cntr_dup(7),
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_dup_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(8),
      Q => sig_btt_cntr_dup(8),
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_dup_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(9),
      Q => sig_btt_cntr_dup(9),
      R => I_MSSAI_SKID_BUF_n_10
    );
sig_btt_cntr_prv0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_cntr_prv0_carry_n_0,
      CO(2) => sig_btt_cntr_prv0_carry_n_1,
      CO(1) => sig_btt_cntr_prv0_carry_n_2,
      CO(0) => sig_btt_cntr_prv0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => sig_btt_cntr_dup(3 downto 0),
      O(3 downto 0) => sig_btt_cntr_prv0(3 downto 0),
      S(3) => sig_btt_cntr_prv0_carry_i_1_n_0,
      S(2) => sig_btt_cntr_prv0_carry_i_2_n_0,
      S(1) => sig_btt_cntr_prv0_carry_i_3_n_0,
      S(0) => sig_btt_cntr_prv0_carry_i_4_n_0
    );
\sig_btt_cntr_prv0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_cntr_prv0_carry_n_0,
      CO(3) => \sig_btt_cntr_prv0_carry__0_n_0\,
      CO(2) => \sig_btt_cntr_prv0_carry__0_n_1\,
      CO(1) => \sig_btt_cntr_prv0_carry__0_n_2\,
      CO(0) => \sig_btt_cntr_prv0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_btt_cntr_dup(7 downto 4),
      O(3 downto 0) => sig_btt_cntr_prv0(7 downto 4),
      S(3) => \sig_btt_cntr_prv0_carry__0_i_1_n_0\,
      S(2) => \sig_btt_cntr_prv0_carry__0_i_2_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__0_i_3_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__0_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(7),
      I1 => \^co\(0),
      I2 => \sig_btt_cntr_reg_n_0_[7]\,
      O => \sig_btt_cntr_prv0_carry__0_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(6),
      I1 => \^co\(0),
      I2 => \sig_btt_cntr_reg_n_0_[6]\,
      O => \sig_btt_cntr_prv0_carry__0_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(5),
      I1 => \^co\(0),
      I2 => \sig_btt_cntr_reg_n_0_[5]\,
      O => \sig_btt_cntr_prv0_carry__0_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(4),
      I1 => \^co\(0),
      I2 => \sig_btt_cntr_reg_n_0_[4]\,
      O => \sig_btt_cntr_prv0_carry__0_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_prv0_carry__0_n_0\,
      CO(3) => \sig_btt_cntr_prv0_carry__1_n_0\,
      CO(2) => \sig_btt_cntr_prv0_carry__1_n_1\,
      CO(1) => \sig_btt_cntr_prv0_carry__1_n_2\,
      CO(0) => \sig_btt_cntr_prv0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sig_btt_cntr_dup(11 downto 8),
      O(3 downto 0) => sig_btt_cntr_prv0(11 downto 8),
      S(3) => \sig_btt_cntr_prv0_carry__1_i_1_n_0\,
      S(2) => \sig_btt_cntr_prv0_carry__1_i_2_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__1_i_3_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__1_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(11),
      I1 => \^co\(0),
      I2 => \sig_btt_cntr_reg_n_0_[11]\,
      O => \sig_btt_cntr_prv0_carry__1_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(10),
      I1 => \^co\(0),
      I2 => \sig_btt_cntr_reg_n_0_[10]\,
      O => \sig_btt_cntr_prv0_carry__1_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(9),
      I1 => \^co\(0),
      I2 => \sig_btt_cntr_reg_n_0_[9]\,
      O => \sig_btt_cntr_prv0_carry__1_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(8),
      I1 => \^co\(0),
      I2 => \sig_btt_cntr_reg_n_0_[8]\,
      O => \sig_btt_cntr_prv0_carry__1_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sig_btt_cntr_prv0_carry__1_n_0\,
      CO(3) => \NLW_sig_btt_cntr_prv0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => \sig_btt_cntr_prv0_carry__2_n_1\,
      CO(1) => \sig_btt_cntr_prv0_carry__2_n_2\,
      CO(0) => \sig_btt_cntr_prv0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sig_btt_cntr_dup(14 downto 12),
      O(3 downto 0) => sig_btt_cntr_prv0(15 downto 12),
      S(3) => \sig_btt_cntr_prv0_carry__2_i_1_n_0\,
      S(2) => \sig_btt_cntr_prv0_carry__2_i_2_n_0\,
      S(1) => \sig_btt_cntr_prv0_carry__2_i_3_n_0\,
      S(0) => \sig_btt_cntr_prv0_carry__2_i_4_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(15),
      I1 => \^co\(0),
      I2 => \sig_btt_cntr_reg_n_0_[15]\,
      O => \sig_btt_cntr_prv0_carry__2_i_1_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(14),
      I1 => \^co\(0),
      I2 => \sig_btt_cntr_reg_n_0_[14]\,
      O => \sig_btt_cntr_prv0_carry__2_i_2_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(13),
      I1 => \^co\(0),
      I2 => \sig_btt_cntr_reg_n_0_[13]\,
      O => \sig_btt_cntr_prv0_carry__2_i_3_n_0\
    );
\sig_btt_cntr_prv0_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(12),
      I1 => \^co\(0),
      I2 => \sig_btt_cntr_reg_n_0_[12]\,
      O => \sig_btt_cntr_prv0_carry__2_i_4_n_0\
    );
sig_btt_cntr_prv0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sig_btt_cntr_dup(3),
      I1 => \^co\(0),
      I2 => \sig_btt_cntr_reg_n_0_[3]\,
      O => sig_btt_cntr_prv0_carry_i_1_n_0
    );
sig_btt_cntr_prv0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => sig_btt_cntr_dup(2),
      I1 => \^co\(0),
      I2 => \sig_max_first_increment_reg_n_0_[2]\,
      I3 => \sig_btt_cntr_reg_n_0_[2]\,
      O => sig_btt_cntr_prv0_carry_i_2_n_0
    );
sig_btt_cntr_prv0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => sig_btt_cntr_dup(1),
      I1 => \^co\(0),
      I2 => \sig_max_first_increment_reg_n_0_[1]\,
      I3 => \sig_btt_cntr_reg_n_0_[1]\,
      O => sig_btt_cntr_prv0_carry_i_3_n_0
    );
sig_btt_cntr_prv0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A965"
    )
        port map (
      I0 => sig_btt_cntr_dup(0),
      I1 => \^co\(0),
      I2 => \sig_max_first_increment_reg_n_0_[0]\,
      I3 => \sig_btt_cntr_reg_n_0_[0]\,
      O => sig_btt_cntr_prv0_carry_i_4_n_0
    );
\sig_btt_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(0),
      Q => \sig_btt_cntr_reg_n_0_[0]\,
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(10),
      Q => \sig_btt_cntr_reg_n_0_[10]\,
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(11),
      Q => \sig_btt_cntr_reg_n_0_[11]\,
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(12),
      Q => \sig_btt_cntr_reg_n_0_[12]\,
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(13),
      Q => \sig_btt_cntr_reg_n_0_[13]\,
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(14),
      Q => \sig_btt_cntr_reg_n_0_[14]\,
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(15),
      Q => \sig_btt_cntr_reg_n_0_[15]\,
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(1),
      Q => \sig_btt_cntr_reg_n_0_[1]\,
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(2),
      Q => \sig_btt_cntr_reg_n_0_[2]\,
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(3),
      Q => \sig_btt_cntr_reg_n_0_[3]\,
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(4),
      Q => \sig_btt_cntr_reg_n_0_[4]\,
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(5),
      Q => \sig_btt_cntr_reg_n_0_[5]\,
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(6),
      Q => \sig_btt_cntr_reg_n_0_[6]\,
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(7),
      Q => \sig_btt_cntr_reg_n_0_[7]\,
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(8),
      Q => \sig_btt_cntr_reg_n_0_[8]\,
      R => I_MSSAI_SKID_BUF_n_10
    );
\sig_btt_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_btt_cntr03_out,
      D => sel0(9),
      Q => \sig_btt_cntr_reg_n_0_[9]\,
      R => I_MSSAI_SKID_BUF_n_10
    );
sig_btt_eq_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(4),
      I2 => sel0(7),
      I3 => sel0(6),
      I4 => sig_btt_eq_0_i_5_n_0,
      I5 => sig_btt_eq_0_i_6_n_0,
      O => sig_btt_eq_0_i_2_n_0
    );
sig_btt_eq_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFA"
    )
        port map (
      I0 => sel0(15),
      I1 => sig_curr_eof_reg_reg_0(14),
      I2 => sig_btt_cntr_prv0(14),
      I3 => \^sig_sm_ld_dre_cmd_reg\,
      I4 => sel0(12),
      I5 => sel0(13),
      O => sig_btt_eq_0_i_3_n_0
    );
sig_btt_eq_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFA"
    )
        port map (
      I0 => sel0(10),
      I1 => sig_curr_eof_reg_reg_0(11),
      I2 => sig_btt_cntr_prv0(11),
      I3 => \^sig_sm_ld_dre_cmd_reg\,
      I4 => sel0(8),
      I5 => sel0(9),
      O => sig_btt_eq_0_i_4_n_0
    );
sig_btt_eq_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAAFCFFACAA"
    )
        port map (
      I0 => sig_btt_cntr_prv0(1),
      I1 => sig_curr_eof_reg_reg_0(1),
      I2 => \^sig_cmd_full_reg_0\,
      I3 => \sig_btt_cntr_dup_reg[0]_0\,
      I4 => sig_btt_cntr_prv0(0),
      I5 => sig_curr_eof_reg_reg_0(0),
      O => sig_btt_eq_0_i_5_n_0
    );
sig_btt_eq_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAAFCFFACAA"
    )
        port map (
      I0 => sig_btt_cntr_prv0(3),
      I1 => sig_curr_eof_reg_reg_0(3),
      I2 => \^sig_cmd_full_reg_0\,
      I3 => \sig_btt_cntr_dup_reg[0]_0\,
      I4 => sig_btt_cntr_prv0(2),
      I5 => sig_curr_eof_reg_reg_0(2),
      O => sig_btt_eq_0_i_6_n_0
    );
sig_btt_eq_0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => SLICE_INSERTION_n_11,
      Q => sig_btt_eq_0,
      R => '0'
    );
sig_btt_lteq_max_first_incr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sig_btt_lteq_max_first_incr0_carry_n_0,
      CO(2) => sig_btt_lteq_max_first_incr0_carry_n_1,
      CO(1) => sig_btt_lteq_max_first_incr0_carry_n_2,
      CO(0) => sig_btt_lteq_max_first_incr0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 2) => B"00",
      DI(1) => SLICE_INSERTION_n_5,
      DI(0) => SLICE_INSERTION_n_6,
      O(3 downto 0) => NLW_sig_btt_lteq_max_first_incr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => SLICE_INSERTION_n_1,
      S(2) => SLICE_INSERTION_n_2,
      S(1) => SLICE_INSERTION_n_3,
      S(0) => SLICE_INSERTION_n_4
    );
\sig_btt_lteq_max_first_incr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sig_btt_lteq_max_first_incr0_carry_n_0,
      CO(3) => \^co\(0),
      CO(2) => \sig_btt_lteq_max_first_incr0_carry__0_n_1\,
      CO(1) => \sig_btt_lteq_max_first_incr0_carry__0_n_2\,
      CO(0) => \sig_btt_lteq_max_first_incr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sig_btt_lteq_max_first_incr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => SLICE_INSERTION_n_7,
      S(2) => SLICE_INSERTION_n_8,
      S(1) => SLICE_INSERTION_n_9,
      S(0) => SLICE_INSERTION_n_10
    );
sig_cmd_empty_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmd_empty_reg_0,
      Q => p_9_out_0,
      R => '0'
    );
sig_cmd_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmd_full_reg_1,
      Q => \^sig_cmd_full_reg_0\,
      R => '0'
    );
sig_curr_eof_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \sig_btt_cntr_dup_reg[0]_0\,
      I1 => \^sig_cmd_full_reg_0\,
      O => \^sig_sm_ld_dre_cmd_reg\
    );
sig_curr_eof_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_sm_ld_dre_cmd_reg\,
      D => sig_curr_eof_reg_reg_0(16),
      Q => sig_curr_eof_reg,
      R => I_TSTRB_FIFO_n_1
    );
\sig_curr_strt_offset[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => \I_SCATTER_STROBE_GEN/sig_start_offset_un\(0),
      I1 => \^sig_sm_ld_dre_cmd_reg\,
      I2 => \^p_8_out\(0),
      I3 => \^ld_btt_cntr_reg3_reg_0\,
      I4 => sig_eop_sent_reg,
      I5 => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      O => \sig_curr_strt_offset[0]_i_1_n_0\
    );
\sig_curr_strt_offset[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E200000000"
    )
        port map (
      I0 => \I_SCATTER_STROBE_GEN/sig_start_offset_un\(1),
      I1 => \^sig_sm_ld_dre_cmd_reg\,
      I2 => \^p_8_out\(1),
      I3 => \^ld_btt_cntr_reg3_reg_0\,
      I4 => sig_eop_sent_reg,
      I5 => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      O => \sig_curr_strt_offset[1]_i_1_n_0\
    );
\sig_curr_strt_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_curr_strt_offset[0]_i_1_n_0\,
      Q => \I_SCATTER_STROBE_GEN/sig_start_offset_un\(0),
      R => '0'
    );
\sig_curr_strt_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_curr_strt_offset[1]_i_1_n_0\,
      Q => \I_SCATTER_STROBE_GEN/sig_start_offset_un\(1),
      R => '0'
    );
sig_eop_halt_xfer_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^ld_btt_cntr_reg3_reg_0\,
      I1 => \^sig_eop_halt_xfer\,
      I2 => I_MSSAI_SKID_BUF_n_10,
      O => sig_eop_halt_xfer_i_1_n_0
    );
sig_eop_halt_xfer_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_eop_halt_xfer_i_1_n_0,
      Q => \^sig_eop_halt_xfer\,
      R => '0'
    );
sig_eop_sent_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \^sig_eop_sent\,
      Q => sig_eop_sent_reg,
      R => I_TSTRB_FIFO_n_1
    );
\sig_fifo_mssai[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => \^p_8_out\(0),
      I1 => \^ld_btt_cntr_reg1\,
      I2 => \^ld_btt_cntr_reg2_reg_0\,
      I3 => sig_fifo_mssai(0),
      O => \sig_fifo_mssai[0]_i_1_n_0\
    );
\sig_fifo_mssai[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9F0090"
    )
        port map (
      I0 => \^p_8_out\(1),
      I1 => \^p_8_out\(0),
      I2 => \^ld_btt_cntr_reg1\,
      I3 => \^ld_btt_cntr_reg2_reg_0\,
      I4 => sig_fifo_mssai(1),
      O => \sig_fifo_mssai[1]_i_1_n_0\
    );
\sig_fifo_mssai_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_fifo_mssai[0]_i_1_n_0\,
      Q => sig_fifo_mssai(0),
      R => I_TSTRB_FIFO_n_1
    );
\sig_fifo_mssai_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_fifo_mssai[1]_i_1_n_0\,
      Q => sig_fifo_mssai(1),
      R => I_TSTRB_FIFO_n_1
    );
\sig_max_first_increment[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0C0C000A000A0"
    )
        port map (
      I0 => \sig_max_first_increment_reg_n_0_[0]\,
      I1 => \^p_8_out\(0),
      I2 => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      I3 => \^ld_btt_cntr_reg3_reg_0\,
      I4 => \^sig_cmd_full_reg_0\,
      I5 => \sig_btt_cntr_dup_reg[0]_0\,
      O => \sig_max_first_increment[0]_i_1_n_0\
    );
\sig_max_first_increment[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C003C000000AA00"
    )
        port map (
      I0 => \sig_max_first_increment_reg_n_0_[1]\,
      I1 => \^p_8_out\(1),
      I2 => \^p_8_out\(0),
      I3 => \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\,
      I4 => \^ld_btt_cntr_reg3_reg_0\,
      I5 => \^sig_sm_ld_dre_cmd_reg\,
      O => \sig_max_first_increment[1]_i_1_n_0\
    );
\sig_max_first_increment[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFF1FFF1F0010"
    )
        port map (
      I0 => \^p_8_out\(0),
      I1 => \^p_8_out\(1),
      I2 => \sig_btt_cntr_dup_reg[0]_0\,
      I3 => \^sig_cmd_full_reg_0\,
      I4 => \^ld_btt_cntr_reg3_reg_0\,
      I5 => \sig_max_first_increment_reg_n_0_[2]\,
      O => \sig_max_first_increment[2]_i_1_n_0\
    );
\sig_max_first_increment_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_max_first_increment[0]_i_1_n_0\,
      Q => \sig_max_first_increment_reg_n_0_[0]\,
      R => '0'
    );
\sig_max_first_increment_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_max_first_increment[1]_i_1_n_0\,
      Q => \sig_max_first_increment_reg_n_0_[1]\,
      R => '0'
    );
\sig_max_first_increment_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_max_first_increment[2]_i_1_n_0\,
      Q => \sig_max_first_increment_reg_n_0_[2]\,
      R => sig_stream_rst
    );
\sig_next_strt_offset[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => sig_curr_eof_reg_reg_0(0),
      I1 => \sig_btt_cntr_dup_reg[0]_0\,
      I2 => \^sig_cmd_full_reg_0\,
      I3 => \^p_8_out\(0),
      O => \sig_next_strt_offset[0]_i_1_n_0\
    );
\sig_next_strt_offset[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF87FF00007800"
    )
        port map (
      I0 => \^p_8_out\(0),
      I1 => sig_curr_eof_reg_reg_0(0),
      I2 => sig_curr_eof_reg_reg_0(1),
      I3 => \sig_btt_cntr_dup_reg[0]_0\,
      I4 => \^sig_cmd_full_reg_0\,
      I5 => \^p_8_out\(1),
      O => \sig_next_strt_offset[1]_i_1_n_0\
    );
\sig_next_strt_offset_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_next_strt_offset[0]_i_1_n_0\,
      Q => \^p_8_out\(0),
      R => I_TSTRB_FIFO_n_1
    );
\sig_next_strt_offset_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_next_strt_offset[1]_i_1_n_0\,
      Q => \^p_8_out\(1),
      R => I_TSTRB_FIFO_n_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_sfifo_autord is
  port (
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 );
    empty : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_xfer_cmd_cmplt_reg0 : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ : out STD_LOGIC;
    sig_last_xfer_valid : out STD_LOGIC;
    \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_clr_dbc_reg : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 12 downto 0 );
    rd_en : in STD_LOGIC;
    sig_adjusted_addr_incr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \sig_child_addr_cntr_lsh_reg[11]\ : in STD_LOGIC;
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_child_qual_error_reg : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_addr_cntr_lsh_reg : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_datamover_sfifo_autord : entity is "axi_datamover_sfifo_autord";
end system_axi_vdma_1_0_axi_datamover_sfifo_autord;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_sfifo_autord is
begin
\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.system_axi_vdma_1_0_sync_fifo_fg
     port map (
      D(4 downto 0) => D(4 downto 0),
      O(3 downto 0) => O(3 downto 0),
      din(12 downto 0) => din(12 downto 0),
      dout(12 downto 0) => dout(12 downto 0),
      empty => empty,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0\(3 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0\(3 downto 0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(2 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(2 downto 0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_en => rd_en,
      sig_adjusted_addr_incr(10 downto 0) => sig_adjusted_addr_incr(10 downto 0),
      sig_child_addr_cntr_lsh_reg(2 downto 0) => sig_child_addr_cntr_lsh_reg(2 downto 0),
      \sig_child_addr_cntr_lsh_reg[11]\ => \sig_child_addr_cntr_lsh_reg[11]\,
      \sig_child_addr_cntr_lsh_reg[11]_0\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[11]_0\(3 downto 0),
      \sig_child_addr_cntr_lsh_reg[3]\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[3]\(3 downto 0),
      \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0),
      sig_child_qual_error_reg => sig_child_qual_error_reg,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_last_xfer_valid => sig_last_xfer_valid,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_cmd_cmplt_reg0 => sig_xfer_cmd_cmplt_reg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \system_axi_vdma_1_0_axi_datamover_sfifo_autord__parameterized0\ is
  port (
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 73 downto 0 );
    empty : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbeat_cntr0_out : out STD_LOGIC;
    sig_clr_dbc_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_clr_dbc_reg_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg_1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.lsig_first_dbeat_reg_5\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \sig_byte_cntr_reg[10]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    sig_tlast_out_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lsig_set_packer_full__1\ : out STD_LOGIC;
    sig_ibtt2dre_tready : out STD_LOGIC;
    \gen_wr_a.gen_word_narrow.mem_reg_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 73 downto 0 );
    rd_en : in STD_LOGIC;
    \sig_byte_cntr_reg[7]\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \sig_byte_cntr_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_dbc_max__4\ : in STD_LOGIC;
    \sig_byte_cntr_reg[7]_1\ : in STD_LOGIC;
    \sig_byte_cntr_reg[7]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \system_axi_vdma_1_0_axi_datamover_sfifo_autord__parameterized0\ : entity is "axi_datamover_sfifo_autord";
end \system_axi_vdma_1_0_axi_datamover_sfifo_autord__parameterized0\;

architecture STRUCTURE of \system_axi_vdma_1_0_axi_datamover_sfifo_autord__parameterized0\ is
begin
\BLK_MEM.I_SYNC_FIFOGEN_FIFO\: entity work.\system_axi_vdma_1_0_sync_fifo_fg__parameterized0\
     port map (
      D(0) => D(0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(8 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(8 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(8 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(8 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(8 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(8 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(8 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(8 downto 0),
      \INCLUDE_PACKING.lsig_first_dbeat_reg\(0) => \INCLUDE_PACKING.lsig_first_dbeat_reg\(0),
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\(3 downto 0) => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\(3 downto 0),
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(31 downto 0) => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(31 downto 0),
      \INCLUDE_PACKING.lsig_first_dbeat_reg_2\(3 downto 0) => \INCLUDE_PACKING.lsig_first_dbeat_reg_2\(3 downto 0),
      \INCLUDE_PACKING.lsig_first_dbeat_reg_3\(0) => \INCLUDE_PACKING.lsig_first_dbeat_reg_3\(0),
      \INCLUDE_PACKING.lsig_first_dbeat_reg_4\(0) => \INCLUDE_PACKING.lsig_first_dbeat_reg_4\(0),
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(31 downto 0) => \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(31 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => S(0),
      SR(0) => SR(0),
      din(73 downto 0) => din(73 downto 0),
      dout(73 downto 0) => dout(73 downto 0),
      empty => empty,
      full => full,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(3 downto 0) => \gen_wr_a.gen_word_narrow.mem_reg_1\(3 downto 0),
      \lsig_set_packer_full__1\ => \lsig_set_packer_full__1\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_en => rd_en,
      \sig_byte_cntr_reg[10]\(6 downto 0) => \sig_byte_cntr_reg[10]\(6 downto 0),
      \sig_byte_cntr_reg[7]\ => \sig_byte_cntr_reg[7]\,
      \sig_byte_cntr_reg[7]_0\(0) => \sig_byte_cntr_reg[7]_0\(0),
      \sig_byte_cntr_reg[7]_1\ => \sig_byte_cntr_reg[7]_1\,
      \sig_byte_cntr_reg[7]_2\ => \sig_byte_cntr_reg[7]_2\,
      sig_clr_dbc_reg_reg(0) => sig_clr_dbc_reg_reg(0),
      sig_clr_dbc_reg_reg_0 => sig_clr_dbc_reg_reg_0,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      \sig_dbc_max__4\ => \sig_dbc_max__4\,
      sig_dre_tvalid_i_reg => E(0),
      sig_ibtt2dre_tready => sig_ibtt2dre_tready,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_out_reg(0) => sig_tlast_out_reg(0),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_wr_status_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_wsc2stat_status_valid : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sig_wdc_status_going_full : out STD_LOGIC;
    sig_init_reg : out STD_LOGIC;
    sig_halt_reg_reg_0 : out STD_LOGIC;
    sel : out STD_LOGIC;
    sig_init_reg_reg : out STD_LOGIC;
    sig_init_reg_reg_0 : out STD_LOGIC;
    sig_init_reg_reg_1 : out STD_LOGIC;
    sig_init_reg_reg_2 : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_input_cache_type_reg0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wsc2rst_stop_cmplt : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    sig_halt_reg_reg_1 : in STD_LOGIC;
    \sig_addr_posted_cntr_reg[3]_0\ : in STD_LOGIC;
    sig_init_reg2 : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_init_done : in STD_LOGIC;
    sig_init_done_0 : in STD_LOGIC;
    sig_init_done_1 : in STD_LOGIC;
    sig_init_done_2 : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_data2wsc_valid : in STD_LOGIC;
    sig_psm_pop_input_cmd : in STD_LOGIC;
    sig_csm_pop_child_cmd : in STD_LOGIC;
    sig_addr2wsc_calc_error : in STD_LOGIC;
    sig_halt_reg_dly3 : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_datamover_wr_status_cntl : entity is "axi_datamover_wr_status_cntl";
end system_axi_vdma_1_0_axi_datamover_wr_status_cntl;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_wr_status_cntl is
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\ : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_1 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_12 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_2 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_3 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_4 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_5 : STD_LOGIC;
  signal I_WRESP_STATUS_FIFO_n_9 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_4_out : STD_LOGIC;
  signal \sig_addr_posted_cntr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal sig_addr_posted_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_coelsc_reg_empty : STD_LOGIC;
  signal sig_dcntl_sfifo_out : STD_LOGIC_VECTOR ( 22 downto 4 );
  signal \^sig_halt_reg_reg_0\ : STD_LOGIC;
  signal sig_init_done_3 : STD_LOGIC;
  signal sig_push_coelsc_reg : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_statcnt_gt_eq_thres : STD_LOGIC;
  signal \sig_wdc_statcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_wdc_statcnt_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \in\(19 downto 0) <= \^in\(19 downto 0);
  \out\(0) <= \^out\(0);
  sig_halt_reg_reg_0 <= \^sig_halt_reg_reg_0\;
\GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO\: entity work.\system_axi_vdma_1_0_axi_datamover_fifo__parameterized2\
     port map (
      D(2) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_2\,
      D(1) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\,
      D(0) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\,
      E(0) => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27\,
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\(0) => sig_rd_empty,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\(18 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(18 downto 0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\ => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25\,
      Q(3 downto 0) => \sig_wdc_statcnt_reg__0\(3 downto 0),
      \in\(0) => \^in\(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(18 downto 2) => sig_dcntl_sfifo_out(22 downto 6),
      \out\(1) => \^out\(0),
      \out\(0) => sig_dcntl_sfifo_out(4),
      p_4_out => p_4_out,
      sig_coelsc_reg_empty => sig_coelsc_reg_empty,
      sig_data2wsc_valid => sig_data2wsc_valid,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done_3,
      sig_init_done_reg_0 => I_WRESP_STATUS_FIFO_n_9,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_push_to_wsc_reg => sel,
      sig_stream_rst => sig_stream_rst
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(6),
      Q => \^in\(3),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(16),
      Q => \^in\(13),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(17),
      Q => \^in\(14),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(18),
      Q => \^in\(15),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(19),
      Q => \^in\(16),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(20),
      Q => \^in\(17),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(21),
      Q => \^in\(18),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(7),
      Q => \^in\(4),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(8),
      Q => \^in\(5),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(9),
      Q => \^in\(6),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(10),
      Q => \^in\(7),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(11),
      Q => \^in\(8),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(12),
      Q => \^in\(9),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(13),
      Q => \^in\(10),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(14),
      Q => \^in\(11),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(15),
      Q => \^in\(12),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_1,
      Q => \^in\(1),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => sig_dcntl_sfifo_out(22),
      Q => \^in\(19),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => p_4_out,
      Q => \^in\(0),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => p_0_in,
      Q => sig_coelsc_reg_empty,
      S => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => \^out\(0),
      Q => sig_wsc2stat_status_valid,
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
\GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_push_coelsc_reg,
      D => I_WRESP_STATUS_FIFO_n_2,
      Q => \^in\(2),
      R => \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\
    );
I_WRESP_STATUS_FIFO: entity work.\system_axi_vdma_1_0_axi_datamover_fifo__parameterized1\
     port map (
      D(2) => I_WRESP_STATUS_FIFO_n_3,
      D(1) => I_WRESP_STATUS_FIFO_n_4,
      D(0) => I_WRESP_STATUS_FIFO_n_5,
      E(0) => I_WRESP_STATUS_FIFO_n_12,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_decerr_reg_reg\ => I_WRESP_STATUS_FIFO_n_1,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_slverr_reg_reg\ => I_WRESP_STATUS_FIFO_n_2,
      \INFERRED_GEN.cnt_i_reg[1]\ => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_25\,
      \INFERRED_GEN.cnt_i_reg[3]\(0) => sig_rd_empty,
      Q(3 downto 0) => sig_addr_posted_cntr_reg(3 downto 0),
      SR(0) => SR(0),
      \in\(1 downto 0) => \^in\(2 downto 1),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bready_0 => \^sig_halt_reg_reg_0\,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\(0) => sig_dcntl_sfifo_out(4),
      \sig_addr_posted_cntr_reg[3]\ => \sig_addr_posted_cntr_reg[3]_0\,
      sig_csm_pop_child_cmd => sig_csm_pop_child_cmd,
      sig_init_done => sig_init_done,
      sig_init_done_0 => sig_init_done_0,
      sig_init_done_1 => sig_init_done_1,
      sig_init_done_2 => sig_init_done_2,
      sig_init_done_3 => sig_init_done_3,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_init_reg_reg_0 => sig_init_reg,
      sig_init_reg_reg_1 => sig_init_reg_reg,
      sig_init_reg_reg_2 => sig_init_reg_reg_0,
      sig_init_reg_reg_3 => sig_init_reg_reg_1,
      sig_init_reg_reg_4 => I_WRESP_STATUS_FIFO_n_9,
      sig_init_reg_reg_5 => sig_init_reg_reg_2,
      sig_input_cache_type_reg0 => sig_input_cache_type_reg0,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      sig_push_coelsc_reg => sig_push_coelsc_reg,
      sig_stream_rst => sig_stream_rst
    );
\sig_addr_posted_cntr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(0),
      O => \sig_addr_posted_cntr[0]_i_1__0_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_12,
      D => \sig_addr_posted_cntr[0]_i_1__0_n_0\,
      Q => sig_addr_posted_cntr_reg(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_12,
      D => I_WRESP_STATUS_FIFO_n_5,
      Q => sig_addr_posted_cntr_reg(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_12,
      D => I_WRESP_STATUS_FIFO_n_4,
      Q => sig_addr_posted_cntr_reg(2),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => I_WRESP_STATUS_FIFO_n_12,
      D => I_WRESP_STATUS_FIFO_n_3,
      Q => sig_addr_posted_cntr_reg(3),
      R => sig_stream_rst
    );
sig_halt_cmplt_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000100000000"
    )
        port map (
      I0 => sig_addr_posted_cntr_reg(1),
      I1 => sig_addr_posted_cntr_reg(0),
      I2 => sig_addr_posted_cntr_reg(2),
      I3 => sig_addr_posted_cntr_reg(3),
      I4 => sig_addr2wsc_calc_error,
      I5 => sig_halt_reg_dly3,
      O => sig_wsc2rst_stop_cmplt
    );
sig_halt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_reg_1,
      Q => \^sig_halt_reg_reg_0\,
      R => sig_stream_rst
    );
\sig_wdc_statcnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg__0\(0),
      O => \sig_wdc_statcnt[0]_i_1_n_0\
    );
\sig_wdc_statcnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27\,
      D => \sig_wdc_statcnt[0]_i_1_n_0\,
      Q => \sig_wdc_statcnt_reg__0\(0),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_4\,
      Q => \sig_wdc_statcnt_reg__0\(1),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_3\,
      Q => \sig_wdc_statcnt_reg__0\(2),
      R => sig_stream_rst
    );
\sig_wdc_statcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_27\,
      D => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO_n_2\,
      Q => \sig_wdc_statcnt_reg__0\(3),
      R => sig_stream_rst
    );
sig_wdc_status_going_full_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sig_wdc_statcnt_reg__0\(3),
      I1 => \sig_wdc_statcnt_reg__0\(2),
      O => sig_statcnt_gt_eq_thres
    );
sig_wdc_status_going_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_statcnt_gt_eq_thres,
      Q => sig_wdc_status_going_full,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_wrdata_cntl is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    sig_next_calc_error_reg_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_next_cmd_cmplt_reg : out STD_LOGIC;
    sig_halt_reg_dly3 : out STD_LOGIC;
    sig_init_done : out STD_LOGIC;
    sig_last_dbeat_reg_0 : out STD_LOGIC;
    sig_single_dbeat_reg_0 : out STD_LOGIC;
    sig_data2wsc_valid : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    lsig_eop_reg : out STD_LOGIC;
    lsig_end_of_cmd_reg : out STD_LOGIC;
    sig_data2skid_wlast : out STD_LOGIC;
    sig_m_valid_dup_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_wdc2ibtt_tready : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_new_len_eq_0__6\ : out STD_LOGIC;
    sig_single_dbeat : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    \sig_clr_cmd2data_valid5_out__0\ : out STD_LOGIC;
    sig_set_push2wsc : out STD_LOGIC;
    \sig_first_dbeat1__0\ : out STD_LOGIC;
    \sig_next_strt_strb_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_halt_strb1__0\ : out STD_LOGIC;
    sig_data2skid_wvalid : out STD_LOGIC;
    sig_data2rst_stop_cmplt : out STD_LOGIC;
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_halt_reg_dly1_reg_0 : in STD_LOGIC;
    sig_init_done_reg : in STD_LOGIC;
    sig_last_dbeat_reg_1 : in STD_LOGIC;
    sig_single_dbeat_reg_1 : in STD_LOGIC;
    sig_push_to_wsc_reg_0 : in STD_LOGIC;
    sig_data2wsc_calc_err_reg_0 : in STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg_0 : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_eop_reg_reg_0\ : in STD_LOGIC;
    sig_first_dbeat_reg_0 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\ : in STD_LOGIC;
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_ibtt2wdc_tlast : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_11_out : in STD_LOGIC;
    sig_wsc2mstr_halt_pipe : in STD_LOGIC;
    sig_dqual_reg_empty_reg_0 : in STD_LOGIC;
    \sig_strb_skid_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_addr_posted_cntr_reg[2]_0\ : in STD_LOGIC;
    sig_next_calc_error_reg_reg_1 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INDET_BTT.lsig_byte_cntr_reg[8]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_datamover_wrdata_cntl : entity is "axi_datamover_wrdata_cntl";
end system_axi_vdma_1_0_axi_datamover_wrdata_cntl;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_wrdata_cntl is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[15]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr[7]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^lsig_end_of_cmd_reg\ : STD_LOGIC;
  signal \^lsig_eop_reg\ : STD_LOGIC;
  signal lsig_start_vect : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal sig_addr_posted_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_addr_posted_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sig_addr_posted_cntr[2]_i_1_n_0\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 35 downto 4 );
  signal \^sig_data2skid_wlast\ : STD_LOGIC;
  signal sig_dbeat_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sig_dbeat_cntr[4]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \sig_dbeat_cntr_eq_0__2\ : STD_LOGIC;
  signal sig_dqual_reg_empty : STD_LOGIC;
  signal sig_dqual_reg_full : STD_LOGIC;
  signal sig_first_dbeat_reg_n_0 : STD_LOGIC;
  signal \sig_good_mmap_dbeat12_out__0\ : STD_LOGIC;
  signal sig_halt_reg_dly1 : STD_LOGIC;
  signal sig_halt_reg_dly2 : STD_LOGIC;
  signal \^sig_halt_reg_dly3\ : STD_LOGIC;
  signal \^sig_last_dbeat_reg_0\ : STD_LOGIC;
  signal sig_last_mmap_dbeat : STD_LOGIC;
  signal sig_last_mmap_dbeat_reg : STD_LOGIC;
  signal sig_last_skid_reg_i_2_n_0 : STD_LOGIC;
  signal sig_ld_new_cmd_reg : STD_LOGIC;
  signal \^sig_next_calc_error_reg_reg_0\ : STD_LOGIC;
  signal \^sig_next_cmd_cmplt_reg\ : STD_LOGIC;
  signal sig_next_sequential_reg : STD_LOGIC;
  signal sig_push_err2wsc : STD_LOGIC;
  signal sig_push_err2wsc_i_1_n_0 : STD_LOGIC;
  signal \^sig_single_dbeat\ : STD_LOGIC;
  signal \^sig_single_dbeat_reg_0\ : STD_LOGIC;
  signal \^sig_wdc2ibtt_tready\ : STD_LOGIC;
  signal \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INFERRED_GEN.data_reg[5][0]_srl6_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[0]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sig_addr_posted_cntr[2]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[4]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \sig_dbeat_cntr[7]_i_3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of sig_last_mmap_dbeat_reg_i_1 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of sig_push_err2wsc_i_1 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of sig_push_to_wsc_i_2 : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sig_strb_reg_out[7]_i_3\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \sig_strb_skid_reg[6]_i_1\ : label is "soft_lutpair185";
begin
  E(0) <= \^e\(0);
  Q(7 downto 0) <= \^q\(7 downto 0);
  \in\(18 downto 0) <= \^in\(18 downto 0);
  lsig_end_of_cmd_reg <= \^lsig_end_of_cmd_reg\;
  lsig_eop_reg <= \^lsig_eop_reg\;
  sig_data2skid_wlast <= \^sig_data2skid_wlast\;
  sig_halt_reg_dly3 <= \^sig_halt_reg_dly3\;
  sig_last_dbeat_reg_0 <= \^sig_last_dbeat_reg_0\;
  sig_next_calc_error_reg_reg_0 <= \^sig_next_calc_error_reg_reg_0\;
  sig_next_cmd_cmplt_reg <= \^sig_next_cmd_cmplt_reg\;
  sig_single_dbeat <= \^sig_single_dbeat\;
  sig_single_dbeat_reg_0 <= \^sig_single_dbeat_reg_0\;
  sig_wdc2ibtt_tready <= \^sig_wdc2ibtt_tready\;
\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO\: entity work.\system_axi_vdma_1_0_axi_datamover_fifo__parameterized6\
     port map (
      D(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      E(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      FIFO_Full_reg => FIFO_Full_reg,
      Q(7 downto 0) => sig_dbeat_cntr(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(5 downto 3) => sig_cmd_fifo_data_out(35 downto 33),
      \out\(2 downto 0) => sig_cmd_fifo_data_out(6 downto 4),
      p_11_out => p_11_out,
      sig_addr_posted_cntr(2 downto 0) => sig_addr_posted_cntr(2 downto 0),
      \sig_clr_cmd2data_valid5_out__0\ => \sig_clr_cmd2data_valid5_out__0\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22\,
      sig_data2skid_wlast => \^sig_data2skid_wlast\,
      \sig_dbeat_cntr_eq_0__2\ => \sig_dbeat_cntr_eq_0__2\,
      \sig_dbeat_cntr_reg[4]\ => \sig_dbeat_cntr[4]_i_2_n_0\,
      \sig_dbeat_cntr_reg[5]\ => \sig_dbeat_cntr[5]_i_2_n_0\,
      \sig_dbeat_cntr_reg[6]\(7) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      \sig_dbeat_cntr_reg[6]\(6) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      \sig_dbeat_cntr_reg[6]\(5) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\,
      \sig_dbeat_cntr_reg[6]\(4) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\,
      \sig_dbeat_cntr_reg[6]\(3) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\,
      \sig_dbeat_cntr_reg[6]\(2) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18\,
      \sig_dbeat_cntr_reg[6]\(1) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\,
      \sig_dbeat_cntr_reg[6]\(0) => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\,
      \sig_dbeat_cntr_reg[6]_0\ => \sig_dbeat_cntr[7]_i_4_n_0\,
      sig_dqual_reg_empty => sig_dqual_reg_empty,
      sig_dqual_reg_empty_reg => \^sig_next_calc_error_reg_reg_0\,
      sig_dqual_reg_empty_reg_0 => \^sig_last_dbeat_reg_0\,
      sig_dqual_reg_empty_reg_1 => sig_dqual_reg_empty_reg_0,
      sig_dqual_reg_empty_reg_2 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      sig_dqual_reg_empty_reg_3 => sig_halt_reg_dly1_reg_0,
      sig_dqual_reg_full => sig_dqual_reg_full,
      sig_first_dbeat_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      sig_first_dbeat_reg_0 => sig_first_dbeat_reg_0,
      sig_first_dbeat_reg_1 => sig_first_dbeat_reg_n_0,
      \sig_good_mmap_dbeat12_out__0\ => \sig_good_mmap_dbeat12_out__0\,
      sig_halt_reg_dly3 => \^sig_halt_reg_dly3\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done => sig_init_done,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_last_mmap_dbeat_reg => sig_last_mmap_dbeat_reg,
      sig_ld_new_cmd_reg => sig_ld_new_cmd_reg,
      \sig_new_len_eq_0__6\ => \sig_new_len_eq_0__6\,
      sig_next_calc_error_reg_i_7 => \sig_addr_posted_cntr_reg[2]_0\,
      sig_next_calc_error_reg_reg => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\,
      sig_next_calc_error_reg_reg_0 => \^e\(0),
      sig_next_calc_error_reg_reg_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\,
      sig_next_calc_error_reg_reg_2(13 downto 0) => sig_next_calc_error_reg_reg_1(13 downto 0),
      sig_next_sequential_reg => sig_next_sequential_reg,
      sig_single_dbeat => \^sig_single_dbeat\,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2mstr_halt_pipe => sig_wsc2mstr_halt_pipe
    );
\GEN_INDET_BTT.I_STRT_STRB_GEN\: entity work.\system_axi_vdma_1_0_axi_datamover_strb_gen2__parameterized0\
     port map (
      D(4 downto 2) => p_0_out(6 downto 4),
      D(1 downto 0) => p_0_out(2 downto 1),
      \out\(2 downto 0) => sig_cmd_fifo_data_out(6 downto 4)
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F0"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      I1 => \^sig_wdc2ibtt_tready\,
      I2 => \^in\(13),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F0"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      I1 => \^sig_wdc2ibtt_tready\,
      I2 => \^in\(12),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F0"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      I1 => \^sig_wdc2ibtt_tready\,
      I2 => \^in\(11),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F0"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      I1 => \^sig_wdc2ibtt_tready\,
      I2 => \^in\(10),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAAAA"
    )
        port map (
      I0 => sig_halt_reg_dly1_reg_0,
      I1 => \^sig_next_calc_error_reg_reg_0\,
      I2 => sig_dqual_reg_full,
      I3 => sig_dqual_reg_empty_reg_0,
      I4 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\,
      O => \^sig_wdc2ibtt_tready\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F0"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      I1 => \^sig_wdc2ibtt_tready\,
      I2 => \^in\(17),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F0"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      I1 => \^sig_wdc2ibtt_tready\,
      I2 => \^in\(16),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F0"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      I1 => \^sig_wdc2ibtt_tready\,
      I2 => \^in\(15),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F0"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      I1 => \^sig_wdc2ibtt_tready\,
      I2 => \^in\(14),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_8_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F70F0"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      I1 => \^sig_wdc2ibtt_tready\,
      I2 => \^in\(5),
      I3 => \^lsig_end_of_cmd_reg\,
      I4 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\(3),
      O => sig_m_valid_out_reg(3)
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F70F0"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      I1 => \^sig_wdc2ibtt_tready\,
      I2 => \^in\(4),
      I3 => \^lsig_end_of_cmd_reg\,
      I4 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\(2),
      O => sig_m_valid_out_reg(2)
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F70F0"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      I1 => \^sig_wdc2ibtt_tready\,
      I2 => \^in\(3),
      I3 => \^lsig_end_of_cmd_reg\,
      I4 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\(1),
      O => sig_m_valid_out_reg(1)
    );
\GEN_INDET_BTT.lsig_byte_cntr[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F0F70F0"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      I1 => \^sig_wdc2ibtt_tready\,
      I2 => \^in\(2),
      I3 => \^lsig_end_of_cmd_reg\,
      I4 => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\(0),
      O => sig_m_valid_out_reg(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70FF"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      I1 => \^sig_wdc2ibtt_tready\,
      I2 => \^lsig_end_of_cmd_reg\,
      I3 => sig_first_dbeat_reg_0,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F0"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      I1 => \^sig_wdc2ibtt_tready\,
      I2 => \^in\(9),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F0"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      I1 => \^sig_wdc2ibtt_tready\,
      I2 => \^in\(8),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F0"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      I1 => \^sig_wdc2ibtt_tready\,
      I2 => \^in\(7),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F0"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      I1 => \^sig_wdc2ibtt_tready\,
      I2 => \^in\(6),
      I3 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_7_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INDET_BTT.lsig_byte_cntr_reg[8]_0\(0),
      D => D(0),
      Q => \^in\(2),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INDET_BTT.lsig_byte_cntr_reg[8]_0\(1),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5\,
      Q => \^in\(12),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INDET_BTT.lsig_byte_cntr_reg[8]_0\(1),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4\,
      Q => \^in\(13),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_0\,
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_4\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_5\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_2_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_3_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_4_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[11]_i_5_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INDET_BTT.lsig_byte_cntr_reg[8]_0\(1),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7\,
      Q => \^in\(14),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INDET_BTT.lsig_byte_cntr_reg[8]_0\(1),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6\,
      Q => \^in\(15),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INDET_BTT.lsig_byte_cntr_reg[8]_0\(1),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5\,
      Q => \^in\(16),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INDET_BTT.lsig_byte_cntr_reg[8]_0\(1),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4\,
      Q => \^in\(17),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_0\,
      CO(3) => \NLW_GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_4\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_5\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_6\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[15]_i_3_n_7\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_5_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_6_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_7_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[15]_i_8_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INDET_BTT.lsig_byte_cntr_reg[8]_0\(0),
      D => D(1),
      Q => \^in\(3),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INDET_BTT.lsig_byte_cntr_reg[8]_0\(0),
      D => D(2),
      Q => \^in\(4),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INDET_BTT.lsig_byte_cntr_reg[8]_0\(0),
      D => D(3),
      Q => \^in\(5),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INDET_BTT.lsig_byte_cntr_reg[8]_0\(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_7\,
      Q => \^in\(6),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INDET_BTT.lsig_byte_cntr_reg[8]_0\(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_6\,
      Q => \^in\(7),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INDET_BTT.lsig_byte_cntr_reg[8]_0\(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_5\,
      Q => \^in\(8),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INDET_BTT.lsig_byte_cntr_reg[8]_0\(0),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_4\,
      Q => \^in\(9),
      R => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_0\,
      CO(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_1\,
      CO(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_2\,
      CO(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_4\,
      O(2) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_5\,
      O(1) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_6\,
      O(0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_i_3_n_7\,
      S(3) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_4_n_0\,
      S(2) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_5_n_0\,
      S(1) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_6_n_0\,
      S(0) => \GEN_INDET_BTT.lsig_byte_cntr[7]_i_7_n_0\
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INDET_BTT.lsig_byte_cntr_reg[8]_0\(1),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_7\,
      Q => \^in\(10),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_byte_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_INDET_BTT.lsig_byte_cntr_reg[8]_0\(1),
      D => \GEN_INDET_BTT.lsig_byte_cntr_reg[11]_i_1_n_6\,
      Q => \^in\(11),
      R => SR(0)
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7778000"
    )
        port map (
      I0 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      I1 => \^sig_wdc2ibtt_tready\,
      I2 => \^sig_next_cmd_cmplt_reg\,
      I3 => sig_ibtt2wdc_tlast,
      I4 => \^lsig_end_of_cmd_reg\,
      O => \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0\
    );
\GEN_INDET_BTT.lsig_end_of_cmd_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INDET_BTT.lsig_end_of_cmd_reg_i_1_n_0\,
      Q => \^lsig_end_of_cmd_reg\,
      R => sig_stream_rst
    );
\GEN_INDET_BTT.lsig_eop_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INDET_BTT.lsig_eop_reg_reg_0\,
      Q => \^lsig_eop_reg\,
      R => sig_stream_rst
    );
\INFERRED_GEN.data_reg[5][0]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^lsig_eop_reg\,
      I1 => \^sig_next_calc_error_reg_reg_0\,
      O => \^in\(18)
    );
\__3/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sig_cmd_fifo_data_out(5),
      I1 => sig_cmd_fifo_data_out(4),
      I2 => sig_cmd_fifo_data_out(6),
      O => lsig_start_vect(0)
    );
\sig_addr_posted_cntr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F80F0FE0"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(2),
      I2 => sig_last_mmap_dbeat_reg,
      I3 => \sig_addr_posted_cntr_reg[2]_0\,
      I4 => sig_addr_posted_cntr(0),
      O => \sig_addr_posted_cntr[0]_i_1_n_0\
    );
\sig_addr_posted_cntr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDBB2240"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[2]_0\,
      I1 => sig_last_mmap_dbeat_reg,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(1),
      O => \sig_addr_posted_cntr[1]_i_1_n_0\
    );
\sig_addr_posted_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2F0F0B0"
    )
        port map (
      I0 => \sig_addr_posted_cntr_reg[2]_0\,
      I1 => sig_last_mmap_dbeat_reg,
      I2 => sig_addr_posted_cntr(2),
      I3 => sig_addr_posted_cntr(0),
      I4 => sig_addr_posted_cntr(1),
      O => \sig_addr_posted_cntr[2]_i_1_n_0\
    );
\sig_addr_posted_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[0]_i_1_n_0\,
      Q => sig_addr_posted_cntr(0),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[1]_i_1_n_0\,
      Q => sig_addr_posted_cntr(1),
      R => sig_stream_rst
    );
\sig_addr_posted_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \sig_addr_posted_cntr[2]_i_1_n_0\,
      Q => sig_addr_posted_cntr(2),
      R => sig_stream_rst
    );
sig_data2wsc_calc_err_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_data2wsc_calc_err_reg_0,
      Q => \^in\(0),
      R => '0'
    );
sig_data2wsc_cmd_cmplt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_data2wsc_cmd_cmplt_reg_0,
      Q => \^in\(1),
      R => '0'
    );
\sig_data_reg_out[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^sig_wdc2ibtt_tready\,
      I1 => \out\,
      O => sig_m_valid_dup_reg(0)
    );
\sig_dbeat_cntr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(0),
      I2 => sig_dbeat_cntr(1),
      I3 => sig_dbeat_cntr(3),
      O => \sig_dbeat_cntr[4]_i_2_n_0\
    );
\sig_dbeat_cntr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(3),
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(2),
      I4 => sig_dbeat_cntr(4),
      O => \sig_dbeat_cntr[5]_i_2_n_0\
    );
\sig_dbeat_cntr[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sig_last_skid_reg_i_2_n_0,
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(3),
      I4 => sig_dbeat_cntr(2),
      O => \sig_dbeat_cntr_eq_0__2\
    );
\sig_dbeat_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(4),
      I1 => sig_dbeat_cntr(2),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_dbeat_cntr(3),
      I5 => sig_dbeat_cntr(5),
      O => \sig_dbeat_cntr[7]_i_4_n_0\
    );
\sig_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_20\,
      Q => sig_dbeat_cntr(0),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_19\,
      Q => sig_dbeat_cntr(1),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_18\,
      Q => sig_dbeat_cntr(2),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_17\,
      Q => sig_dbeat_cntr(3),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_16\,
      Q => sig_dbeat_cntr(4),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_15\,
      Q => sig_dbeat_cntr(5),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_14\,
      Q => sig_dbeat_cntr(6),
      R => sig_stream_rst
    );
\sig_dbeat_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_23\,
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13\,
      Q => sig_dbeat_cntr(7),
      R => sig_stream_rst
    );
sig_dqual_reg_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => '0',
      Q => sig_dqual_reg_empty,
      S => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
sig_dqual_reg_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => \^e\(0),
      Q => sig_dqual_reg_full,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
sig_first_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_11\,
      Q => sig_first_dbeat_reg_n_0,
      R => '0'
    );
sig_halt_cmplt_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF010000"
    )
        port map (
      I0 => sig_addr_posted_cntr(1),
      I1 => sig_addr_posted_cntr(0),
      I2 => sig_addr_posted_cntr(2),
      I3 => \^sig_next_calc_error_reg_reg_0\,
      I4 => \^sig_halt_reg_dly3\,
      O => sig_data2rst_stop_cmplt
    );
sig_halt_reg_dly1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_dly1_reg_0,
      Q => sig_halt_reg_dly1,
      R => sig_stream_rst
    );
sig_halt_reg_dly2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_dly1,
      Q => sig_halt_reg_dly2,
      R => sig_stream_rst
    );
sig_halt_reg_dly3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_halt_reg_dly2,
      Q => \^sig_halt_reg_dly3\,
      R => sig_stream_rst
    );
sig_last_dbeat_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_last_skid_reg_i_2_n_0,
      I5 => \sig_good_mmap_dbeat12_out__0\,
      O => \sig_first_dbeat1__0\
    );
sig_last_dbeat_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => sig_last_skid_reg_i_2_n_0,
      I1 => sig_dbeat_cntr(1),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(3),
      I4 => sig_dbeat_cntr(2),
      I5 => \sig_good_mmap_dbeat12_out__0\,
      O => \^sig_single_dbeat\
    );
sig_last_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_last_dbeat_reg_1,
      Q => \^sig_last_dbeat_reg_0\,
      R => '0'
    );
sig_last_mmap_dbeat_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sig_data2skid_wlast\,
      I1 => \sig_good_mmap_dbeat12_out__0\,
      O => sig_last_mmap_dbeat
    );
sig_last_mmap_dbeat_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_last_mmap_dbeat,
      Q => sig_last_mmap_dbeat_reg,
      R => sig_stream_rst
    );
sig_last_skid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => sig_dbeat_cntr(2),
      I1 => sig_dbeat_cntr(3),
      I2 => sig_dbeat_cntr(0),
      I3 => sig_dbeat_cntr(1),
      I4 => sig_last_skid_reg_i_2_n_0,
      I5 => sig_dqual_reg_full,
      O => \^sig_data2skid_wlast\
    );
sig_last_skid_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sig_dbeat_cntr(7),
      I1 => sig_dbeat_cntr(6),
      I2 => sig_dbeat_cntr(4),
      I3 => sig_dbeat_cntr(5),
      O => sig_last_skid_reg_i_2_n_0
    );
sig_ld_new_cmd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_22\,
      Q => sig_ld_new_cmd_reg,
      R => '0'
    );
sig_m_valid_dup_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A800"
    )
        port map (
      I0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\,
      I1 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      I2 => sig_halt_reg_dly1_reg_0,
      I3 => sig_dqual_reg_full,
      I4 => \^sig_next_calc_error_reg_reg_0\,
      O => sig_data2skid_wvalid
    );
sig_next_calc_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440000000000000"
    )
        port map (
      I0 => \^sig_next_calc_error_reg_reg_0\,
      I1 => sig_dqual_reg_full,
      I2 => sig_halt_reg_dly1_reg_0,
      I3 => \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\,
      I4 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_25\,
      I5 => sig_dqual_reg_empty_reg_0,
      O => \sig_good_mmap_dbeat12_out__0\
    );
sig_next_calc_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_cmd_fifo_data_out(35),
      Q => \^sig_next_calc_error_reg_reg_0\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
sig_next_cmd_cmplt_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_cmd_fifo_data_out(34),
      Q => \^sig_next_cmd_cmplt_reg\,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
sig_next_sequential_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => sig_cmd_fifo_data_out(33),
      Q => sig_next_sequential_reg,
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => lsig_start_vect(0),
      Q => \^q\(0),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => p_0_out(1),
      Q => \^q\(1),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => p_0_out(2),
      Q => \^q\(2),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_4\,
      Q => \^q\(3),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => p_0_out(4),
      Q => \^q\(4),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => p_0_out(5),
      Q => \^q\(5),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => p_0_out(6),
      Q => \^q\(6),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
\sig_next_strt_strb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^e\(0),
      D => '1',
      Q => \^q\(7),
      R => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2\
    );
sig_push_err2wsc_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => sig_ld_new_cmd_reg,
      I1 => \^sig_next_calc_error_reg_reg_0\,
      I2 => sig_first_dbeat_reg_0,
      I3 => sig_push_err2wsc,
      O => sig_push_err2wsc_i_1_n_0
    );
sig_push_err2wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_push_err2wsc_i_1_n_0,
      Q => sig_push_err2wsc,
      R => '0'
    );
sig_push_to_wsc_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \sig_good_mmap_dbeat12_out__0\,
      I1 => \sig_dbeat_cntr_eq_0__2\,
      I2 => sig_push_err2wsc,
      O => sig_set_push2wsc
    );
sig_push_to_wsc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_push_to_wsc_reg_0,
      Q => sig_data2wsc_valid,
      R => '0'
    );
sig_single_dbeat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_single_dbeat_reg_1,
      Q => \^sig_single_dbeat_reg_0\,
      R => '0'
    );
\sig_strb_reg_out[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sig_first_dbeat_reg_n_0,
      I1 => \^sig_single_dbeat_reg_0\,
      O => \sig_halt_strb1__0\
    );
\sig_strb_skid_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^sig_single_dbeat_reg_0\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_dly1_reg_0,
      I4 => \sig_strb_skid_reg_reg[7]\(0),
      O => \sig_next_strt_strb_reg_reg[7]_0\(0)
    );
\sig_strb_skid_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^sig_single_dbeat_reg_0\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_dly1_reg_0,
      I4 => \sig_strb_skid_reg_reg[7]\(1),
      O => \sig_next_strt_strb_reg_reg[7]_0\(1)
    );
\sig_strb_skid_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^sig_single_dbeat_reg_0\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_dly1_reg_0,
      I4 => \sig_strb_skid_reg_reg[7]\(2),
      O => \sig_next_strt_strb_reg_reg[7]_0\(2)
    );
\sig_strb_skid_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^sig_single_dbeat_reg_0\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_dly1_reg_0,
      I4 => \sig_strb_skid_reg_reg[7]\(3),
      O => \sig_next_strt_strb_reg_reg[7]_0\(3)
    );
\sig_strb_skid_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^sig_single_dbeat_reg_0\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_dly1_reg_0,
      I4 => \sig_strb_skid_reg_reg[7]\(4),
      O => \sig_next_strt_strb_reg_reg[7]_0\(4)
    );
\sig_strb_skid_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^sig_single_dbeat_reg_0\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_dly1_reg_0,
      I4 => \sig_strb_skid_reg_reg[7]\(5),
      O => \sig_next_strt_strb_reg_reg[7]_0\(5)
    );
\sig_strb_skid_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^sig_single_dbeat_reg_0\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_dly1_reg_0,
      I4 => \sig_strb_skid_reg_reg[7]\(6),
      O => \sig_next_strt_strb_reg_reg[7]_0\(6)
    );
\sig_strb_skid_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFFAB00"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^sig_single_dbeat_reg_0\,
      I2 => sig_first_dbeat_reg_n_0,
      I3 => sig_halt_reg_dly1_reg_0,
      I4 => \sig_strb_skid_reg_reg[7]\(7),
      O => \sig_next_strt_strb_reg_reg[7]_0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_fifo_generator_top is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    fifo_full_i : out STD_LOGIC;
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_s2mm_aclk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : out STD_LOGIC;
    m_axi_s2mm_aclk_1 : out STD_LOGIC;
    m_axi_s2mm_aclk_2 : out STD_LOGIC_VECTOR ( 26 downto 0 );
    s_axis_s2mm_aclk : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]_0\ : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : in STD_LOGIC;
    minusOp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[25]\ : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    p_88_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_last_skid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_fifo_generator_top : entity is "fifo_generator_top";
end system_axi_vdma_1_0_fifo_generator_top;

architecture STRUCTURE of system_axi_vdma_1_0_fifo_generator_top is
begin
\gbi.bi\: entity work.system_axi_vdma_1_0_fifo_generator_v13_2_3_builtin
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIN(3 downto 0) => DIN(3 downto 0),
      DOUT(8 downto 0) => DOUT(8 downto 0),
      E(0) => E(0),
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(11 downto 0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(11 downto 0),
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\,
      Q(0) => Q(0),
      WR_EN => WR_EN,
      fifo_full_i => fifo_full_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_aclk_0(0) => m_axi_s2mm_aclk_0(0),
      m_axi_s2mm_aclk_1 => m_axi_s2mm_aclk_1,
      m_axi_s2mm_aclk_2(26 downto 0) => m_axi_s2mm_aclk_2(26 downto 0),
      minusOp(11 downto 0) => minusOp(11 downto 0),
      p_88_out(31 downto 0) => p_88_out(31 downto 0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      \sig_data_skid_reg_reg[25]\ => \sig_data_skid_reg_reg[25]\,
      sig_last_skid_reg_reg(0) => sig_last_skid_reg_reg(0),
      \sig_mssa_index_reg_out_reg[0]\ => \sig_mssa_index_reg_out_reg[0]\,
      \sig_mssa_index_reg_out_reg[1]\ => \sig_mssa_index_reg_out_reg[1]\,
      \sig_mssa_index_reg_out_reg[1]_0\ => \sig_mssa_index_reg_out_reg[1]_0\,
      sig_reset_reg => sig_reset_reg,
      \vsize_vid_reg[12]\(11 downto 0) => \vsize_vid_reg[12]\(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_indet_btt is
  port (
    dout : out STD_LOGIC_VECTOR ( 12 downto 0 );
    empty : out STD_LOGIC;
    sig_clr_dbc_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    full : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    sig_ibtt2wdc_tlast : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    sig_dre_tvalid_i_reg : out STD_LOGIC;
    sig_ld_byte_cntr : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_reg_out_reg[67]\ : out STD_LOGIC_VECTOR ( 67 downto 0 );
    sig_m_valid_out_reg_1 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_m_valid_out_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_xfer_cmd_cmplt_reg0 : out STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ : out STD_LOGIC;
    \lsig_set_packer_full__1\ : out STD_LOGIC;
    sig_ibtt2dre_tready : out STD_LOGIC;
    sig_last_xfer_valid : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \sig_strb_reg_out_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_tlast_reg_reg_0 : in STD_LOGIC;
    sig_dre2ibtt_eop : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_1\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg_1\ : in STD_LOGIC;
    sig_adjusted_addr_incr : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \sig_byte_cntr_reg[7]_0\ : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[11]\ : in STD_LOGIC;
    sig_wdc2ibtt_tready : in STD_LOGIC;
    lsig_end_of_cmd_reg : in STD_LOGIC;
    lsig_eop_reg : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_byte_cntr_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_child_qual_first_of_2 : in STD_LOGIC;
    sig_child_qual_error_reg : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    \sig_byte_cntr_reg[7]_2\ : in STD_LOGIC;
    \sig_child_addr_cntr_lsh_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sig_child_addr_cntr_lsh_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_child_addr_cntr_lsh_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_datamover_indet_btt : entity is "axi_datamover_indet_btt";
end system_axi_vdma_1_0_axi_datamover_indet_btt;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_indet_btt is
  signal \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_3\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \^include_packing.lsig_0ffset_cntr_reg[0]_0\ : STD_LOGIC;
  signal \^include_packing.lsig_first_dbeat_reg_0\ : STD_LOGIC;
  signal \^include_packing.lsig_packer_full_reg_0\ : STD_LOGIC;
  signal I_DATA_FIFO_n_100 : STD_LOGIC;
  signal I_DATA_FIFO_n_101 : STD_LOGIC;
  signal I_DATA_FIFO_n_102 : STD_LOGIC;
  signal I_DATA_FIFO_n_103 : STD_LOGIC;
  signal I_DATA_FIFO_n_104 : STD_LOGIC;
  signal I_DATA_FIFO_n_105 : STD_LOGIC;
  signal I_DATA_FIFO_n_106 : STD_LOGIC;
  signal I_DATA_FIFO_n_107 : STD_LOGIC;
  signal I_DATA_FIFO_n_108 : STD_LOGIC;
  signal I_DATA_FIFO_n_109 : STD_LOGIC;
  signal I_DATA_FIFO_n_110 : STD_LOGIC;
  signal I_DATA_FIFO_n_111 : STD_LOGIC;
  signal I_DATA_FIFO_n_112 : STD_LOGIC;
  signal I_DATA_FIFO_n_113 : STD_LOGIC;
  signal I_DATA_FIFO_n_114 : STD_LOGIC;
  signal I_DATA_FIFO_n_115 : STD_LOGIC;
  signal I_DATA_FIFO_n_116 : STD_LOGIC;
  signal I_DATA_FIFO_n_117 : STD_LOGIC;
  signal I_DATA_FIFO_n_118 : STD_LOGIC;
  signal I_DATA_FIFO_n_119 : STD_LOGIC;
  signal I_DATA_FIFO_n_120 : STD_LOGIC;
  signal I_DATA_FIFO_n_121 : STD_LOGIC;
  signal I_DATA_FIFO_n_122 : STD_LOGIC;
  signal I_DATA_FIFO_n_123 : STD_LOGIC;
  signal I_DATA_FIFO_n_124 : STD_LOGIC;
  signal I_DATA_FIFO_n_126 : STD_LOGIC;
  signal I_DATA_FIFO_n_127 : STD_LOGIC;
  signal I_DATA_FIFO_n_128 : STD_LOGIC;
  signal I_DATA_FIFO_n_129 : STD_LOGIC;
  signal I_DATA_FIFO_n_130 : STD_LOGIC;
  signal I_DATA_FIFO_n_131 : STD_LOGIC;
  signal I_DATA_FIFO_n_132 : STD_LOGIC;
  signal I_DATA_FIFO_n_133 : STD_LOGIC;
  signal I_DATA_FIFO_n_134 : STD_LOGIC;
  signal I_DATA_FIFO_n_135 : STD_LOGIC;
  signal I_DATA_FIFO_n_136 : STD_LOGIC;
  signal I_DATA_FIFO_n_137 : STD_LOGIC;
  signal I_DATA_FIFO_n_138 : STD_LOGIC;
  signal I_DATA_FIFO_n_139 : STD_LOGIC;
  signal I_DATA_FIFO_n_140 : STD_LOGIC;
  signal I_DATA_FIFO_n_141 : STD_LOGIC;
  signal I_DATA_FIFO_n_142 : STD_LOGIC;
  signal I_DATA_FIFO_n_143 : STD_LOGIC;
  signal I_DATA_FIFO_n_144 : STD_LOGIC;
  signal I_DATA_FIFO_n_145 : STD_LOGIC;
  signal I_DATA_FIFO_n_146 : STD_LOGIC;
  signal I_DATA_FIFO_n_147 : STD_LOGIC;
  signal I_DATA_FIFO_n_148 : STD_LOGIC;
  signal I_DATA_FIFO_n_149 : STD_LOGIC;
  signal I_DATA_FIFO_n_150 : STD_LOGIC;
  signal I_DATA_FIFO_n_151 : STD_LOGIC;
  signal I_DATA_FIFO_n_152 : STD_LOGIC;
  signal I_DATA_FIFO_n_153 : STD_LOGIC;
  signal I_DATA_FIFO_n_154 : STD_LOGIC;
  signal I_DATA_FIFO_n_155 : STD_LOGIC;
  signal I_DATA_FIFO_n_156 : STD_LOGIC;
  signal I_DATA_FIFO_n_157 : STD_LOGIC;
  signal I_DATA_FIFO_n_158 : STD_LOGIC;
  signal I_DATA_FIFO_n_159 : STD_LOGIC;
  signal I_DATA_FIFO_n_160 : STD_LOGIC;
  signal I_DATA_FIFO_n_161 : STD_LOGIC;
  signal I_DATA_FIFO_n_162 : STD_LOGIC;
  signal I_DATA_FIFO_n_163 : STD_LOGIC;
  signal I_DATA_FIFO_n_164 : STD_LOGIC;
  signal I_DATA_FIFO_n_75 : STD_LOGIC;
  signal I_DATA_FIFO_n_76 : STD_LOGIC;
  signal I_DATA_FIFO_n_78 : STD_LOGIC;
  signal I_DATA_FIFO_n_83 : STD_LOGIC;
  signal I_DATA_FIFO_n_84 : STD_LOGIC;
  signal I_DATA_FIFO_n_85 : STD_LOGIC;
  signal I_DATA_FIFO_n_86 : STD_LOGIC;
  signal I_DATA_FIFO_n_87 : STD_LOGIC;
  signal I_DATA_FIFO_n_88 : STD_LOGIC;
  signal I_DATA_FIFO_n_89 : STD_LOGIC;
  signal I_DATA_FIFO_n_90 : STD_LOGIC;
  signal I_DATA_FIFO_n_91 : STD_LOGIC;
  signal I_DATA_FIFO_n_92 : STD_LOGIC;
  signal I_DATA_FIFO_n_93 : STD_LOGIC;
  signal I_DATA_FIFO_n_94 : STD_LOGIC;
  signal I_DATA_FIFO_n_95 : STD_LOGIC;
  signal I_DATA_FIFO_n_96 : STD_LOGIC;
  signal I_DATA_FIFO_n_97 : STD_LOGIC;
  signal I_DATA_FIFO_n_98 : STD_LOGIC;
  signal I_DATA_FIFO_n_99 : STD_LOGIC;
  signal I_XD_FIFO_n_22 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lsig_combined_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal lsig_combined_strb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \lsig_flag_slice_reg[0]_1\ : STD_LOGIC;
  signal \lsig_flag_slice_reg[1]_0\ : STD_LOGIC;
  signal p_0_in_4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal s_data : STD_LOGIC_VECTOR ( 67 downto 64 );
  signal \sig_burst_dbeat_cntr[6]_i_4_n_0\ : STD_LOGIC;
  signal \sig_burst_dbeat_cntr_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sig_byte_cntr : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal \^sig_clr_dbc_reg\ : STD_LOGIC;
  signal sig_clr_dbeat_cntr0_out : STD_LOGIC;
  signal sig_data_fifo_data_in : STD_LOGIC_VECTOR ( 73 downto 72 );
  signal sig_data_fifo_data_out : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \sig_dbc_max__4\ : STD_LOGIC;
  signal sig_dre2ibtt_eop_reg : STD_LOGIC;
  signal sig_dre2ibtt_tlast_reg : STD_LOGIC;
  signal \^sig_dre_tvalid_i_reg\ : STD_LOGIC;
  signal sig_incr_dbeat_cntr : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[3]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[4]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sig_burst_dbeat_cntr[6]_i_4\ : label is "soft_lutpair142";
begin
  \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ <= \^include_packing.lsig_0ffset_cntr_reg[0]_0\;
  \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ <= \^include_packing.lsig_first_dbeat_reg_0\;
  \INCLUDE_PACKING.lsig_packer_full_reg_0\ <= \^include_packing.lsig_packer_full_reg_0\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  sig_clr_dbc_reg <= \^sig_clr_dbc_reg\;
  sig_dre_tvalid_i_reg <= \^sig_dre_tvalid_i_reg\;
\ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF\: entity work.system_axi_vdma_1_0_axi_datamover_skid_buf
     port map (
      CO(0) => CO(0),
      D(3 downto 0) => s_data(67 downto 64),
      E(0) => E(0),
      \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\(3 downto 0) => \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\(3 downto 0),
      dout(73 downto 0) => sig_data_fifo_data_out(73 downto 0),
      empty => I_DATA_FIFO_n_75,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_eop_reg => lsig_eop_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \out\,
      rd_en => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_3\,
      \sig_data_reg_out_reg[67]_0\(67 downto 0) => \sig_data_reg_out_reg[67]\(67 downto 0),
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_init_reg => sig_init_reg,
      sig_m_valid_out_reg_0 => sig_m_valid_out_reg,
      sig_m_valid_out_reg_1(1 downto 0) => sig_m_valid_out_reg_0(1 downto 0),
      sig_m_valid_out_reg_2 => sig_m_valid_out_reg_1,
      sig_m_valid_out_reg_3(3 downto 0) => sig_m_valid_out_reg_2(3 downto 0),
      sig_m_valid_out_reg_4 => \sig_byte_cntr_reg[7]_0\,
      \sig_strb_reg_out_reg[7]_0\(7 downto 0) => \sig_strb_reg_out_reg[7]\(7 downto 0),
      sig_stream_rst => sig_stream_rst,
      sig_wdc2ibtt_tready => sig_wdc2ibtt_tready
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_157,
      Q => lsig_combined_data(0),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_147,
      Q => lsig_combined_data(10),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_146,
      Q => lsig_combined_data(11),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_145,
      Q => lsig_combined_data(12),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_144,
      Q => lsig_combined_data(13),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_143,
      Q => lsig_combined_data(14),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_142,
      Q => lsig_combined_data(15),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_141,
      Q => lsig_combined_data(16),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_140,
      Q => lsig_combined_data(17),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_139,
      Q => lsig_combined_data(18),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_138,
      Q => lsig_combined_data(19),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_156,
      Q => lsig_combined_data(1),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_137,
      Q => lsig_combined_data(20),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_136,
      Q => lsig_combined_data(21),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_135,
      Q => lsig_combined_data(22),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_134,
      Q => lsig_combined_data(23),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_133,
      Q => lsig_combined_data(24),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_132,
      Q => lsig_combined_data(25),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_131,
      Q => lsig_combined_data(26),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_130,
      Q => lsig_combined_data(27),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_129,
      Q => lsig_combined_data(28),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_128,
      Q => lsig_combined_data(29),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_155,
      Q => lsig_combined_data(2),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_127,
      Q => lsig_combined_data(30),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_126,
      Q => lsig_combined_data(31),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_154,
      Q => lsig_combined_data(3),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_153,
      Q => lsig_combined_data(4),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_152,
      Q => lsig_combined_data(5),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_151,
      Q => lsig_combined_data(6),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_150,
      Q => lsig_combined_data(7),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_149,
      Q => lsig_combined_data(8),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_148,
      Q => lsig_combined_data(9),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_124,
      Q => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_123,
      Q => lsig_combined_strb(0),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_122,
      Q => lsig_combined_strb(1),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_121,
      Q => lsig_combined_strb(2),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[0]_1\,
      D => I_DATA_FIFO_n_120,
      Q => lsig_combined_strb(3),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_119,
      Q => lsig_combined_data(32),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_109,
      Q => lsig_combined_data(42),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_108,
      Q => lsig_combined_data(43),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_107,
      Q => lsig_combined_data(44),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_106,
      Q => lsig_combined_data(45),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_105,
      Q => lsig_combined_data(46),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_104,
      Q => lsig_combined_data(47),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_103,
      Q => lsig_combined_data(48),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_102,
      Q => lsig_combined_data(49),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_101,
      Q => lsig_combined_data(50),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_100,
      Q => lsig_combined_data(51),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_118,
      Q => lsig_combined_data(33),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_99,
      Q => lsig_combined_data(52),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_98,
      Q => lsig_combined_data(53),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_97,
      Q => lsig_combined_data(54),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_96,
      Q => lsig_combined_data(55),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_95,
      Q => lsig_combined_data(56),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_94,
      Q => lsig_combined_data(57),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_93,
      Q => lsig_combined_data(58),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_92,
      Q => lsig_combined_data(59),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_91,
      Q => lsig_combined_data(60),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_90,
      Q => lsig_combined_data(61),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_117,
      Q => lsig_combined_data(34),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_89,
      Q => lsig_combined_data(62),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_88,
      Q => lsig_combined_data(63),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_116,
      Q => lsig_combined_data(35),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_115,
      Q => lsig_combined_data(36),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_114,
      Q => lsig_combined_data(37),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_113,
      Q => lsig_combined_data(38),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_112,
      Q => lsig_combined_data(39),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_111,
      Q => lsig_combined_data(40),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_110,
      Q => lsig_combined_data(41),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0\(0),
      Q => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_83,
      Q => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_87,
      Q => lsig_combined_strb(4),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_86,
      Q => lsig_combined_strb(5),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_85,
      Q => lsig_combined_strb(6),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axi_s2mm_aclk,
      CE => \lsig_flag_slice_reg[1]_0\,
      D => I_DATA_FIFO_n_84,
      Q => lsig_combined_strb(7),
      R => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\,
      Q => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      R => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_first_dbeat_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INCLUDE_PACKING.lsig_first_dbeat_reg_1\,
      Q => \^include_packing.lsig_first_dbeat_reg_0\,
      S => sig_stream_rst
    );
\INCLUDE_PACKING.lsig_packer_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \INCLUDE_PACKING.lsig_packer_full_reg_1\,
      Q => \^include_packing.lsig_packer_full_reg_0\,
      R => sig_stream_rst
    );
I_DATA_FIFO: entity work.\system_axi_vdma_1_0_axi_datamover_sfifo_autord__parameterized0\
     port map (
      D(0) => I_DATA_FIFO_n_83,
      E(0) => \^sig_dre_tvalid_i_reg\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]\ => \^include_packing.lsig_first_dbeat_reg_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\ => \^include_packing.lsig_0ffset_cntr_reg[0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_1\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][1]\ => sig_dre2ibtt_tlast_reg_reg_0,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_strb_slice_reg_reg[0][0]\ => \^include_packing.lsig_packer_full_reg_0\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]\(8 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\(8 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]\(8 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]_0\(8 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]\(8 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]_0\(8 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]\(8 downto 0) => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0\(8 downto 0),
      \INCLUDE_PACKING.lsig_first_dbeat_reg\(0) => \lsig_flag_slice_reg[1]_0\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\(3) => I_DATA_FIFO_n_84,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\(2) => I_DATA_FIFO_n_85,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\(1) => I_DATA_FIFO_n_86,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\(0) => I_DATA_FIFO_n_87,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(31) => I_DATA_FIFO_n_88,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(30) => I_DATA_FIFO_n_89,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(29) => I_DATA_FIFO_n_90,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(28) => I_DATA_FIFO_n_91,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(27) => I_DATA_FIFO_n_92,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(26) => I_DATA_FIFO_n_93,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(25) => I_DATA_FIFO_n_94,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(24) => I_DATA_FIFO_n_95,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(23) => I_DATA_FIFO_n_96,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(22) => I_DATA_FIFO_n_97,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(21) => I_DATA_FIFO_n_98,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(20) => I_DATA_FIFO_n_99,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(19) => I_DATA_FIFO_n_100,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(18) => I_DATA_FIFO_n_101,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(17) => I_DATA_FIFO_n_102,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(16) => I_DATA_FIFO_n_103,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(15) => I_DATA_FIFO_n_104,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(14) => I_DATA_FIFO_n_105,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(13) => I_DATA_FIFO_n_106,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(12) => I_DATA_FIFO_n_107,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(11) => I_DATA_FIFO_n_108,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(10) => I_DATA_FIFO_n_109,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(9) => I_DATA_FIFO_n_110,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(8) => I_DATA_FIFO_n_111,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(7) => I_DATA_FIFO_n_112,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(6) => I_DATA_FIFO_n_113,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(5) => I_DATA_FIFO_n_114,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(4) => I_DATA_FIFO_n_115,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(3) => I_DATA_FIFO_n_116,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(2) => I_DATA_FIFO_n_117,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(1) => I_DATA_FIFO_n_118,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\(0) => I_DATA_FIFO_n_119,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_2\(3) => I_DATA_FIFO_n_120,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_2\(2) => I_DATA_FIFO_n_121,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_2\(1) => I_DATA_FIFO_n_122,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_2\(0) => I_DATA_FIFO_n_123,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_3\(0) => I_DATA_FIFO_n_124,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_4\(0) => \lsig_flag_slice_reg[0]_1\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(31) => I_DATA_FIFO_n_126,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(30) => I_DATA_FIFO_n_127,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(29) => I_DATA_FIFO_n_128,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(28) => I_DATA_FIFO_n_129,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(27) => I_DATA_FIFO_n_130,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(26) => I_DATA_FIFO_n_131,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(25) => I_DATA_FIFO_n_132,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(24) => I_DATA_FIFO_n_133,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(23) => I_DATA_FIFO_n_134,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(22) => I_DATA_FIFO_n_135,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(21) => I_DATA_FIFO_n_136,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(20) => I_DATA_FIFO_n_137,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(19) => I_DATA_FIFO_n_138,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(18) => I_DATA_FIFO_n_139,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(17) => I_DATA_FIFO_n_140,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(16) => I_DATA_FIFO_n_141,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(15) => I_DATA_FIFO_n_142,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(14) => I_DATA_FIFO_n_143,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(13) => I_DATA_FIFO_n_144,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(12) => I_DATA_FIFO_n_145,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(11) => I_DATA_FIFO_n_146,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(10) => I_DATA_FIFO_n_147,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(9) => I_DATA_FIFO_n_148,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(8) => I_DATA_FIFO_n_149,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(7) => I_DATA_FIFO_n_150,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(6) => I_DATA_FIFO_n_151,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(5) => I_DATA_FIFO_n_152,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(4) => I_DATA_FIFO_n_153,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(3) => I_DATA_FIFO_n_154,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(2) => I_DATA_FIFO_n_155,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(1) => I_DATA_FIFO_n_156,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_5\(0) => I_DATA_FIFO_n_157,
      Q(7 downto 0) => sig_byte_cntr(10 downto 3),
      S(0) => S(0),
      SR(0) => I_DATA_FIFO_n_76,
      din(73 downto 72) => sig_data_fifo_data_in(73 downto 72),
      din(71 downto 64) => lsig_combined_strb(7 downto 0),
      din(63 downto 0) => lsig_combined_data(63 downto 0),
      dout(73 downto 0) => sig_data_fifo_data_out(73 downto 0),
      empty => I_DATA_FIFO_n_75,
      full => full,
      \gen_wr_a.gen_word_narrow.mem_reg_1\(3 downto 0) => s_data(67 downto 64),
      \lsig_set_packer_full__1\ => \lsig_set_packer_full__1\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_en => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF_n_3\,
      \sig_byte_cntr_reg[10]\(6) => I_DATA_FIFO_n_158,
      \sig_byte_cntr_reg[10]\(5) => I_DATA_FIFO_n_159,
      \sig_byte_cntr_reg[10]\(4) => I_DATA_FIFO_n_160,
      \sig_byte_cntr_reg[10]\(3) => I_DATA_FIFO_n_161,
      \sig_byte_cntr_reg[10]\(2) => I_DATA_FIFO_n_162,
      \sig_byte_cntr_reg[10]\(1) => I_DATA_FIFO_n_163,
      \sig_byte_cntr_reg[10]\(0) => I_DATA_FIFO_n_164,
      \sig_byte_cntr_reg[7]\ => \sig_byte_cntr_reg[7]_0\,
      \sig_byte_cntr_reg[7]_0\(0) => \sig_byte_cntr_reg[7]_1\(0),
      \sig_byte_cntr_reg[7]_1\ => \sig_byte_cntr_reg[7]_2\,
      \sig_byte_cntr_reg[7]_2\ => I_XD_FIFO_n_22,
      sig_clr_dbc_reg_reg(0) => I_DATA_FIFO_n_78,
      sig_clr_dbc_reg_reg_0 => sig_ld_byte_cntr,
      sig_clr_dbeat_cntr0_out => sig_clr_dbeat_cntr0_out,
      \sig_dbc_max__4\ => \sig_dbc_max__4\,
      sig_ibtt2dre_tready => sig_ibtt2dre_tready,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_out_reg(0) => sig_incr_dbeat_cntr,
      wr_en => \^sig_clr_dbc_reg\
    );
I_XD_FIFO: entity work.system_axi_vdma_1_0_axi_datamover_sfifo_autord
     port map (
      D(4 downto 0) => D(4 downto 0),
      O(3 downto 0) => O(3 downto 0),
      din(12) => sig_dre2ibtt_eop_reg,
      din(11) => sig_dre2ibtt_tlast_reg,
      din(10 downto 3) => sig_byte_cntr(10 downto 3),
      din(2 downto 0) => \^q\(2 downto 0),
      dout(12 downto 0) => dout(12 downto 0),
      empty => empty,
      \gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg\ => I_XD_FIFO_n_22,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0\(3 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0\(3 downto 0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(2 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(2 downto 0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3 downto 0) => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      rd_en => rd_en,
      sig_adjusted_addr_incr(10 downto 0) => sig_adjusted_addr_incr(10 downto 0),
      sig_child_addr_cntr_lsh_reg(2 downto 0) => sig_child_addr_cntr_lsh_reg(2 downto 0),
      \sig_child_addr_cntr_lsh_reg[11]\ => \sig_child_addr_cntr_lsh_reg[11]\,
      \sig_child_addr_cntr_lsh_reg[11]_0\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[11]_0\(3 downto 0),
      \sig_child_addr_cntr_lsh_reg[3]\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[3]\(3 downto 0),
      \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0) => \sig_child_addr_cntr_lsh_reg[7]\(3 downto 0),
      sig_child_qual_error_reg => sig_child_qual_error_reg,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_clr_dbc_reg => \^sig_clr_dbc_reg\,
      sig_last_xfer_valid => sig_last_xfer_valid,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_cmd_cmplt_reg0 => sig_xfer_cmd_cmplt_reg0
    );
\sig_burst_dbeat_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(0),
      O => p_0_in_4(0)
    );
\sig_burst_dbeat_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(0),
      I1 => \sig_burst_dbeat_cntr_reg__0\(1),
      O => p_0_in_4(1)
    );
\sig_burst_dbeat_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(0),
      I1 => \sig_burst_dbeat_cntr_reg__0\(1),
      I2 => \sig_burst_dbeat_cntr_reg__0\(2),
      O => p_0_in_4(2)
    );
\sig_burst_dbeat_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(1),
      I1 => \sig_burst_dbeat_cntr_reg__0\(0),
      I2 => \sig_burst_dbeat_cntr_reg__0\(2),
      I3 => \sig_burst_dbeat_cntr_reg__0\(3),
      O => p_0_in_4(3)
    );
\sig_burst_dbeat_cntr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(2),
      I1 => \sig_burst_dbeat_cntr_reg__0\(0),
      I2 => \sig_burst_dbeat_cntr_reg__0\(1),
      I3 => \sig_burst_dbeat_cntr_reg__0\(3),
      I4 => \sig_burst_dbeat_cntr_reg__0\(4),
      O => p_0_in_4(4)
    );
\sig_burst_dbeat_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(3),
      I1 => \sig_burst_dbeat_cntr_reg__0\(1),
      I2 => \sig_burst_dbeat_cntr_reg__0\(0),
      I3 => \sig_burst_dbeat_cntr_reg__0\(2),
      I4 => \sig_burst_dbeat_cntr_reg__0\(4),
      I5 => \sig_burst_dbeat_cntr_reg__0\(5),
      O => p_0_in_4(5)
    );
\sig_burst_dbeat_cntr[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(4),
      I1 => \sig_burst_dbeat_cntr_reg__0\(2),
      I2 => \sig_burst_dbeat_cntr[6]_i_4_n_0\,
      I3 => \sig_burst_dbeat_cntr_reg__0\(3),
      I4 => \sig_burst_dbeat_cntr_reg__0\(5),
      I5 => \sig_burst_dbeat_cntr_reg__0\(6),
      O => p_0_in_4(6)
    );
\sig_burst_dbeat_cntr[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(1),
      I1 => \sig_burst_dbeat_cntr_reg__0\(0),
      O => \sig_burst_dbeat_cntr[6]_i_4_n_0\
    );
\sig_burst_dbeat_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => p_0_in_4(0),
      Q => \sig_burst_dbeat_cntr_reg__0\(0),
      R => I_DATA_FIFO_n_76
    );
\sig_burst_dbeat_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => p_0_in_4(1),
      Q => \sig_burst_dbeat_cntr_reg__0\(1),
      R => I_DATA_FIFO_n_76
    );
\sig_burst_dbeat_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => p_0_in_4(2),
      Q => \sig_burst_dbeat_cntr_reg__0\(2),
      R => I_DATA_FIFO_n_76
    );
\sig_burst_dbeat_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => p_0_in_4(3),
      Q => \sig_burst_dbeat_cntr_reg__0\(3),
      R => I_DATA_FIFO_n_76
    );
\sig_burst_dbeat_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => p_0_in_4(4),
      Q => \sig_burst_dbeat_cntr_reg__0\(4),
      R => I_DATA_FIFO_n_76
    );
\sig_burst_dbeat_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => p_0_in_4(5),
      Q => \sig_burst_dbeat_cntr_reg__0\(5),
      R => I_DATA_FIFO_n_76
    );
\sig_burst_dbeat_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => sig_incr_dbeat_cntr,
      D => p_0_in_4(6),
      Q => \sig_burst_dbeat_cntr_reg__0\(6),
      R => I_DATA_FIFO_n_76
    );
\sig_byte_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_dre_tvalid_i_reg\,
      D => \sig_byte_cntr_reg[3]_0\(0),
      Q => \^q\(0),
      R => I_DATA_FIFO_n_78
    );
\sig_byte_cntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_dre_tvalid_i_reg\,
      D => I_DATA_FIFO_n_158,
      Q => sig_byte_cntr(10),
      R => SR(0)
    );
\sig_byte_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_dre_tvalid_i_reg\,
      D => \sig_byte_cntr_reg[3]_0\(1),
      Q => \^q\(1),
      R => I_DATA_FIFO_n_78
    );
\sig_byte_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_dre_tvalid_i_reg\,
      D => \sig_byte_cntr_reg[3]_0\(2),
      Q => \^q\(2),
      R => I_DATA_FIFO_n_78
    );
\sig_byte_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_dre_tvalid_i_reg\,
      D => \sig_byte_cntr_reg[3]_0\(3),
      Q => sig_byte_cntr(3),
      R => I_DATA_FIFO_n_78
    );
\sig_byte_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_dre_tvalid_i_reg\,
      D => I_DATA_FIFO_n_164,
      Q => sig_byte_cntr(4),
      R => I_DATA_FIFO_n_78
    );
\sig_byte_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_dre_tvalid_i_reg\,
      D => I_DATA_FIFO_n_163,
      Q => sig_byte_cntr(5),
      R => I_DATA_FIFO_n_78
    );
\sig_byte_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_dre_tvalid_i_reg\,
      D => I_DATA_FIFO_n_162,
      Q => sig_byte_cntr(6),
      R => I_DATA_FIFO_n_78
    );
\sig_byte_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_dre_tvalid_i_reg\,
      D => I_DATA_FIFO_n_161,
      Q => sig_byte_cntr(7),
      R => I_DATA_FIFO_n_78
    );
\sig_byte_cntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_dre_tvalid_i_reg\,
      D => I_DATA_FIFO_n_160,
      Q => sig_byte_cntr(8),
      R => SR(0)
    );
\sig_byte_cntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \^sig_dre_tvalid_i_reg\,
      D => I_DATA_FIFO_n_159,
      Q => sig_byte_cntr(9),
      R => SR(0)
    );
sig_clr_dbc_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \sig_burst_dbeat_cntr_reg__0\(6),
      I1 => \sig_burst_dbeat_cntr_reg__0\(4),
      I2 => \sig_burst_dbeat_cntr_reg__0\(5),
      I3 => \sig_burst_dbeat_cntr[6]_i_4_n_0\,
      I4 => \sig_burst_dbeat_cntr_reg__0\(3),
      I5 => \sig_burst_dbeat_cntr_reg__0\(2),
      O => \sig_dbc_max__4\
    );
sig_clr_dbc_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_clr_dbeat_cntr0_out,
      Q => \^sig_clr_dbc_reg\,
      R => sig_stream_rst
    );
sig_dre2ibtt_eop_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre2ibtt_eop,
      Q => sig_dre2ibtt_eop_reg,
      R => sig_stream_rst
    );
sig_dre2ibtt_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_dre2ibtt_tlast_reg_reg_0,
      Q => sig_dre2ibtt_tlast_reg,
      R => sig_stream_rst
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][0]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][0]\,
      O => sig_data_fifo_data_in(73)
    );
\xpm_fifo_instance.xpm_fifo_sync_inst_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg_n_0_[0][1]\,
      I1 => \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg_n_0_[1][1]\,
      O => sig_data_fifo_data_in(72)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_s2mm_realign is
  port (
    sig_s_ready_out_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    sig_s_ready_dup4_reg : out STD_LOGIC;
    FIFO_Full_reg : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    sig_eop_sent : out STD_LOGIC;
    sig_sm_ld_dre_cmd_reg_0 : out STD_LOGIC;
    sig_sm_ld_dre_cmd_reg_1 : out STD_LOGIC;
    sig_init_reg2 : out STD_LOGIC;
    sig_flush_db1_reg : out STD_LOGIC;
    sig_flush_db2_reg : out STD_LOGIC;
    sig_dre_tvalid_i_reg : out STD_LOGIC;
    sig_tlast_out_reg : out STD_LOGIC;
    \GEN_INDET_BTT.lsig_absorb2tlast_reg\ : out STD_LOGIC;
    ld_btt_cntr_reg1 : out STD_LOGIC;
    ld_btt_cntr_reg2_reg : out STD_LOGIC;
    ld_btt_cntr_reg3 : out STD_LOGIC;
    sig_cmd_full_reg : out STD_LOGIC;
    p_9_out_0 : out STD_LOGIC;
    lsig_pullreg_empty : out STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_0\ : out STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0\ : out STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_strb_skid_reg_reg[1]\ : out STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[4]\ : out STD_LOGIC;
    sig_m_valid_out_reg : out STD_LOGIC;
    sig_flush_db1_reg_0 : out STD_LOGIC;
    sig_dre_halted_reg : out STD_LOGIC;
    \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre_tvalid_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    lsig_dre_tlast_output_beat18_out : out STD_LOGIC;
    sig_inhibit_rdy_n : out STD_LOGIC;
    sig_tlast_sent08_out : out STD_LOGIC;
    sig_final_mux_has_tlast : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_tstrb_fifo_rdy : out STD_LOGIC;
    lsig_clr_absorb2tlast : out STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_dre2ibtt_eop : out STD_LOGIC;
    \sig_realign_strt_offset_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_stream_rst : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_last_skid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_skid_mux_out : in STD_LOGIC;
    sig_init_reg : in STD_LOGIC;
    sig_flush_db1_reg_1 : in STD_LOGIC;
    sig_flush_db2_reg_0 : in STD_LOGIC;
    sig_dre_tvalid_i_reg_1 : in STD_LOGIC;
    sig_tlast_out_reg_0 : in STD_LOGIC;
    ld_btt_cntr_reg1_reg : in STD_LOGIC;
    ld_btt_cntr_reg2_reg_0 : in STD_LOGIC;
    ld_btt_cntr_reg3_reg : in STD_LOGIC;
    sig_cmd_full_reg_0 : in STD_LOGIC;
    sig_cmd_empty_reg : in STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg_0\ : in STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_1\ : in STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_1\ : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 8 downto 0 );
    sig_init_done_reg : in STD_LOGIC;
    sig_ld_byte_cntr : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_byte_cntr_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    p_9_out_1 : in STD_LOGIC;
    sig_s_ready_dup4_reg_0 : in STD_LOGIC;
    sig_ibtt2dre_tready : in STD_LOGIC;
    lsig_0ffset_cntr : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \sig_data_skid_reg_reg[26]\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \sig_mssa_index_reg_out_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_datamover_s2mm_realign : entity is "axi_datamover_s2mm_realign";
end system_axi_vdma_1_0_axi_datamover_s2mm_realign;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_s2mm_realign is
  signal \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_50\ : STD_LOGIC;
  signal \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_52\ : STD_LOGIC;
  signal \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_8\ : STD_LOGIC;
  signal \^gen_include_dre.lsig_pull_strt_offset_reg_reg[0]_0\ : STD_LOGIC;
  signal \^gen_include_dre.lsig_push_strt_offset_reg_reg[0]_0\ : STD_LOGIC;
  signal \^gen_include_dre.lsig_pushreg_full_reg_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_16\ : STD_LOGIC;
  signal \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_30\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[4]\ : STD_LOGIC;
  signal I_DRE_CNTL_FIFO_n_25 : STD_LOGIC;
  signal \I_TSTRB_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal lsig_cmd_fetch_pause : STD_LOGIC;
  signal lsig_eop_reg : STD_LOGIC;
  signal \^lsig_pullreg_empty\ : STD_LOGIC;
  signal lsig_strm_eop_asserted6_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_28_out : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_51_out : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_9_out_0\ : STD_LOGIC;
  signal sig_cmd_fifo_data_out : STD_LOGIC_VECTOR ( 27 downto 6 );
  signal sig_cmdcntl_sm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_cmdcntl_sm_state_ns : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sig_cmdcntl_sm_state_ns119_out__1\ : STD_LOGIC;
  signal sig_data_reg_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sig_dre_halted_reg\ : STD_LOGIC;
  signal sig_eop_halt_xfer : STD_LOGIC;
  signal \^sig_flush_db1_reg\ : STD_LOGIC;
  signal \^sig_m_valid_out_reg\ : STD_LOGIC;
  signal sig_need_cmd_flush : STD_LOGIC;
  signal sig_rd_empty : STD_LOGIC;
  signal sig_sm_ld_dre_cmd_ns : STD_LOGIC;
  signal \^sig_sm_ld_dre_cmd_reg_1\ : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo : STD_LOGIC;
  signal sig_sm_pop_cmd_fifo_ns : STD_LOGIC;
  signal sig_strm_tvalid : STD_LOGIC;
  signal sig_tlast_enables : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[0]\ : label is "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ : label is "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sig_cmdcntl_sm_state_reg[2]\ : label is "init:000,ld_dre_scatter_first:001,error_trap:100,chk_pop_second:101,ld_dre_scatter_second:011,chk_pop_first:010";
begin
  \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0\ <= \^gen_include_dre.lsig_pull_strt_offset_reg_reg[0]_0\;
  \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0\ <= \^gen_include_dre.lsig_push_strt_offset_reg_reg[0]_0\;
  \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_0\ <= \^gen_include_dre.lsig_pushreg_full_reg_0\;
  \INFERRED_GEN.cnt_i_reg[4]\ <= \^inferred_gen.cnt_i_reg[4]\;
  lsig_pullreg_empty <= \^lsig_pullreg_empty\;
  p_9_out_0 <= \^p_9_out_0\;
  sig_dre_halted_reg <= \^sig_dre_halted_reg\;
  sig_flush_db1_reg <= \^sig_flush_db1_reg\;
  sig_m_valid_out_reg <= \^sig_m_valid_out_reg\;
  sig_sm_ld_dre_cmd_reg_1 <= \^sig_sm_ld_dre_cmd_reg_1\;
\FSM_sequential_sig_cmdcntl_sm_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(0),
      Q => sig_cmdcntl_sm_state(0),
      R => sig_stream_rst
    );
\FSM_sequential_sig_cmdcntl_sm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(1),
      Q => sig_cmdcntl_sm_state(1),
      R => sig_stream_rst
    );
\FSM_sequential_sig_cmdcntl_sm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_cmdcntl_sm_state_ns(2),
      Q => sig_cmdcntl_sm_state(2),
      R => sig_stream_rst
    );
\GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => I_DRE_CNTL_FIFO_n_25,
      Q => lsig_cmd_fetch_pause,
      R => '0'
    );
\GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_30\,
      Q => sig_need_cmd_flush,
      R => '0'
    );
\GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK\: entity work.system_axi_vdma_1_0_axi_datamover_s2mm_dre
     port map (
      D(0) => \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\(0),
      E(0) => p_47_out,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\(0) => sig_rd_empty,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0\(2) => sig_cmd_fifo_data_out(27),
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]_0\(1 downto 0) => sig_cmd_fifo_data_out(7 downto 6),
      \GEN_INCLUDE_DRE.lsig_eop_reg_reg\ => \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_52\,
      \GEN_INCLUDE_DRE.lsig_eop_reg_reg_0\ => \^sig_m_valid_out_reg\,
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\ => \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_50\,
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0\(0) => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_1\(0),
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_1\(0) => \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2\(0),
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2\ => sig_init_done_reg,
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_3\ => \^gen_include_dre.lsig_pull_strt_offset_reg_reg[0]_0\,
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_4\ => \^gen_include_dre.lsig_push_strt_offset_reg_reg[0]_0\,
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_5\ => \^gen_include_dre.lsig_pushreg_full_reg_0\,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0\(0) => p_28_out,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_1\(0) => p_54_out,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(8) => sig_tlast_enables(0),
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_2\(7 downto 0) => sig_data_reg_out(7 downto 0),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\(0) => p_24_out,
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1\(0) => p_51_out,
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(8) => sig_tlast_enables(1),
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_2\(7 downto 0) => sig_data_reg_out(15 downto 8),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(8) => sig_tlast_enables(2),
      \GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0\(7 downto 0) => sig_data_reg_out(23 downto 16),
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0\(0) => p_18_out,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1\(0) => p_43_out,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(8) => \^inferred_gen.cnt_i_reg[4]\,
      \GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_2\(7 downto 0) => sig_data_reg_out(31 downto 24),
      \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]_0\(8 downto 0) => \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(8 downto 0),
      \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0\(8 downto 0) => Q(8 downto 0),
      \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_1\(0) => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\(0),
      \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_2\(3 downto 0) => \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0\(3 downto 0),
      \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]_0\(8 downto 0) => \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\(8 downto 0),
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]_0\(8 downto 0) => \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(8 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0\ => \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0\,
      Q(0) => \I_TSTRB_FIFO/sig_rd_empty\,
      S(0) => S(0),
      SR(0) => p_21_out,
      lsig_0ffset_cntr => lsig_0ffset_cntr,
      lsig_dre_tlast_output_beat18_out => lsig_dre_tlast_output_beat18_out,
      lsig_eop_reg => lsig_eop_reg,
      lsig_pullreg_empty => \^lsig_pullreg_empty\,
      lsig_strm_eop_asserted6_out => lsig_strm_eop_asserted6_out,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_strm_tvalid,
      p_4_out => p_4_out,
      p_8_out(1 downto 0) => p_8_out(1 downto 0),
      p_9_out_0 => \^p_9_out_0\,
      \sig_byte_cntr_reg[3]\(2 downto 0) => \sig_byte_cntr_reg[3]\(2 downto 0),
      sig_cmd_empty_reg => \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_8\,
      \sig_cmdcntl_sm_state_ns119_out__1\ => \sig_cmdcntl_sm_state_ns119_out__1\,
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre_halted_reg_0 => \^sig_dre_halted_reg\,
      sig_dre_halted_reg_1 => \^sig_sm_ld_dre_cmd_reg_1\,
      sig_dre_tvalid_i_reg_0 => sig_dre_tvalid_i_reg,
      sig_dre_tvalid_i_reg_1 => sig_dre_tvalid_i_reg_0,
      sig_dre_tvalid_i_reg_2 => sig_dre_tvalid_i_reg_1,
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_final_mux_has_tlast => sig_final_mux_has_tlast,
      sig_flush_db1_reg_0 => \^sig_flush_db1_reg\,
      sig_flush_db1_reg_1 => sig_flush_db1_reg_0,
      sig_flush_db1_reg_2 => sig_flush_db1_reg_1,
      sig_flush_db2_reg_0 => sig_flush_db2_reg,
      sig_flush_db2_reg_1 => sig_flush_db2_reg_0,
      sig_ibtt2dre_tready => sig_ibtt2dre_tready,
      sig_ld_byte_cntr => sig_ld_byte_cntr,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_out_reg_0 => sig_tlast_out_reg,
      sig_tlast_out_reg_1 => sig_tlast_out_reg_0
    );
\GEN_INCLUDE_DRE.lsig_eop_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_52\,
      Q => lsig_eop_reg,
      R => '0'
    );
\GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_50\,
      Q => \^gen_include_dre.lsig_pull_strt_offset_reg_reg[0]_0\,
      R => '0'
    );
\GEN_INCLUDE_DRE.lsig_pullreg_empty_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg_0\,
      Q => \^lsig_pullreg_empty\,
      S => sig_stream_rst
    );
\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_1\,
      Q => \^gen_include_dre.lsig_push_strt_offset_reg_reg[0]_0\,
      R => sig_stream_rst
    );
\GEN_INCLUDE_DRE.lsig_pushreg_full_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_1\,
      Q => \^gen_include_dre.lsig_pushreg_full_reg_0\,
      R => sig_stream_rst
    );
\GEN_INCLUDE_SCATTER.I_S2MM_SCATTER\: entity work.system_axi_vdma_1_0_axi_datamover_s2mm_scatter
     port map (
      CO(0) => D(0),
      DOUT(8 downto 0) => DOUT(8 downto 0),
      E(0) => p_47_out,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_30\,
      \GEN_ENABLE_INDET_BTT.sig_need_cmd_flush_reg\ => sig_init_done_reg,
      \GEN_INDET_BTT.lsig_absorb2tlast_reg_0\ => \GEN_INDET_BTT.lsig_absorb2tlast_reg\,
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]\ => \^sig_flush_db1_reg\,
      \GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0\ => \^sig_dre_halted_reg\,
      \INFERRED_GEN.cnt_i_reg[4]\ => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_16\,
      \INFERRED_GEN.cnt_i_reg[4]_0\(8) => \^inferred_gen.cnt_i_reg[4]\,
      \INFERRED_GEN.cnt_i_reg[4]_0\(7 downto 0) => sig_data_reg_out(31 downto 24),
      Q(0) => \I_TSTRB_FIFO/sig_rd_empty\,
      SR(0) => p_21_out,
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg1_reg_0 => ld_btt_cntr_reg1_reg,
      ld_btt_cntr_reg2_reg_0 => ld_btt_cntr_reg2_reg,
      ld_btt_cntr_reg2_reg_1 => ld_btt_cntr_reg2_reg_0,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      ld_btt_cntr_reg3_reg_0 => E(0),
      ld_btt_cntr_reg3_reg_1 => ld_btt_cntr_reg3_reg,
      lsig_clr_absorb2tlast => lsig_clr_absorb2tlast,
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      lsig_strm_eop_asserted6_out => lsig_strm_eop_asserted6_out,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_strm_tvalid,
      p_4_out => p_4_out,
      p_8_out(1 downto 0) => p_8_out(1 downto 0),
      p_9_out_0 => \^p_9_out_0\,
      \sig_btt_cntr_dup_reg[0]_0\ => \^sig_sm_ld_dre_cmd_reg_1\,
      sig_cmd_empty_reg_0 => sig_cmd_empty_reg,
      sig_cmd_full_reg_0 => sig_cmd_full_reg,
      sig_cmd_full_reg_1 => sig_cmd_full_reg_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg(0) => p_28_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(0) => p_18_out,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(0) => p_24_out,
      sig_curr_eof_reg_reg_0(16) => sig_cmd_fifo_data_out(25),
      sig_curr_eof_reg_reg_0(15 downto 0) => sig_cmd_fifo_data_out(23 downto 8),
      \sig_data_skid_reg_reg[26]\(26 downto 0) => \sig_data_skid_reg_reg[26]\(26 downto 0),
      sig_eop_halt_xfer => sig_eop_halt_xfer,
      sig_eop_sent => sig_eop_sent,
      sig_init_reg => sig_init_reg,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_last_skid_reg_reg(0) => sig_last_skid_reg_reg(0),
      sig_m_valid_out_reg => \^sig_m_valid_out_reg\,
      \sig_mssa_index_reg_out_reg[1]\(1 downto 0) => \sig_mssa_index_reg_out_reg[1]\(1 downto 0),
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_s_ready_dup3_reg => \out\,
      sig_s_ready_dup4_reg => sig_s_ready_dup4_reg,
      sig_s_ready_dup4_reg_0 => sig_s_ready_dup4_reg_0,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_sm_ld_dre_cmd_reg => sig_sm_ld_dre_cmd_reg_0,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      \sig_strb_reg_out_reg[0]\(0) => p_54_out,
      \sig_strb_reg_out_reg[1]\(0) => p_51_out,
      \sig_strb_reg_out_reg[1]_0\(8) => sig_tlast_enables(0),
      \sig_strb_reg_out_reg[1]_0\(7 downto 0) => sig_data_reg_out(7 downto 0),
      \sig_strb_reg_out_reg[2]\(8) => sig_tlast_enables(1),
      \sig_strb_reg_out_reg[2]\(7 downto 0) => sig_data_reg_out(15 downto 8),
      \sig_strb_reg_out_reg[3]\(0) => p_43_out,
      \sig_strb_reg_out_reg[3]_0\(8) => sig_tlast_enables(2),
      \sig_strb_reg_out_reg[3]_0\(7 downto 0) => sig_data_reg_out(23 downto 16),
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_sent08_out => sig_tlast_sent08_out,
      sig_tstrb_fifo_rdy => sig_tstrb_fifo_rdy
    );
I_DRE_CNTL_FIFO: entity work.\system_axi_vdma_1_0_axi_datamover_fifo__parameterized3\
     port map (
      D(2 downto 0) => sig_cmdcntl_sm_state_ns(2 downto 0),
      FIFO_Full_reg => FIFO_Full_reg,
      \FSM_sequential_sig_cmdcntl_sm_state_reg[1]\ => \GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK_n_8\,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg\ => I_DRE_CNTL_FIFO_n_25,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_0\ => \^sig_sm_ld_dre_cmd_reg_1\,
      \GEN_ENABLE_INDET_BTT.lsig_cmd_fetch_pause_reg_1\ => \GEN_INCLUDE_SCATTER.I_S2MM_SCATTER_n_16\,
      Q(0) => sig_rd_empty,
      \in\(21 downto 0) => \in\(21 downto 0),
      lsig_cmd_fetch_pause => lsig_cmd_fetch_pause,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(20) => \sig_realign_strt_offset_reg_reg[0]\(0),
      \out\(19) => sig_cmd_fifo_data_out(27),
      \out\(18) => sig_cmd_fifo_data_out(25),
      \out\(17 downto 0) => sig_cmd_fifo_data_out(23 downto 6),
      p_9_out_1 => p_9_out_1,
      \sig_cmdcntl_sm_state_ns119_out__1\ => \sig_cmdcntl_sm_state_ns119_out__1\,
      sig_inhibit_rdy_n_reg_0 => sig_inhibit_rdy_n,
      sig_init_done_reg_0 => sig_init_done_reg,
      sig_init_reg => sig_init_reg,
      sig_init_reg2 => sig_init_reg2,
      sig_need_cmd_flush => sig_need_cmd_flush,
      sig_sm_ld_dre_cmd_ns => sig_sm_ld_dre_cmd_ns,
      sig_sm_pop_cmd_fifo => sig_sm_pop_cmd_fifo,
      sig_sm_pop_cmd_fifo_ns => sig_sm_pop_cmd_fifo_ns,
      sig_sm_pop_cmd_fifo_reg(2 downto 0) => sig_cmdcntl_sm_state(2 downto 0),
      sig_stream_rst => sig_stream_rst
    );
sig_sm_ld_dre_cmd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sm_ld_dre_cmd_ns,
      Q => \^sig_sm_ld_dre_cmd_reg_1\,
      R => sig_stream_rst
    );
sig_sm_pop_cmd_fifo_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => '1',
      D => sig_sm_pop_cmd_fifo_ns,
      Q => sig_sm_pop_cmd_fifo,
      R => sig_stream_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_fifo_generator_v13_2_3_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    fifo_full_i : out STD_LOGIC;
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_s2mm_aclk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : out STD_LOGIC;
    m_axi_s2mm_aclk_1 : out STD_LOGIC;
    m_axi_s2mm_aclk_2 : out STD_LOGIC_VECTOR ( 26 downto 0 );
    s_axis_s2mm_aclk : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]_0\ : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : in STD_LOGIC;
    minusOp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[25]\ : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    p_88_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_last_skid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_fifo_generator_v13_2_3_synth : entity is "fifo_generator_v13_2_3_synth";
end system_axi_vdma_1_0_fifo_generator_v13_2_3_synth;

architecture STRUCTURE of system_axi_vdma_1_0_fifo_generator_v13_2_3_synth is
begin
\gconvfifo.rf\: entity work.system_axi_vdma_1_0_fifo_generator_top
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIN(3 downto 0) => DIN(3 downto 0),
      DOUT(8 downto 0) => DOUT(8 downto 0),
      E(0) => E(0),
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(11 downto 0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(11 downto 0),
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\,
      Q(0) => Q(0),
      WR_EN => WR_EN,
      fifo_full_i => fifo_full_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_aclk_0(0) => m_axi_s2mm_aclk_0(0),
      m_axi_s2mm_aclk_1 => m_axi_s2mm_aclk_1,
      m_axi_s2mm_aclk_2(26 downto 0) => m_axi_s2mm_aclk_2(26 downto 0),
      minusOp(11 downto 0) => minusOp(11 downto 0),
      p_88_out(31 downto 0) => p_88_out(31 downto 0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      \sig_data_skid_reg_reg[25]\ => \sig_data_skid_reg_reg[25]\,
      sig_last_skid_reg_reg(0) => sig_last_skid_reg_reg(0),
      \sig_mssa_index_reg_out_reg[0]\ => \sig_mssa_index_reg_out_reg[0]\,
      \sig_mssa_index_reg_out_reg[1]\ => \sig_mssa_index_reg_out_reg[1]\,
      \sig_mssa_index_reg_out_reg[1]_0\ => \sig_mssa_index_reg_out_reg[1]_0\,
      sig_reset_reg => sig_reset_reg,
      \vsize_vid_reg[12]\(11 downto 0) => \vsize_vid_reg[12]\(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover_s2mm_full_wrap is
  port (
    FIFO_Full_reg : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_xfer_calc_err_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    sig_next_calc_error_reg : out STD_LOGIC;
    sig_push_dqual_reg : out STD_LOGIC;
    sig_next_cmd_cmplt_reg : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    sig_child_error_reg : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    sig_csm_pop_child_cmd : out STD_LOGIC;
    sig_psm_halt : out STD_LOGIC;
    sig_input_reg_empty : out STD_LOGIC;
    sig_child_burst_type_reg : out STD_LOGIC;
    sig_child_qual_burst_type : out STD_LOGIC;
    sig_child_qual_error_reg : out STD_LOGIC;
    sig_s_ready_out_reg : out STD_LOGIC;
    sig_s_ready_dup3_reg : out STD_LOGIC;
    sig_s_ready_dup4_reg : out STD_LOGIC;
    sig_last_skid_reg : out STD_LOGIC;
    sig_eop_sent : out STD_LOGIC;
    sig_ld_cmd : out STD_LOGIC;
    \sig_realign_strt_offset_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_sm_ld_dre_cmd : out STD_LOGIC;
    full : out STD_LOGIC;
    sig_dre2ibtt_tlast : out STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    sig_halt_reg : out STD_LOGIC;
    sig_last_dbeat_reg : out STD_LOGIC;
    sig_single_dbeat_reg : out STD_LOGIC;
    sig_data2wsc_valid : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sig_flush_db1 : out STD_LOGIC;
    sig_flush_db2 : out STD_LOGIC;
    sig_dre2ibtt_tvalid : out STD_LOGIC;
    lsig_absorb2tlast : out STD_LOGIC;
    ld_btt_cntr_reg1 : out STD_LOGIC;
    ld_btt_cntr_reg2 : out STD_LOGIC;
    ld_btt_cntr_reg3 : out STD_LOGIC;
    sig_cmd_full : out STD_LOGIC;
    p_9_out_0 : out STD_LOGIC;
    lsig_pullreg_empty : out STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pushreg_full_reg\ : out STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\ : out STD_LOGIC;
    sig_sf_strt_addr_offset : out STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg\ : out STD_LOGIC;
    lsig_0ffset_cntr : out STD_LOGIC;
    lsig_packer_full : out STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : out STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_12_out : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    sig_wr_fifo : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_out : out STD_LOGIC;
    sig_flush_db1_reg : out STD_LOGIC;
    \sig_pipeline_halt__1\ : out STD_LOGIC;
    \sig_pass_mux_bus[3]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_output_xfer56_out : out STD_LOGIC;
    sig_dre_tvalid_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    O361 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : out STD_LOGIC;
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \INFERRED_GEN.cnt_i_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sig_inhibit_rdy_n : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sig_btt_is_zero__0\ : out STD_LOGIC;
    sig_valid_fifo_ld12_out : out STD_LOGIC;
    \sig_new_len_eq_0__6\ : out STD_LOGIC;
    sig_single_dbeat : out STD_LOGIC;
    lsig_dre_tlast_output_beat18_out : out STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    sig_set_push2wsc : out STD_LOGIC;
    \sig_first_dbeat1__0\ : out STD_LOGIC;
    sig_tlast_sent08_out : out STD_LOGIC;
    sig_final_mux_has_tlast : out STD_LOGIC;
    sig_tstrb_fifo_rdy : out STD_LOGIC;
    lsig_clr_absorb2tlast : out STD_LOGIC;
    \lsig_set_packer_full__1\ : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    p_0_in_1 : in STD_LOGIC;
    sig_last_skid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_last_skid_mux_out : in STD_LOGIC;
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    sig_last_dbeat_reg_0 : in STD_LOGIC;
    sig_single_dbeat_reg_0 : in STD_LOGIC;
    sig_push_to_wsc_reg : in STD_LOGIC;
    sig_data2wsc_calc_err_reg : in STD_LOGIC;
    sig_data2wsc_cmd_cmplt_reg : in STD_LOGIC;
    sig_calc_error_reg_reg : in STD_LOGIC;
    sig_child_qual_burst_type_reg : in STD_LOGIC;
    sig_child_qual_error_reg_reg : in STD_LOGIC;
    sig_flush_db1_reg_0 : in STD_LOGIC;
    sig_flush_db2_reg : in STD_LOGIC;
    sig_dre_tvalid_i_reg_0 : in STD_LOGIC;
    sig_tlast_out_reg : in STD_LOGIC;
    ld_btt_cntr_reg1_reg : in STD_LOGIC;
    ld_btt_cntr_reg2_reg : in STD_LOGIC;
    ld_btt_cntr_reg3_reg : in STD_LOGIC;
    sig_cmd_full_reg : in STD_LOGIC;
    sig_cmd_empty_reg : in STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg\ : in STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_0\ : in STD_LOGIC;
    \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ : in STD_LOGIC;
    \INCLUDE_PACKING.lsig_packer_full_reg\ : in STD_LOGIC;
    sig_halt_reg_reg : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s2mm_halt : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_err : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_73_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_input_addr_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sig_data_skid_reg_reg[26]\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \sig_mssa_index_reg_out_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_59_out : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_s_ready_dup4_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_datamover_s2mm_full_wrap : entity is "axi_datamover_s2mm_full_wrap";
end system_axi_vdma_1_0_axi_datamover_s2mm_full_wrap;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover_s2mm_full_wrap is
  signal \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_103\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_104\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_105\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_106\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_107\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_108\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_110\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_114\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_115\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_116\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_117\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_118\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_119\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_120\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_121\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_122\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_123\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_124\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_125\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_126\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_127\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_128\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_129\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_100\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_101\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_102\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_103\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_104\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_105\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_93\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_94\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_95\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_96\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_97\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_98\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_99\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_3\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81\ : STD_LOGIC;
  signal \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\ : STD_LOGIC;
  signal \^include_packing.lsig_first_dbeat_reg\ : STD_LOGIC;
  signal \^inferred_gen.cnt_i_reg[2]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal I_ADDR_CNTL_n_1 : STD_LOGIC;
  signal \I_CMD_FIFO/sig_init_done\ : STD_LOGIC;
  signal I_CMD_STATUS_n_6 : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \I_DRE_CNTL_FIFO/sig_init_reg2\ : STD_LOGIC;
  signal I_RESET_n_5 : STD_LOGIC;
  signal I_RESET_n_6 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_0 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_31 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_33 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_34 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_35 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_36 : STD_LOGIC;
  signal I_WR_DATA_CNTL_n_9 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_27 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_28 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_29 : STD_LOGIC;
  signal I_WR_STATUS_CNTLR_n_30 : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^lsig_0ffset_cntr\ : STD_LOGIC;
  signal lsig_end_of_cmd_reg : STD_LOGIC;
  signal lsig_eop_reg : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_out_2 : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_out : STD_LOGIC;
  signal p_20_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_22_out : STD_LOGIC;
  signal p_27_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal p_30_out : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal p_3_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_6_out_3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_9_out_1 : STD_LOGIC;
  signal sig_addr2data_addr_posted : STD_LOGIC;
  signal sig_addr2wsc_calc_error : STD_LOGIC;
  signal sig_addr_reg_empty : STD_LOGIC;
  signal sig_adjusted_addr_incr : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sig_byte_cntr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sig_child_addr_cntr_lsh_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sig_child_qual_error_reg\ : STD_LOGIC;
  signal sig_child_qual_first_of_2 : STD_LOGIC;
  signal sig_child_tag_reg0 : STD_LOGIC;
  signal \sig_clr_cmd2addr_valid4_out__0\ : STD_LOGIC;
  signal \sig_clr_cmd2data_valid5_out__0\ : STD_LOGIC;
  signal sig_clr_dbc_reg : STD_LOGIC;
  signal sig_cmd2mstr_command : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\ : STD_LOGIC;
  signal \^sig_csm_pop_child_cmd\ : STD_LOGIC;
  signal sig_data2rst_stop_cmplt : STD_LOGIC;
  signal sig_data2skid_wlast : STD_LOGIC;
  signal sig_data2skid_wstrb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_data2skid_wvalid : STD_LOGIC;
  signal sig_data2wsc_bytes_rcvd : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^sig_data2wsc_valid\ : STD_LOGIC;
  signal sig_dre2ibtt_eop : STD_LOGIC;
  signal sig_dre2ibtt_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^sig_dre2ibtt_tlast\ : STD_LOGIC;
  signal sig_dre2ibtt_tstrb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sig_dre2ibtt_tvalid\ : STD_LOGIC;
  signal \^sig_dre_tvalid_i_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sig_good_strm_dbeat11_out : STD_LOGIC;
  signal \^sig_halt_reg\ : STD_LOGIC;
  signal sig_halt_reg_dly3 : STD_LOGIC;
  signal \sig_halt_strb1__0\ : STD_LOGIC;
  signal sig_ibtt2dre_tready : STD_LOGIC;
  signal sig_ibtt2wdc_stbs_asserted : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sig_ibtt2wdc_tdata : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal sig_ibtt2wdc_tlast : STD_LOGIC;
  signal sig_ibtt2wdc_tstrb : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sig_ibtt2wdc_tvalid : STD_LOGIC;
  signal sig_input_cache_type_reg0 : STD_LOGIC;
  signal \^sig_input_reg_empty\ : STD_LOGIC;
  signal sig_last_xfer_valid : STD_LOGIC;
  signal sig_ld_byte_cntr : STD_LOGIC;
  signal sig_next_strt_strb_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sig_psm_halt\ : STD_LOGIC;
  signal sig_psm_pop_input_cmd : STD_LOGIC;
  signal sig_sf2pcc_cmd_cmplt : STD_LOGIC;
  signal sig_sf2pcc_packet_eop : STD_LOGIC;
  signal sig_sf2pcc_xfer_bytes : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^sig_sf_strt_addr_offset\ : STD_LOGIC;
  signal sig_skid2data_wready : STD_LOGIC;
  signal sig_stream_rst : STD_LOGIC;
  signal sig_wdc2ibtt_tready : STD_LOGIC;
  signal sig_wdc_status_going_full : STD_LOGIC;
  signal sig_wsc2mstr_halt_pipe : STD_LOGIC;
  signal sig_wsc2rst_stop_cmplt : STD_LOGIC;
  signal sig_wsc2stat_status : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal sig_wsc2stat_status_valid : STD_LOGIC;
  signal sig_xfer_cmd_cmplt_reg0 : STD_LOGIC;
begin
  \INCLUDE_PACKING.lsig_first_dbeat_reg\ <= \^include_packing.lsig_first_dbeat_reg\;
  \INFERRED_GEN.cnt_i_reg[2]_2\(0) <= \^inferred_gen.cnt_i_reg[2]_2\(0);
  \in\(1 downto 0) <= \^in\(1 downto 0);
  lsig_0ffset_cntr <= \^lsig_0ffset_cntr\;
  sig_child_qual_error_reg <= \^sig_child_qual_error_reg\;
  sig_cmd_stat_rst_user_reg_n_cdc_from_reg <= \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\;
  sig_csm_pop_child_cmd <= \^sig_csm_pop_child_cmd\;
  sig_data2wsc_valid <= \^sig_data2wsc_valid\;
  sig_dre2ibtt_tlast <= \^sig_dre2ibtt_tlast\;
  sig_dre2ibtt_tvalid <= \^sig_dre2ibtt_tvalid\;
  sig_dre_tvalid_i_reg(0) <= \^sig_dre_tvalid_i_reg\(0);
  sig_halt_reg <= \^sig_halt_reg\;
  sig_input_reg_empty <= \^sig_input_reg_empty\;
  sig_psm_halt <= \^sig_psm_halt\;
  sig_sf_strt_addr_offset <= \^sig_sf_strt_addr_offset\;
\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT\: entity work.system_axi_vdma_1_0_axi_datamover_indet_btt
     port map (
      CO(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_104\,
      D(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25\,
      D(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26\,
      D(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27\,
      D(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28\,
      D(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29\,
      E(0) => I_WR_DATA_CNTL_n_31,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\(3) => I_WR_DATA_CNTL_n_33,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\(2) => I_WR_DATA_CNTL_n_34,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\(1) => I_WR_DATA_CNTL_n_35,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[3]\(0) => I_WR_DATA_CNTL_n_36,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_data_slice_reg_reg[0][0]_0\ => \^sig_sf_strt_addr_offset\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_flag_slice_reg_reg[1][0]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81\,
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\(8) => sig_dre2ibtt_tstrb(0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][0]_0\(7 downto 0) => sig_dre2ibtt_tdata(7 downto 0),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]_0\(8) => sig_dre2ibtt_tstrb(1),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][1]_0\(7 downto 0) => sig_dre2ibtt_tdata(15 downto 8),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]_0\(8) => sig_dre2ibtt_tstrb(2),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][2]_0\(7 downto 0) => sig_dre2ibtt_tdata(23 downto 16),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0\(8) => sig_dre2ibtt_tstrb(3),
      \INCLUDE_PACKING.DO_REG_SLICES[1].lsig_strb_slice_reg_reg[1][3]_0\(7 downto 0) => sig_dre2ibtt_tdata(31 downto 24),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0\ => \^lsig_0ffset_cntr\,
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_1\ => \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \^include_packing.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_1\ => \INCLUDE_PACKING.lsig_first_dbeat_reg_0\,
      \INCLUDE_PACKING.lsig_packer_full_reg_0\ => lsig_packer_full,
      \INCLUDE_PACKING.lsig_packer_full_reg_1\ => \INCLUDE_PACKING.lsig_packer_full_reg\,
      O(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_114\,
      O(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_115\,
      O(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_116\,
      O(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_117\,
      Q(2 downto 0) => sig_byte_cntr(2 downto 0),
      S(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32\,
      SR(0) => I_RESET_n_6,
      dout(12) => sig_sf2pcc_packet_eop,
      dout(11) => sig_sf2pcc_cmd_cmplt,
      dout(10 downto 0) => sig_sf2pcc_xfer_bytes(10 downto 0),
      empty => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13\,
      full => full,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_122\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0\(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_123\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_124\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_125\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]_0\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_126\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_110\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_127\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_128\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_129\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_118\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_119\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_120\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_121\,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_eop_reg => lsig_eop_reg,
      \lsig_set_packer_full__1\ => \lsig_set_packer_full__1\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in\,
      rd_en => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_93\,
      sig_adjusted_addr_incr(10 downto 0) => sig_adjusted_addr_incr(10 downto 0),
      \sig_byte_cntr_reg[3]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69\,
      \sig_byte_cntr_reg[3]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70\,
      \sig_byte_cntr_reg[3]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71\,
      \sig_byte_cntr_reg[3]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72\,
      \sig_byte_cntr_reg[7]_0\ => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      \sig_byte_cntr_reg[7]_1\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68\,
      \sig_byte_cntr_reg[7]_2\ => \^sig_dre2ibtt_tvalid\,
      sig_child_addr_cntr_lsh_reg(2 downto 0) => sig_child_addr_cntr_lsh_reg(2 downto 0),
      \sig_child_addr_cntr_lsh_reg[11]\ => \^sig_csm_pop_child_cmd\,
      \sig_child_addr_cntr_lsh_reg[11]_0\(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_94\,
      \sig_child_addr_cntr_lsh_reg[11]_0\(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_95\,
      \sig_child_addr_cntr_lsh_reg[11]_0\(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_96\,
      \sig_child_addr_cntr_lsh_reg[11]_0\(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_97\,
      \sig_child_addr_cntr_lsh_reg[3]\(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_98\,
      \sig_child_addr_cntr_lsh_reg[3]\(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_99\,
      \sig_child_addr_cntr_lsh_reg[3]\(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_100\,
      \sig_child_addr_cntr_lsh_reg[3]\(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_101\,
      \sig_child_addr_cntr_lsh_reg[7]\(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_102\,
      \sig_child_addr_cntr_lsh_reg[7]\(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_103\,
      \sig_child_addr_cntr_lsh_reg[7]\(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_104\,
      \sig_child_addr_cntr_lsh_reg[7]\(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_105\,
      sig_child_qual_error_reg => \^sig_child_qual_error_reg\,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      \sig_data_reg_out_reg[67]\(67 downto 64) => sig_ibtt2wdc_stbs_asserted(3 downto 0),
      \sig_data_reg_out_reg[67]\(63 downto 0) => sig_ibtt2wdc_tdata(63 downto 0),
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre2ibtt_tlast_reg_reg_0 => \^sig_dre2ibtt_tlast\,
      sig_dre_tvalid_i_reg => \^sig_dre_tvalid_i_reg\(0),
      sig_ibtt2dre_tready => sig_ibtt2dre_tready,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_last_xfer_valid => sig_last_xfer_valid,
      sig_ld_byte_cntr => sig_ld_byte_cntr,
      sig_m_valid_out_reg => sig_ibtt2wdc_tvalid,
      sig_m_valid_out_reg_0(1) => sig_good_strm_dbeat11_out,
      sig_m_valid_out_reg_0(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34\,
      sig_m_valid_out_reg_1 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_103\,
      sig_m_valid_out_reg_2(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_105\,
      sig_m_valid_out_reg_2(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_106\,
      sig_m_valid_out_reg_2(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_107\,
      sig_m_valid_out_reg_2(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_108\,
      \sig_strb_reg_out_reg[7]\(7 downto 0) => sig_ibtt2wdc_tstrb(7 downto 0),
      sig_stream_rst => sig_stream_rst,
      sig_wdc2ibtt_tready => sig_wdc2ibtt_tready,
      sig_xfer_cmd_cmplt_reg0 => sig_xfer_cmd_cmplt_reg0
    );
\GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC\: entity work.system_axi_vdma_1_0_axi_datamover_ibttcc
     port map (
      D(4) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_25\,
      D(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_26\,
      D(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_27\,
      D(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_28\,
      D(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_29\,
      O(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_114\,
      O(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_115\,
      O(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_116\,
      O(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_117\,
      Q(0) => \^inferred_gen.cnt_i_reg[2]_2\(0),
      SR(0) => sig_child_tag_reg0,
      dout(12) => sig_sf2pcc_packet_eop,
      dout(11) => sig_sf2pcc_cmd_cmplt,
      dout(10 downto 0) => sig_sf2pcc_xfer_bytes(10 downto 0),
      empty => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_13\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_98\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_99\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_100\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_101\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_102\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_103\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_104\,
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_105\,
      \in\(41) => p_13_out,
      \in\(40) => p_27_out(0),
      \in\(39 downto 32) => p_19_out(7 downto 0),
      \in\(31 downto 3) => p_30_out(31 downto 3),
      \in\(2 downto 0) => p_20_out(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 18) => sig_cmd2mstr_command(63 downto 32),
      \out\(17) => sig_cmd2mstr_command(30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      p_11_out => p_11_out,
      p_22_out => p_22_out,
      p_9_out_1 => p_9_out_1,
      rd_en => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_93\,
      sig_adjusted_addr_incr(10 downto 0) => sig_adjusted_addr_incr(10 downto 0),
      \sig_btt_is_zero__0\ => \sig_btt_is_zero__0\,
      sig_calc_error_reg_reg_0 => p_10_out,
      sig_calc_error_reg_reg_1 => sig_calc_error_reg_reg,
      \sig_child_addr_cntr_lsh_reg[11]_0\(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_123\,
      \sig_child_addr_cntr_lsh_reg[11]_0\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_124\,
      \sig_child_addr_cntr_lsh_reg[11]_0\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_125\,
      \sig_child_addr_cntr_lsh_reg[11]_0\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_126\,
      \sig_child_addr_cntr_lsh_reg[15]_0\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_122\,
      \sig_child_addr_cntr_lsh_reg[2]_0\(2 downto 0) => sig_child_addr_cntr_lsh_reg(2 downto 0),
      \sig_child_addr_cntr_lsh_reg[7]_0\(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_118\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_119\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_120\,
      \sig_child_addr_cntr_lsh_reg[7]_0\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_121\,
      \sig_child_addr_reg_reg[11]_0\(3) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_94\,
      \sig_child_addr_reg_reg[11]_0\(2) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_95\,
      \sig_child_addr_reg_reg[11]_0\(1) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_96\,
      \sig_child_addr_reg_reg[11]_0\(0) => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC_n_97\,
      sig_child_burst_type_reg => sig_child_burst_type_reg,
      sig_child_error_reg => sig_child_error_reg,
      sig_child_qual_burst_type_reg_0 => sig_child_qual_burst_type,
      sig_child_qual_burst_type_reg_1 => sig_child_qual_burst_type_reg,
      sig_child_qual_error_reg => \^sig_child_qual_error_reg\,
      sig_child_qual_error_reg_reg_0 => sig_child_qual_error_reg_reg,
      sig_child_qual_first_of_2 => sig_child_qual_first_of_2,
      \sig_clr_cmd2addr_valid4_out__0\ => \sig_clr_cmd2addr_valid4_out__0\,
      \sig_clr_cmd2data_valid5_out__0\ => \sig_clr_cmd2data_valid5_out__0\,
      sig_cmd2addr_valid_reg_0 => I_ADDR_CNTL_n_1,
      sig_cmd2data_valid_reg_0 => I_WR_DATA_CNTL_n_0,
      sig_csm_pop_child_cmd_reg_0 => \^sig_csm_pop_child_cmd\,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_0 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_inhibit_rdy_n_1 => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_input_cache_type_reg0 => sig_input_cache_type_reg0,
      sig_input_reg_empty_reg_0 => \^sig_input_reg_empty\,
      sig_last_xfer_valid => sig_last_xfer_valid,
      sig_psm_halt_reg_0 => \^sig_psm_halt\,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      \sig_realign_strt_offset_reg_reg[0]_0\(21) => p_0_out,
      \sig_realign_strt_offset_reg_reg[0]_0\(20) => p_1_out,
      \sig_realign_strt_offset_reg_reg[0]_0\(19) => p_2_out,
      \sig_realign_strt_offset_reg_reg[0]_0\(18) => p_3_out,
      \sig_realign_strt_offset_reg_reg[0]_0\(17 downto 2) => p_5_out(15 downto 0),
      \sig_realign_strt_offset_reg_reg[0]_0\(1 downto 0) => p_6_out_3(1 downto 0),
      \sig_realign_strt_offset_reg_reg[0]_1\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_3\,
      sig_xfer_cmd_cmplt_reg0 => sig_xfer_cmd_cmplt_reg0,
      sig_xfer_cmd_cmplt_reg_reg_0(1) => p_12_out_2,
      sig_xfer_cmd_cmplt_reg_reg_0(0) => p_14_out,
      sig_xfer_is_seq_reg_reg_0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_110\,
      \sig_xfer_len_reg_reg[0]_0\(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_127\,
      \sig_xfer_len_reg_reg[0]_0\(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_128\,
      \sig_xfer_len_reg_reg[0]_0\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_129\
    );
\GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER\: entity work.system_axi_vdma_1_0_axi_datamover_s2mm_realign
     port map (
      D(0) => O361(0),
      DOUT(8 downto 0) => DOUT(8 downto 0),
      E(0) => sig_valid_fifo_ld12_out,
      FIFO_Full_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_3\,
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_0\ => \^sig_sf_strt_addr_offset\,
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_1\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_80\,
      \GEN_INCLUDE_DRE.lsig_pull_strt_offset_reg_reg[0]_2\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_81\,
      \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg_0\ => \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg\,
      \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0\ => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\,
      \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_1\ => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0\,
      \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_0\ => \GEN_INCLUDE_DRE.lsig_pushreg_full_reg\,
      \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_1\ => \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_0\,
      \GEN_INDET_BTT.lsig_absorb2tlast_reg\ => lsig_absorb2tlast,
      \GEN_INPUT_REG[0].sig_input_data_reg_reg[0][8]\(0) => \sig_pass_mux_bus[3]_12\(0),
      \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(8) => sig_dre2ibtt_tstrb(0),
      \GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0][8]\(7 downto 0) => sig_dre2ibtt_tdata(7 downto 0),
      \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_68\,
      \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0\(3) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_69\,
      \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0\(2) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_70\,
      \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0\(1) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_71\,
      \GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1][8]_0\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER_n_72\,
      \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\(8) => sig_dre2ibtt_tstrb(2),
      \GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2][8]\(7 downto 0) => sig_dre2ibtt_tdata(23 downto 16),
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(8) => sig_dre2ibtt_tstrb(3),
      \GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3][8]\(7 downto 0) => sig_dre2ibtt_tdata(31 downto 24),
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]\ => \^include_packing.lsig_first_dbeat_reg\,
      \INCLUDE_PACKING.DO_REG_SLICES[0].lsig_flag_slice_reg_reg[0][0]_0\ => \^sig_dre_tvalid_i_reg\(0),
      \INFERRED_GEN.cnt_i_reg[4]\ => D(0),
      Q(8) => sig_dre2ibtt_tstrb(1),
      Q(7 downto 0) => sig_dre2ibtt_tdata(15 downto 8),
      S(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_32\,
      \in\(21) => p_0_out,
      \in\(20) => p_1_out,
      \in\(19) => p_2_out,
      \in\(18) => p_3_out,
      \in\(17 downto 2) => p_5_out(15 downto 0),
      \in\(1 downto 0) => p_6_out_3(1 downto 0),
      ld_btt_cntr_reg1 => ld_btt_cntr_reg1,
      ld_btt_cntr_reg1_reg => ld_btt_cntr_reg1_reg,
      ld_btt_cntr_reg2_reg => ld_btt_cntr_reg2,
      ld_btt_cntr_reg2_reg_0 => ld_btt_cntr_reg2_reg,
      ld_btt_cntr_reg3 => ld_btt_cntr_reg3,
      ld_btt_cntr_reg3_reg => ld_btt_cntr_reg3_reg,
      lsig_0ffset_cntr => \^lsig_0ffset_cntr\,
      lsig_clr_absorb2tlast => lsig_clr_absorb2tlast,
      lsig_dre_tlast_output_beat18_out => lsig_dre_tlast_output_beat18_out,
      lsig_pullreg_empty => lsig_pullreg_empty,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => sig_s_ready_dup3_reg,
      p_9_out_0 => p_9_out_0,
      p_9_out_1 => p_9_out_1,
      \sig_byte_cntr_reg[3]\(2 downto 0) => sig_byte_cntr(2 downto 0),
      sig_cmd_empty_reg => sig_cmd_empty_reg,
      sig_cmd_full_reg => sig_cmd_full,
      sig_cmd_full_reg_0 => sig_cmd_full_reg,
      \sig_data_skid_reg_reg[26]\(26 downto 0) => \sig_data_skid_reg_reg[26]\(26 downto 0),
      sig_dre2ibtt_eop => sig_dre2ibtt_eop,
      sig_dre_halted_reg => \sig_pipeline_halt__1\,
      sig_dre_tvalid_i_reg => \^sig_dre2ibtt_tvalid\,
      sig_dre_tvalid_i_reg_0 => sig_output_xfer56_out,
      sig_dre_tvalid_i_reg_1 => sig_dre_tvalid_i_reg_0,
      sig_eop_sent => sig_eop_sent,
      sig_final_mux_has_tlast => sig_final_mux_has_tlast,
      sig_flush_db1_reg => sig_flush_db1,
      sig_flush_db1_reg_0 => sig_flush_db1_reg,
      sig_flush_db1_reg_1 => sig_flush_db1_reg_0,
      sig_flush_db2_reg => sig_flush_db2,
      sig_flush_db2_reg_0 => sig_flush_db2_reg,
      sig_ibtt2dre_tready => sig_ibtt2dre_tready,
      sig_inhibit_rdy_n => \I_DRE_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_last_skid_mux_out => sig_last_skid_mux_out,
      sig_last_skid_reg => sig_last_skid_reg,
      sig_last_skid_reg_reg(0) => sig_last_skid_reg_reg(0),
      sig_ld_byte_cntr => sig_ld_byte_cntr,
      sig_m_valid_out_reg => p_6_out,
      \sig_mssa_index_reg_out_reg[1]\(1 downto 0) => \sig_mssa_index_reg_out_reg[1]\(1 downto 0),
      \sig_realign_strt_offset_reg_reg[0]\(0) => \sig_realign_strt_offset_reg_reg[0]\(0),
      sig_s_ready_dup4_reg => sig_s_ready_dup4_reg,
      sig_s_ready_dup4_reg_0 => sig_s_ready_dup4_reg_0,
      sig_s_ready_out_reg => sig_s_ready_out_reg,
      sig_sm_ld_dre_cmd_reg_0 => sig_ld_cmd,
      sig_sm_ld_dre_cmd_reg_1 => sig_sm_ld_dre_cmd,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      sig_stream_rst => sig_stream_rst,
      sig_tlast_out_reg => \^sig_dre2ibtt_tlast\,
      sig_tlast_out_reg_0 => sig_tlast_out_reg,
      sig_tlast_sent08_out => sig_tlast_sent08_out,
      sig_tstrb_fifo_rdy => sig_tstrb_fifo_rdy
    );
I_ADDR_CNTL: entity work.system_axi_vdma_1_0_axi_datamover_addr_cntl
     port map (
      FIFO_Full_reg => I_ADDR_CNTL_n_1,
      \in\(41) => p_13_out,
      \in\(40) => p_27_out(0),
      \in\(39 downto 32) => p_19_out(7 downto 0),
      \in\(31 downto 3) => p_30_out(31 downto 3),
      \in\(2 downto 0) => p_20_out(2 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => m_axi_s2mm_awburst(0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(1 downto 0) => m_axi_s2mm_awsize(1 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      \out\ => sig_addr2data_addr_posted,
      p_0_in_1 => p_0_in_1,
      p_22_out => p_22_out,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_addr_reg_empty_reg_0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_calc_error_reg_reg_0 => \^sig_halt_reg\,
      \sig_clr_cmd2addr_valid4_out__0\ => \sig_clr_cmd2addr_valid4_out__0\,
      sig_inhibit_rdy_n => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_reg => I_WR_STATUS_CNTLR_n_30,
      sig_stream_rst => sig_stream_rst,
      sig_xfer_calc_err_reg_reg(0) => sig_xfer_calc_err_reg_reg(0)
    );
I_CMD_STATUS: entity work.system_axi_vdma_1_0_axi_datamover_cmd_status
     port map (
      CO(0) => CO(0),
      E(0) => E(0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(14 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(14 downto 0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg\ => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(0),
      \INFERRED_GEN.cnt_i_reg[1]\ => \^sig_input_reg_empty\,
      \INFERRED_GEN.cnt_i_reg[1]_0\ => \^sig_psm_halt\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      \INFERRED_GEN.cnt_i_reg[2]_2\(0) => \^inferred_gen.cnt_i_reg[2]_2\(0),
      Q(0) => Q(0),
      S(0) => S(0),
      cmnd_wr => cmnd_wr,
      dma_err => dma_err,
      \hsize_vid_reg[15]\(0) => \hsize_vid_reg[15]\(0),
      \in\(19) => sig_wsc2stat_status(31),
      \in\(18 downto 3) => sig_wsc2stat_status(23 downto 8),
      \in\(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(49 downto 18) => sig_cmd2mstr_command(63 downto 32),
      \out\(17) => sig_cmd2mstr_command(30),
      \out\(16) => sig_cmd2mstr_command(23),
      \out\(15 downto 0) => sig_cmd2mstr_command(15 downto 0),
      p_12_out => p_12_out,
      p_59_out => p_59_out,
      p_61_out => p_61_out,
      p_79_out => p_79_out,
      p_9_out => p_9_out,
      s2mm_halt => s2mm_halt,
      sig_inhibit_rdy_n_reg => I_CMD_STATUS_n_6,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_reg => I_WR_STATUS_CNTLR_n_27,
      sig_init_done_reg_0 => I_WR_STATUS_CNTLR_n_28,
      \sig_input_addr_reg_reg[31]\(48 downto 0) => \sig_input_addr_reg_reg[31]\(48 downto 0),
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2mstr_halt_pipe => sig_wsc2mstr_halt_pipe,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
I_RESET: entity work.system_axi_vdma_1_0_axi_datamover_reset
     port map (
      SR(0) => I_RESET_n_5,
      datamover_idle => datamover_idle,
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_73_out(0) => p_73_out(0),
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      sig_addr_reg_empty => sig_addr_reg_empty,
      sig_clr_dbc_reg => sig_clr_dbc_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1(0) => I_RESET_n_6,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_data2rst_stop_cmplt => sig_data2rst_stop_cmplt,
      sig_halt_cmplt_reg_0 => sig_halt_cmplt_reg,
      sig_halt_cmplt_reg_1 => \^sig_halt_reg\,
      sig_rst2all_stop_request => sig_rst2all_stop_request,
      sig_s_h_halt_reg_reg_0 => sig_s_h_halt_reg_reg,
      sig_stream_rst => sig_stream_rst,
      sig_wsc2rst_stop_cmplt => sig_wsc2rst_stop_cmplt
    );
I_S2MM_MMAP_SKID_BUF: entity work.system_axi_vdma_1_0_axi_datamover_skid2mm_buf
     port map (
      D(63 downto 0) => sig_ibtt2wdc_tdata(63 downto 0),
      Q(7 downto 0) => sig_next_strt_strb_reg(7 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(7 downto 0) => m_axi_s2mm_wstrb(7 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      \out\ => sig_skid2data_wready,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_data2skid_wvalid => sig_data2skid_wvalid,
      \sig_halt_strb1__0\ => \sig_halt_strb1__0\,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_m_valid_out_reg_0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      \sig_strb_reg_out_reg[0]_0\ => \^sig_halt_reg\,
      \sig_strb_reg_out_reg[7]_0\(7 downto 0) => sig_ibtt2wdc_tstrb(7 downto 0),
      \sig_strb_skid_reg_reg[7]_0\(7 downto 0) => sig_data2skid_wstrb(7 downto 0),
      sig_stream_rst => sig_stream_rst
    );
I_WR_DATA_CNTL: entity work.system_axi_vdma_1_0_axi_datamover_wrdata_cntl
     port map (
      CO(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_104\,
      D(3) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_105\,
      D(2) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_106\,
      D(1) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_107\,
      D(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_108\,
      E(0) => sig_push_dqual_reg,
      FIFO_Full_reg => I_WR_DATA_CNTL_n_0,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[3]_0\(3 downto 0) => sig_ibtt2wdc_stbs_asserted(3 downto 0),
      \GEN_INDET_BTT.lsig_byte_cntr_reg[7]_0\ => sig_ibtt2wdc_tvalid,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[8]_0\(1) => sig_good_strm_dbeat11_out,
      \GEN_INDET_BTT.lsig_byte_cntr_reg[8]_0\(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_34\,
      \GEN_INDET_BTT.lsig_eop_reg_reg_0\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT_n_103\,
      Q(7 downto 0) => sig_next_strt_strb_reg(7 downto 0),
      SR(0) => I_RESET_n_5,
      \in\(18) => I_WR_DATA_CNTL_n_9,
      \in\(17 downto 2) => sig_data2wsc_bytes_rcvd(15 downto 0),
      \in\(1 downto 0) => \^in\(1 downto 0),
      lsig_end_of_cmd_reg => lsig_end_of_cmd_reg,
      lsig_eop_reg => lsig_eop_reg,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => \ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/p_0_in2_in\,
      p_11_out => p_11_out,
      \sig_addr_posted_cntr_reg[2]_0\ => sig_addr2data_addr_posted,
      \sig_clr_cmd2data_valid5_out__0\ => \sig_clr_cmd2data_valid5_out__0\,
      sig_data2rst_stop_cmplt => sig_data2rst_stop_cmplt,
      sig_data2skid_wlast => sig_data2skid_wlast,
      sig_data2skid_wvalid => sig_data2skid_wvalid,
      sig_data2wsc_calc_err_reg_0 => sig_data2wsc_calc_err_reg,
      sig_data2wsc_cmd_cmplt_reg_0 => sig_data2wsc_cmd_cmplt_reg,
      sig_data2wsc_valid => \^sig_data2wsc_valid\,
      sig_dqual_reg_empty_reg_0 => sig_skid2data_wready,
      \sig_first_dbeat1__0\ => \sig_first_dbeat1__0\,
      sig_first_dbeat_reg_0 => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_halt_reg_dly1_reg_0 => \^sig_halt_reg\,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      \sig_halt_strb1__0\ => \sig_halt_strb1__0\,
      sig_ibtt2wdc_tlast => sig_ibtt2wdc_tlast,
      sig_inhibit_rdy_n => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n\,
      sig_init_done => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_reg => I_WR_STATUS_CNTLR_n_29,
      sig_last_dbeat_reg_0 => sig_last_dbeat_reg,
      sig_last_dbeat_reg_1 => sig_last_dbeat_reg_0,
      sig_m_valid_dup_reg(0) => I_WR_DATA_CNTL_n_31,
      sig_m_valid_out_reg(3) => I_WR_DATA_CNTL_n_33,
      sig_m_valid_out_reg(2) => I_WR_DATA_CNTL_n_34,
      sig_m_valid_out_reg(1) => I_WR_DATA_CNTL_n_35,
      sig_m_valid_out_reg(0) => I_WR_DATA_CNTL_n_36,
      \sig_new_len_eq_0__6\ => \sig_new_len_eq_0__6\,
      sig_next_calc_error_reg_reg_0 => sig_next_calc_error_reg,
      sig_next_calc_error_reg_reg_1(13) => p_13_out,
      sig_next_calc_error_reg_reg_1(12) => p_12_out_2,
      sig_next_calc_error_reg_reg_1(11) => p_14_out,
      sig_next_calc_error_reg_reg_1(10 downto 3) => p_19_out(7 downto 0),
      sig_next_calc_error_reg_reg_1(2 downto 0) => p_20_out(2 downto 0),
      sig_next_cmd_cmplt_reg => sig_next_cmd_cmplt_reg,
      \sig_next_strt_strb_reg_reg[7]_0\(7 downto 0) => sig_data2skid_wstrb(7 downto 0),
      sig_push_to_wsc_reg_0 => sig_push_to_wsc_reg,
      sig_set_push2wsc => sig_set_push2wsc,
      sig_single_dbeat => sig_single_dbeat,
      sig_single_dbeat_reg_0 => sig_single_dbeat_reg,
      sig_single_dbeat_reg_1 => sig_single_dbeat_reg_0,
      \sig_strb_skid_reg_reg[7]\(7 downto 0) => sig_ibtt2wdc_tstrb(7 downto 0),
      sig_stream_rst => sig_stream_rst,
      sig_wdc2ibtt_tready => sig_wdc2ibtt_tready,
      sig_wsc2mstr_halt_pipe => sig_wsc2mstr_halt_pipe
    );
I_WR_STATUS_CNTLR: entity work.system_axi_vdma_1_0_axi_datamover_wr_status_cntl
     port map (
      FIFO_Full_reg => FIFO_Full_reg,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0\ => I_CMD_STATUS_n_6,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(18) => I_WR_DATA_CNTL_n_9,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(17 downto 2) => sig_data2wsc_bytes_rcvd(15 downto 0),
      \GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_1\(1 downto 0) => \^in\(1 downto 0),
      SR(0) => sig_child_tag_reg0,
      \in\(19) => sig_wsc2stat_status(31),
      \in\(18 downto 3) => sig_wsc2stat_status(23 downto 8),
      \in\(2 downto 0) => sig_wsc2stat_status(6 downto 4),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      \out\(0) => \out\(0),
      p_0_in => p_0_in,
      sel => sig_wr_fifo,
      sig_addr2wsc_calc_error => sig_addr2wsc_calc_error,
      \sig_addr_posted_cntr_reg[3]_0\ => sig_addr2data_addr_posted,
      sig_csm_pop_child_cmd => \^sig_csm_pop_child_cmd\,
      sig_data2wsc_valid => \^sig_data2wsc_valid\,
      sig_halt_reg_dly3 => sig_halt_reg_dly3,
      sig_halt_reg_reg_0 => \^sig_halt_reg\,
      sig_halt_reg_reg_1 => sig_halt_reg_reg,
      sig_inhibit_rdy_n => sig_inhibit_rdy_n,
      sig_init_done => \I_CMD_FIFO/sig_init_done\,
      sig_init_done_0 => \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done\,
      sig_init_done_1 => \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done\,
      sig_init_done_2 => \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done\,
      sig_init_done_reg => \^sig_cmd_stat_rst_user_reg_n_cdc_from_reg\,
      sig_init_reg => \GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_init_reg\,
      sig_init_reg2 => \I_DRE_CNTL_FIFO/sig_init_reg2\,
      sig_init_reg_reg => I_WR_STATUS_CNTLR_n_27,
      sig_init_reg_reg_0 => I_WR_STATUS_CNTLR_n_28,
      sig_init_reg_reg_1 => I_WR_STATUS_CNTLR_n_29,
      sig_init_reg_reg_2 => I_WR_STATUS_CNTLR_n_30,
      sig_input_cache_type_reg0 => sig_input_cache_type_reg0,
      sig_psm_pop_input_cmd => sig_psm_pop_input_cmd,
      sig_stream_rst => sig_stream_rst,
      sig_wdc_status_going_full => sig_wdc_status_going_full,
      sig_wsc2rst_stop_cmplt => sig_wsc2rst_stop_cmplt,
      sig_wsc2stat_status_valid => sig_wsc2stat_status_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_fifo_generator_v13_2_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    fifo_full_i : out STD_LOGIC;
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_s2mm_aclk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : out STD_LOGIC;
    m_axi_s2mm_aclk_1 : out STD_LOGIC;
    m_axi_s2mm_aclk_2 : out STD_LOGIC_VECTOR ( 26 downto 0 );
    s_axis_s2mm_aclk : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]_0\ : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : in STD_LOGIC;
    minusOp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[25]\ : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    p_88_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_last_skid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_fifo_generator_v13_2_3 : entity is "fifo_generator_v13_2_3";
end system_axi_vdma_1_0_fifo_generator_v13_2_3;

architecture STRUCTURE of system_axi_vdma_1_0_fifo_generator_v13_2_3 is
begin
inst_fifo_gen: entity work.system_axi_vdma_1_0_fifo_generator_v13_2_3_synth
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIN(3 downto 0) => DIN(3 downto 0),
      DOUT(8 downto 0) => DOUT(8 downto 0),
      E(0) => E(0),
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(11 downto 0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(11 downto 0),
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\,
      Q(0) => Q(0),
      WR_EN => WR_EN,
      fifo_full_i => fifo_full_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_aclk_0(0) => m_axi_s2mm_aclk_0(0),
      m_axi_s2mm_aclk_1 => m_axi_s2mm_aclk_1,
      m_axi_s2mm_aclk_2(26 downto 0) => m_axi_s2mm_aclk_2(26 downto 0),
      minusOp(11 downto 0) => minusOp(11 downto 0),
      p_88_out(31 downto 0) => p_88_out(31 downto 0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      \sig_data_skid_reg_reg[25]\ => \sig_data_skid_reg_reg[25]\,
      sig_last_skid_reg_reg(0) => sig_last_skid_reg_reg(0),
      \sig_mssa_index_reg_out_reg[0]\ => \sig_mssa_index_reg_out_reg[0]\,
      \sig_mssa_index_reg_out_reg[1]\ => \sig_mssa_index_reg_out_reg[1]\,
      \sig_mssa_index_reg_out_reg[1]_0\ => \sig_mssa_index_reg_out_reg[1]_0\,
      sig_reset_reg => sig_reset_reg,
      \vsize_vid_reg[12]\(11 downto 0) => \vsize_vid_reg[12]\(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_datamover is
  port (
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wlast : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    sig_s_ready_dup3_reg : out STD_LOGIC;
    sig_rst2all_stop_request : out STD_LOGIC;
    \sig_strb_skid_reg_reg[1]\ : out STD_LOGIC;
    \sig_strb_skid_reg_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_out : out STD_LOGIC;
    \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_12_out : out STD_LOGIC;
    sig_halt_cmplt_reg : out STD_LOGIC;
    s2mm_halt_cmplt : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_0\ : out STD_LOGIC;
    \INFERRED_GEN.cnt_i_reg[2]_1\ : out STD_LOGIC;
    \hsize_vid_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_bready : out STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    sig_last_skid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 : in STD_LOGIC;
    sig_s_h_halt_reg_reg : in STD_LOGIC;
    DOUT : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s2mm_halt : in STD_LOGIC;
    cmnd_wr : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dma_err : in STD_LOGIC;
    p_79_out : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_73_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    datamover_idle : in STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 48 downto 0 );
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 26 downto 0 );
    \sig_mssa_index_reg_out_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_59_out : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    m_axi_s2mm_bvalid : in STD_LOGIC;
    sig_s_ready_dup4_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_datamover : entity is "axi_datamover";
end system_axi_vdma_1_0_axi_datamover;

architecture STRUCTURE of system_axi_vdma_1_0_axi_datamover is
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_0ffset_cntr\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_packer_full\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_set_packer_full__1\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/p_2_in\ : STD_LOGIC;
  signal \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_good_strm_dbeat20_out__0\ : STD_LOGIC;
  signal \GEN_INCLUDE_DRE.lsig_pullreg_empty_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_DRE.lsig_pushreg_full_i_1_n_0\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_is_zero__0\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_burst_type_reg\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_error_reg\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_burst_type\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_error_reg\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_reg_empty\ : STD_LOGIC;
  signal \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_final_mux_has_tlast\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db2\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_xfer56_out\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_pass_mux_bus[3]_12\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_pipeline_halt__1\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_mux_out\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_reg\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg1\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg2\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg3\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/lsig_absorb2tlast\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/lsig_clr_absorb2tlast\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_cmd_full\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_rdy\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld12_out\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/lsig_dre_tlast_output_beat18_out\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/lsig_pullreg_empty\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/p_6_out\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/p_9_out\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_cmd_fifo_data_out\ : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_scatter2dre_tlast\ : STD_LOGIC;
  signal \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_20\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_31\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_32\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_46\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_47\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_49\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_63\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_first_dbeat_i_1_n_0\ : STD_LOGIC;
  signal \INCLUDE_PACKING.lsig_packer_full_i_1_n_0\ : STD_LOGIC;
  signal \I_ADDR_CNTL/p_0_in\ : STD_LOGIC;
  signal \I_ADDR_CNTL/p_1_out\ : STD_LOGIC_VECTOR ( 50 to 50 );
  signal \I_CMD_STATUS/I_CMD_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_first_dbeat1__0\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_new_len_eq_0__6\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_next_calc_error_reg\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_push_dqual_reg\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_set_push2wsc\ : STD_LOGIC;
  signal \I_WR_DATA_CNTL/sig_single_dbeat\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/p_0_in\ : STD_LOGIC;
  signal \I_WR_STATUS_CNTLR/sig_dcntl_sfifo_out\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \I_WR_STATUS_CNTLR/sig_halt_reg\ : STD_LOGIC;
  signal ld_btt_cntr_reg1_i_1_n_0 : STD_LOGIC;
  signal ld_btt_cntr_reg2_i_1_n_0 : STD_LOGIC;
  signal ld_btt_cntr_reg2_i_2_n_0 : STD_LOGIC;
  signal ld_btt_cntr_reg3_i_1_n_0 : STD_LOGIC;
  signal ld_btt_cntr_reg3_i_2_n_0 : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal sig_calc_error_reg_i_1_n_0 : STD_LOGIC;
  signal sig_child_qual_burst_type_i_1_n_0 : STD_LOGIC;
  signal sig_child_qual_error_reg_i_1_n_0 : STD_LOGIC;
  signal sig_cmd_empty_i_1_n_0 : STD_LOGIC;
  signal sig_cmd_full_i_1_n_0 : STD_LOGIC;
  signal sig_cmd_stat_rst_user_reg_n_cdc_from_reg : STD_LOGIC;
  signal sig_data2wsc_calc_err : STD_LOGIC;
  signal sig_data2wsc_calc_err_i_1_n_0 : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt : STD_LOGIC;
  signal sig_data2wsc_cmd_cmplt_i_1_n_0 : STD_LOGIC;
  signal sig_data2wsc_valid : STD_LOGIC;
  signal sig_dre2ibtt_tlast : STD_LOGIC;
  signal sig_dre2ibtt_tvalid : STD_LOGIC;
  signal sig_dre_tvalid_i_i_1_n_0 : STD_LOGIC;
  signal sig_flush_db1_i_1_n_0 : STD_LOGIC;
  signal sig_flush_db2_i_1_n_0 : STD_LOGIC;
  signal sig_halt_reg_i_1_n_0 : STD_LOGIC;
  signal sig_last_dbeat_i_1_n_0 : STD_LOGIC;
  signal sig_push_to_wsc_i_1_n_0 : STD_LOGIC;
  signal \^sig_rst2all_stop_request\ : STD_LOGIC;
  signal sig_sf_strt_addr_offset : STD_LOGIC;
  signal sig_single_dbeat_i_1_n_0 : STD_LOGIC;
  signal sig_tlast_out_i_1_n_0 : STD_LOGIC;
  signal sig_tlast_sent08_out : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GEN_INCLUDE_DRE.lsig_pullreg_empty_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \GEN_INCLUDE_DRE.lsig_pushreg_full_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \INCLUDE_PACKING.lsig_first_dbeat_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of ld_btt_cntr_reg2_i_2 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of ld_btt_cntr_reg3_i_2 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of sig_child_qual_burst_type_i_1 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of sig_child_qual_error_reg_i_1 : label is "soft_lutpair199";
begin
  sig_rst2all_stop_request <= \^sig_rst2all_stop_request\;
\GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \I_WR_STATUS_CNTLR/sig_dcntl_sfifo_out\(5),
      O => \I_WR_STATUS_CNTLR/p_0_in\
    );
\GEN_INCLUDE_DRE.lsig_pullreg_empty_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_46\,
      I1 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_good_strm_dbeat20_out__0\,
      I2 => sig_dre2ibtt_tlast,
      I3 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/lsig_pullreg_empty\,
      O => \GEN_INCLUDE_DRE.lsig_pullreg_empty_i_1_n_0\
    );
\GEN_INCLUDE_DRE.lsig_push_strt_offset_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888BBB88888888"
    )
        port map (
      I0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_cmd_fifo_data_out\(28),
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd\,
      I2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/lsig_pullreg_empty\,
      I3 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_46\,
      I4 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/lsig_dre_tlast_output_beat18_out\,
      I5 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_47\,
      O => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg[0]_i_1_n_0\
    );
\GEN_INCLUDE_DRE.lsig_pushreg_full_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABABABA"
    )
        port map (
      I0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd\,
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/lsig_pullreg_empty\,
      I2 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_46\,
      I3 => sig_dre2ibtt_tlast,
      I4 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_good_strm_dbeat20_out__0\,
      O => \GEN_INCLUDE_DRE.lsig_pushreg_full_i_1_n_0\
    );
\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER\: entity work.system_axi_vdma_1_0_axi_datamover_s2mm_full_wrap
     port map (
      CO(0) => CO(0),
      D(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_scatter2dre_tlast\,
      DOUT(8 downto 0) => DOUT(8 downto 0),
      E(0) => E(0),
      FIFO_Full_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_0\,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(14 downto 0) => \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(14 downto 0),
      \GEN_INCLUDE_DRE.lsig_pullreg_empty_reg\ => \GEN_INCLUDE_DRE.lsig_pullreg_empty_i_1_n_0\,
      \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]\ => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_47\,
      \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg_reg[0]_0\ => \GEN_INCLUDE_DRE.lsig_push_strt_offset_reg[0]_i_1_n_0\,
      \GEN_INCLUDE_DRE.lsig_pushreg_full_reg\ => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_46\,
      \GEN_INCLUDE_DRE.lsig_pushreg_full_reg_0\ => \GEN_INCLUDE_DRE.lsig_pushreg_full_i_1_n_0\,
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0) => \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0),
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(0) => \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(0),
      \INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]\ => \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg\ => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_49\,
      \INCLUDE_PACKING.lsig_first_dbeat_reg_0\ => \INCLUDE_PACKING.lsig_first_dbeat_i_1_n_0\,
      \INCLUDE_PACKING.lsig_packer_full_reg\ => \INCLUDE_PACKING.lsig_packer_full_i_1_n_0\,
      \INFERRED_GEN.cnt_i_reg[2]\ => \INFERRED_GEN.cnt_i_reg[2]\,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => \INFERRED_GEN.cnt_i_reg[2]_0\,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => \INFERRED_GEN.cnt_i_reg[2]_1\,
      \INFERRED_GEN.cnt_i_reg[2]_2\(0) => \I_CMD_STATUS/I_CMD_FIFO/sig_rd_empty\,
      O361(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      Q(0) => Q(0),
      S(0) => S(0),
      cmnd_wr => cmnd_wr,
      datamover_idle => datamover_idle,
      dma_err => dma_err,
      full => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/p_2_in\,
      \hsize_vid_reg[15]\(0) => \hsize_vid_reg[15]\(0),
      \in\(1) => sig_data2wsc_cmd_cmplt,
      \in\(0) => sig_data2wsc_calc_err,
      ld_btt_cntr_reg1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg1\,
      ld_btt_cntr_reg1_reg => ld_btt_cntr_reg1_i_1_n_0,
      ld_btt_cntr_reg2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg2\,
      ld_btt_cntr_reg2_reg => ld_btt_cntr_reg2_i_1_n_0,
      ld_btt_cntr_reg3 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg3\,
      ld_btt_cntr_reg3_reg => ld_btt_cntr_reg3_i_1_n_0,
      lsig_0ffset_cntr => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_0ffset_cntr\,
      lsig_absorb2tlast => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/lsig_absorb2tlast\,
      lsig_clr_absorb2tlast => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/lsig_clr_absorb2tlast\,
      lsig_dre_tlast_output_beat18_out => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/lsig_dre_tlast_output_beat18_out\,
      lsig_packer_full => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_packer_full\,
      lsig_pullreg_empty => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/lsig_pullreg_empty\,
      \lsig_set_packer_full__1\ => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_set_packer_full__1\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => m_axi_s2mm_awburst(0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(1 downto 0) => m_axi_s2mm_awsize(1 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(7 downto 0) => m_axi_s2mm_wstrb(7 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      \out\(0) => \I_WR_STATUS_CNTLR/sig_dcntl_sfifo_out\(5),
      p_0_in => \I_WR_STATUS_CNTLR/p_0_in\,
      p_0_in_1 => \I_ADDR_CNTL/p_0_in\,
      p_10_out => p_10_out,
      p_12_out => p_12_out,
      p_59_out => p_59_out,
      p_61_out => p_61_out,
      p_6_out => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/p_6_out\,
      p_73_out(0) => p_73_out(0),
      p_79_out => p_79_out,
      p_9_out => p_9_out,
      p_9_out_0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/p_9_out\,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      \sig_btt_is_zero__0\ => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_is_zero__0\,
      sig_calc_error_reg_reg => sig_calc_error_reg_i_1_n_0,
      sig_child_burst_type_reg => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_burst_type_reg\,
      sig_child_error_reg => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_error_reg\,
      sig_child_qual_burst_type => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_burst_type\,
      sig_child_qual_burst_type_reg => sig_child_qual_burst_type_i_1_n_0,
      sig_child_qual_error_reg => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_error_reg\,
      sig_child_qual_error_reg_reg => sig_child_qual_error_reg_i_1_n_0,
      sig_cmd_empty_reg => sig_cmd_empty_i_1_n_0,
      sig_cmd_full => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_cmd_full\,
      sig_cmd_full_reg => sig_cmd_full_i_1_n_0,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
      sig_csm_pop_child_cmd => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd\,
      sig_data2wsc_calc_err_reg => sig_data2wsc_calc_err_i_1_n_0,
      sig_data2wsc_cmd_cmplt_reg => sig_data2wsc_cmd_cmplt_i_1_n_0,
      sig_data2wsc_valid => sig_data2wsc_valid,
      \sig_data_skid_reg_reg[26]\(26 downto 0) => D(26 downto 0),
      sig_dre2ibtt_tlast => sig_dre2ibtt_tlast,
      sig_dre2ibtt_tvalid => sig_dre2ibtt_tvalid,
      sig_dre_tvalid_i_reg(0) => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_good_strm_dbeat20_out__0\,
      sig_dre_tvalid_i_reg_0 => sig_dre_tvalid_i_i_1_n_0,
      sig_eop_sent => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent\,
      sig_final_mux_has_tlast => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_final_mux_has_tlast\,
      \sig_first_dbeat1__0\ => \I_WR_DATA_CNTL/sig_first_dbeat1__0\,
      sig_flush_db1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1\,
      sig_flush_db1_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_63\,
      sig_flush_db1_reg_0 => sig_flush_db1_i_1_n_0,
      sig_flush_db2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db2\,
      sig_flush_db2_reg => sig_flush_db2_i_1_n_0,
      sig_halt_cmplt_reg => sig_halt_cmplt_reg,
      sig_halt_reg => \I_WR_STATUS_CNTLR/sig_halt_reg\,
      sig_halt_reg_reg => sig_halt_reg_i_1_n_0,
      sig_inhibit_rdy_n => \I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      \sig_input_addr_reg_reg[31]\(48 downto 0) => \in\(48 downto 0),
      sig_input_reg_empty => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_reg_empty\,
      sig_last_dbeat_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_31\,
      sig_last_dbeat_reg_0 => sig_last_dbeat_i_1_n_0,
      sig_last_skid_mux_out => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_mux_out\,
      sig_last_skid_reg => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_reg\,
      sig_last_skid_reg_reg(0) => sig_last_skid_reg_reg(0),
      sig_ld_cmd => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd\,
      \sig_mssa_index_reg_out_reg[1]\(1 downto 0) => \sig_mssa_index_reg_out_reg[1]\(1 downto 0),
      \sig_new_len_eq_0__6\ => \I_WR_DATA_CNTL/sig_new_len_eq_0__6\,
      sig_next_calc_error_reg => \I_WR_DATA_CNTL/sig_next_calc_error_reg\,
      sig_next_cmd_cmplt_reg => \I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg\,
      sig_output_xfer56_out => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_xfer56_out\,
      \sig_pass_mux_bus[3]_12\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_pass_mux_bus[3]_12\(8),
      \sig_pipeline_halt__1\ => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_pipeline_halt__1\,
      sig_psm_halt => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt\,
      sig_push_dqual_reg => \I_WR_DATA_CNTL/sig_push_dqual_reg\,
      sig_push_to_wsc_reg => sig_push_to_wsc_i_1_n_0,
      \sig_realign_strt_offset_reg_reg[0]\(0) => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_cmd_fifo_data_out\(28),
      sig_rst2all_stop_request => \^sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg => sig_s_h_halt_reg_reg,
      sig_s_ready_dup3_reg => sig_s_ready_dup3_reg,
      sig_s_ready_dup4_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_20\,
      sig_s_ready_dup4_reg_0 => sig_s_ready_dup4_reg,
      sig_s_ready_out_reg => \out\,
      sig_set_push2wsc => \I_WR_DATA_CNTL/sig_set_push2wsc\,
      sig_sf_strt_addr_offset => sig_sf_strt_addr_offset,
      sig_single_dbeat => \I_WR_DATA_CNTL/sig_single_dbeat\,
      sig_single_dbeat_reg => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_32\,
      sig_single_dbeat_reg_0 => sig_single_dbeat_i_1_n_0,
      sig_sm_ld_dre_cmd => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd\,
      \sig_strb_skid_reg_reg[1]\ => \sig_strb_skid_reg_reg[1]\,
      \sig_strb_skid_reg_reg[2]\ => \sig_strb_skid_reg_reg[2]\,
      sig_tlast_out_reg => sig_tlast_out_i_1_n_0,
      sig_tlast_sent08_out => sig_tlast_sent08_out,
      sig_tstrb_fifo_rdy => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_rdy\,
      sig_valid_fifo_ld12_out => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld12_out\,
      sig_wr_fifo => \I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      sig_xfer_calc_err_reg_reg(0) => \I_ADDR_CNTL/p_1_out\(50)
    );
\INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F70"
    )
        port map (
      I0 => sig_sf_strt_addr_offset,
      I1 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_49\,
      I2 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_good_strm_dbeat20_out__0\,
      I3 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_0ffset_cntr\,
      O => \INCLUDE_PACKING.lsig_0ffset_cntr[0]_i_1_n_0\
    );
\INCLUDE_PACKING.lsig_first_dbeat_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_good_strm_dbeat20_out__0\,
      I1 => sig_dre2ibtt_tlast,
      I2 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_49\,
      O => \INCLUDE_PACKING.lsig_first_dbeat_i_1_n_0\
    );
\INCLUDE_PACKING.lsig_packer_full_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_set_packer_full__1\,
      I1 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/lsig_packer_full\,
      I2 => \GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/p_2_in\,
      O => \INCLUDE_PACKING.lsig_packer_full_i_1_n_0\
    );
ld_btt_cntr_reg1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E0E0E0"
    )
        port map (
      I0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg1\,
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld12_out\,
      I4 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      I5 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent\,
      O => ld_btt_cntr_reg1_i_1_n_0
    );
ld_btt_cntr_reg2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => ld_btt_cntr_reg2_i_2_n_0,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld12_out\,
      I3 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      I4 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent\,
      O => ld_btt_cntr_reg2_i_1_n_0
    );
ld_btt_cntr_reg2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg1\,
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_rdy\,
      I2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg2\,
      O => ld_btt_cntr_reg2_i_2_n_0
    );
ld_btt_cntr_reg3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => ld_btt_cntr_reg3_i_2_n_0,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_valid_fifo_ld12_out\,
      I3 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr\,
      I4 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent\,
      O => ld_btt_cntr_reg3_i_1_n_0
    );
ld_btt_cntr_reg3_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg2\,
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_tstrb_fifo_rdy\,
      I2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/ld_btt_cntr_reg3\,
      O => ld_btt_cntr_reg3_i_2_n_0
    );
sig_addr_valid_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \I_ADDR_CNTL/p_1_out\(50),
      O => \I_ADDR_CNTL/p_0_in\
    );
sig_calc_error_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_is_zero__0\,
      I1 => \I_CMD_STATUS/I_CMD_FIFO/sig_rd_empty\,
      I2 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_reg_empty\,
      I3 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_halt\,
      I4 => p_10_out,
      O => sig_calc_error_reg_i_1_n_0
    );
sig_child_qual_burst_type_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_burst_type_reg\,
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd\,
      I2 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_burst_type\,
      O => sig_child_qual_burst_type_i_1_n_0
    );
sig_child_qual_error_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_error_reg\,
      I1 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd\,
      I2 => \GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_qual_error_reg\,
      O => sig_child_qual_error_reg_i_1_n_0
    );
sig_cmd_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF2FFF2FFF2F"
    )
        port map (
      I0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/p_9_out\,
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_tlast_sent08_out,
      I4 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/lsig_clr_absorb2tlast\,
      I5 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/lsig_absorb2tlast\,
      O => sig_cmd_empty_i_1_n_0
    );
sig_cmd_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E000E000E0"
    )
        port map (
      I0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_cmd_full\,
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => sig_tlast_sent08_out,
      I4 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/lsig_clr_absorb2tlast\,
      I5 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/lsig_absorb2tlast\,
      O => sig_cmd_full_i_1_n_0
    );
sig_data2wsc_calc_err_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => sig_data2wsc_calc_err,
      I1 => \I_WR_DATA_CNTL/sig_next_calc_error_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      I4 => \I_WR_DATA_CNTL/sig_set_push2wsc\,
      O => sig_data2wsc_calc_err_i_1_n_0
    );
sig_data2wsc_cmd_cmplt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => sig_data2wsc_cmd_cmplt,
      I1 => \I_WR_DATA_CNTL/sig_next_cmd_cmplt_reg\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo\,
      I4 => \I_WR_DATA_CNTL/sig_set_push2wsc\,
      O => sig_data2wsc_cmd_cmplt_i_1_n_0
    );
sig_dre_tvalid_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC00FC000000AA00"
    )
        port map (
      I0 => sig_dre2ibtt_tvalid,
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_final_mux_has_tlast\,
      I2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_pass_mux_bus[3]_12\(8),
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_xfer56_out\,
      I5 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_63\,
      O => sig_dre_tvalid_i_i_1_n_0
    );
sig_flush_db1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA000000EA00"
    )
        port map (
      I0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1\,
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/p_6_out\,
      I2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_scatter2dre_tlast\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db2\,
      I5 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_pipeline_halt__1\,
      O => sig_flush_db1_i_1_n_0
    );
sig_flush_db2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C008"
    )
        port map (
      I0 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db1\,
      I1 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_flush_db2\,
      I3 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_pipeline_halt__1\,
      O => sig_flush_db2_i_1_n_0
    );
sig_halt_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sig_rst2all_stop_request\,
      I1 => \I_WR_STATUS_CNTLR/sig_halt_reg\,
      O => sig_halt_reg_i_1_n_0
    );
sig_last_dbeat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAF0000CCA00000"
    )
        port map (
      I0 => \I_WR_DATA_CNTL/sig_first_dbeat1__0\,
      I1 => \I_WR_DATA_CNTL/sig_new_len_eq_0__6\,
      I2 => \I_WR_DATA_CNTL/sig_single_dbeat\,
      I3 => \I_WR_DATA_CNTL/sig_push_dqual_reg\,
      I4 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I5 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_31\,
      O => sig_last_dbeat_i_1_n_0
    );
sig_last_reg_out_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sig_last_skid_reg_reg(0),
      I1 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_20\,
      I2 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_reg\,
      O => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_skid_mux_out\
    );
sig_push_to_wsc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA200"
    )
        port map (
      I0 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I1 => \I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n\,
      I2 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_0\,
      I3 => sig_data2wsc_valid,
      I4 => \I_WR_DATA_CNTL/sig_set_push2wsc\,
      O => sig_push_to_wsc_i_1_n_0
    );
sig_single_dbeat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A300A000"
    )
        port map (
      I0 => \I_WR_DATA_CNTL/sig_new_len_eq_0__6\,
      I1 => \I_WR_DATA_CNTL/sig_single_dbeat\,
      I2 => \I_WR_DATA_CNTL/sig_push_dqual_reg\,
      I3 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I4 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_32\,
      O => sig_single_dbeat_i_1_n_0
    );
sig_tlast_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => sig_dre2ibtt_tlast,
      I1 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_final_mux_has_tlast\,
      I2 => sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
      I3 => \GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_output_xfer56_out\,
      I4 => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_63\,
      O => sig_tlast_out_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_afifo_builtin is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    fifo_full_i : out STD_LOGIC;
    \vsize_vid_reg[12]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_s2mm_aclk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : out STD_LOGIC;
    m_axi_s2mm_aclk_1 : out STD_LOGIC;
    m_axi_s2mm_aclk_2 : out STD_LOGIC_VECTOR ( 26 downto 0 );
    s_axis_s2mm_aclk : in STD_LOGIC;
    sig_reset_reg : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]\ : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]_0\ : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : in STD_LOGIC;
    minusOp : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ : in STD_LOGIC;
    \sig_data_skid_reg_reg[25]\ : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    p_88_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_last_skid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_afifo_builtin : entity is "axi_vdma_afifo_builtin";
end system_axi_vdma_1_0_axi_vdma_afifo_builtin;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_afifo_builtin is
begin
fg_builtin_fifo_inst: entity work.system_axi_vdma_1_0_fifo_generator_v13_2_3
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIN(3 downto 0) => DIN(3 downto 0),
      DOUT(8 downto 0) => DOUT(8 downto 0),
      E(0) => E(0),
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(11 downto 0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(11 downto 0),
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\,
      Q(0) => Q(0),
      WR_EN => WR_EN,
      fifo_full_i => fifo_full_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_aclk_0(0) => m_axi_s2mm_aclk_0(0),
      m_axi_s2mm_aclk_1 => m_axi_s2mm_aclk_1,
      m_axi_s2mm_aclk_2(26 downto 0) => m_axi_s2mm_aclk_2(26 downto 0),
      minusOp(11 downto 0) => minusOp(11 downto 0),
      p_88_out(31 downto 0) => p_88_out(31 downto 0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      \sig_data_skid_reg_reg[25]\ => \sig_data_skid_reg_reg[25]\,
      sig_last_skid_reg_reg(0) => sig_last_skid_reg_reg(0),
      \sig_mssa_index_reg_out_reg[0]\ => \sig_mssa_index_reg_out_reg[0]\,
      \sig_mssa_index_reg_out_reg[1]\ => \sig_mssa_index_reg_out_reg[1]\,
      \sig_mssa_index_reg_out_reg[1]_0\ => \sig_mssa_index_reg_out_reg[1]_0\,
      sig_reset_reg => sig_reset_reg,
      \vsize_vid_reg[12]\(11 downto 0) => \vsize_vid_reg[12]\(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma_s2mm_linebuf is
  port (
    p_3_out : out STD_LOGIC;
    p_9_out_0 : out STD_LOGIC;
    p_9_out : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fsize_err_to_dm_halt_flag : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 8 downto 0 );
    p_11_out : out STD_LOGIC;
    p_10_out : out STD_LOGIC;
    m_axi_s2mm_aclk_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_s2mm_aclk_1 : out STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ : out STD_LOGIC;
    s2mm_axis_linebuf_reset_out_inv : out STD_LOGIC;
    p_3_out_1 : out STD_LOGIC;
    m_axi_s2mm_aclk_2 : out STD_LOGIC_VECTOR ( 26 downto 0 );
    prmry_reset2 : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s2mm_halt : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    p_73_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 12 downto 0 );
    sig_reset_reg : in STD_LOGIC;
    \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sig_mssa_index_reg_out_reg[1]\ : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[1]_0\ : in STD_LOGIC;
    \sig_mssa_index_reg_out_reg[0]\ : in STD_LOGIC;
    p_16_out : in STD_LOGIC;
    p_87_out : in STD_LOGIC;
    sig_last_reg_out_reg : in STD_LOGIC;
    fsize_err_to_dm_halt_flag_ored : in STD_LOGIC;
    p_84_out : in STD_LOGIC;
    s2mm_tuser_fsync_top7_out : in STD_LOGIC;
    M_VALID : in STD_LOGIC;
    M_User : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tuser_d1 : in STD_LOGIC;
    s2mm_fsync_int : in STD_LOGIC;
    p_43_out : in STD_LOGIC;
    fsize_mismatch_err_s1 : in STD_LOGIC;
    drop_fsync_d_pulse_gen_fsize_less_err_d1 : in STD_LOGIC;
    \sig_data_skid_reg_reg[25]\ : in STD_LOGIC;
    \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_86_out : in STD_LOGIC;
    p_88_out : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sig_last_skid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma_s2mm_linebuf : entity is "axi_vdma_s2mm_linebuf";
end system_axi_vdma_1_0_axi_vdma_s2mm_linebuf;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma_s2mm_linebuf is
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_1\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF_n_1\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF_n_2\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_2\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_3\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_12\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_13\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_14\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_15\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_16\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_17\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_18\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_19\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_20\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_21\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_22\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_23\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_25\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_26\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_7_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_6_n_1\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_6_n_2\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_6_n_3\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0\ : STD_LOGIC;
  signal crnt_vsize_cdc_tig : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg : string;
  attribute async_reg of crnt_vsize_cdc_tig : signal is "true";
  signal crnt_vsize_d1 : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute async_reg of crnt_vsize_d1 : signal is "true";
  signal data_count_af_threshold : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal data_count_af_threshold_cdc_tig : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute async_reg of data_count_af_threshold_cdc_tig : signal is "true";
  signal data_count_af_threshold_d1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute async_reg of data_count_af_threshold_d1 : signal is "true";
  signal delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s : STD_LOGIC;
  signal delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1 : STD_LOGIC;
  signal delay_s2mm_fsync_core_till_mmap_done_flag : STD_LOGIC;
  signal delay_s2mm_fsync_core_till_mmap_done_flag_d1 : STD_LOGIC;
  signal done_vsize_counter : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/wr_tmp\ : STD_LOGIC;
  signal fifo_full_i : STD_LOGIC;
  signal \^fsize_err_to_dm_halt_flag\ : STD_LOGIC;
  signal fsync_src_select_cdc_tig : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of fsync_src_select_cdc_tig : signal is "true";
  signal fsync_src_select_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg of fsync_src_select_d1 : signal is "true";
  signal minusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal p_6_out : STD_LOGIC;
  signal \^p_9_out\ : STD_LOGIC;
  signal \^p_9_out_0\ : STD_LOGIC;
  signal \NLW_GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[12]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[12]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[10]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[10]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[11]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[11]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[3]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[4]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[5]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[6]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[7]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[8]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[8]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[9]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[9]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[1]\ : label is "yes";
begin
  fsize_err_to_dm_halt_flag <= \^fsize_err_to_dm_halt_flag\;
  \out\(11 downto 0) <= crnt_vsize_d1(12 downto 1);
  p_9_out <= \^p_9_out\;
  p_9_out_0 <= \^p_9_out_0\;
\GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => crnt_vsize_d1(0),
      I1 => p_16_out,
      I2 => \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]\(0),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[0]_0\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized1_24\
     port map (
      D(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_1\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ => \^p_9_out\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\(0) => Q(0),
      Q(0) => done_vsize_counter(0),
      SR(0) => SR(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_16_out => p_16_out,
      prmry_reset2 => prmry_reset2,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized3_25\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0\,
      \GEN_DWIDTH_FLUSH_SOF.chnl_ready_dwidth_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF_n_1\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg\ => \^p_9_out_0\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg_0\ => sig_last_reg_out_reg,
      SR(0) => SR(0),
      delay_s2mm_fsync_core_till_mmap_done_flag => delay_s2mm_fsync_core_till_mmap_done_flag,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_6_out => p_6_out,
      p_84_out => p_84_out,
      prmry_reset2 => prmry_reset2,
      s2mm_tuser_fsync_top7_out => s2mm_tuser_fsync_top7_out,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized3_26\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \^p_9_out_0\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF_n_2\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg\ => sig_last_reg_out_reg,
      M_User(0) => M_User(0),
      M_VALID => M_VALID,
      SR(0) => SR(0),
      delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1 => delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1,
      delay_s2mm_fsync_core_till_mmap_done_flag => delay_s2mm_fsync_core_till_mmap_done_flag,
      delay_s2mm_fsync_core_till_mmap_done_flag_d1 => delay_s2mm_fsync_core_till_mmap_done_flag_d1,
      fsize_err_to_dm_halt_flag_ored => fsize_err_to_dm_halt_flag_ored,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_10_out => p_10_out,
      p_11_out => p_11_out,
      p_3_out_1 => p_3_out_1,
      p_6_out => p_6_out,
      p_73_out(0) => p_73_out(0),
      p_84_out => p_84_out,
      p_86_out => p_86_out,
      prmry_reset2 => prmry_reset2,
      s2mm_tuser_fsync_top7_out => s2mm_tuser_fsync_top7_out,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tuser_d1 => s_axis_s2mm_tuser_d1
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized3_27\
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => p_3_out,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ => \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_2\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg\ => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_3\,
      SR(0) => SR(0),
      WR_EN => \fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/wr_tmp\,
      delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      drop_fsync_d_pulse_gen_fsize_less_err_d1 => drop_fsync_d_pulse_gen_fsize_less_err_d1,
      fifo_full_i => fifo_full_i,
      fsize_err_to_dm_halt_flag => \^fsize_err_to_dm_halt_flag\,
      fsize_mismatch_err_s1 => fsize_mismatch_err_s1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_16_out => p_16_out,
      p_43_out => p_43_out,
      p_87_out => p_87_out,
      prmry_reset2 => prmry_reset2,
      s2mm_axis_linebuf_reset_out_inv => s2mm_axis_linebuf_reset_out_inv,
      s2mm_fsync_int => s2mm_fsync_int,
      s2mm_halt => s2mm_halt,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      sig_last_reg_out_reg => sig_last_reg_out_reg
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(0),
      Q => crnt_vsize_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(10),
      Q => crnt_vsize_cdc_tig(10),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(11),
      Q => crnt_vsize_cdc_tig(11),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(12),
      Q => crnt_vsize_cdc_tig(12),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(1),
      Q => crnt_vsize_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(2),
      Q => crnt_vsize_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(3),
      Q => crnt_vsize_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(4),
      Q => crnt_vsize_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(5),
      Q => crnt_vsize_cdc_tig(5),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(6),
      Q => crnt_vsize_cdc_tig(6),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(7),
      Q => crnt_vsize_cdc_tig(7),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(8),
      Q => crnt_vsize_cdc_tig(8),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => Q(9),
      Q => crnt_vsize_cdc_tig(9),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(0),
      Q => crnt_vsize_d1(0),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(10),
      Q => crnt_vsize_d1(10),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(11),
      Q => crnt_vsize_d1(11),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(12),
      Q => crnt_vsize_d1(12),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(1),
      Q => crnt_vsize_d1(1),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(2),
      Q => crnt_vsize_d1(2),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(3),
      Q => crnt_vsize_d1(3),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(4),
      Q => crnt_vsize_d1(4),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(5),
      Q => crnt_vsize_d1(5),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(6),
      Q => crnt_vsize_d1(6),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(7),
      Q => crnt_vsize_d1(7),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(8),
      Q => crnt_vsize_d1(8),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => crnt_vsize_cdc_tig(9),
      Q => crnt_vsize_d1(9),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(0),
      Q => data_count_af_threshold_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(10),
      Q => data_count_af_threshold_cdc_tig(10),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(11),
      Q => data_count_af_threshold_cdc_tig(11),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(1),
      Q => data_count_af_threshold_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(2),
      Q => data_count_af_threshold_cdc_tig(2),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(3),
      Q => data_count_af_threshold_cdc_tig(3),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(4),
      Q => data_count_af_threshold_cdc_tig(4),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(5),
      Q => data_count_af_threshold_cdc_tig(5),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(6),
      Q => data_count_af_threshold_cdc_tig(6),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(7),
      Q => data_count_af_threshold_cdc_tig(7),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(8),
      Q => data_count_af_threshold_cdc_tig(8),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_cdc_tig_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold(9),
      Q => data_count_af_threshold_cdc_tig(9),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(0),
      Q => data_count_af_threshold_d1(0),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(10),
      Q => data_count_af_threshold_d1(10),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(11),
      Q => data_count_af_threshold_d1(11),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(1),
      Q => data_count_af_threshold_d1(1),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(2),
      Q => data_count_af_threshold_d1(2),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(3),
      Q => data_count_af_threshold_d1(3),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(4),
      Q => data_count_af_threshold_d1(4),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(5),
      Q => data_count_af_threshold_d1(5),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(6),
      Q => data_count_af_threshold_d1(6),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(7),
      Q => data_count_af_threshold_d1(7),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(8),
      Q => data_count_af_threshold_d1(8),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.data_count_af_threshold_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => data_count_af_threshold_cdc_tig(9),
      Q => data_count_af_threshold_d1(9),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_73_out(1),
      Q => fsync_src_select_cdc_tig(0),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_cdc_tig_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_73_out(2),
      Q => fsync_src_select_cdc_tig(1),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => fsync_src_select_cdc_tig(0),
      Q => fsync_src_select_d1(0),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.fsync_src_select_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => fsync_src_select_cdc_tig(1),
      Q => fsync_src_select_d1(1),
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO\: entity work.system_axi_vdma_1_0_axi_vdma_afifo_builtin
     port map (
      D(1 downto 0) => D(1 downto 0),
      DIN(3 downto 0) => DIN(3 downto 0),
      DOUT(8 downto 0) => DOUT(8 downto 0),
      E(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_25\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_26\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\(11 downto 0) => Q(12 downto 1),
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\ => \^p_9_out\,
      \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_0\ => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4_n_0\,
      Q(0) => done_vsize_counter(0),
      WR_EN => \fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/wr_tmp\,
      fifo_full_i => fifo_full_i,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_aclk_0(0) => m_axi_s2mm_aclk_0(0),
      m_axi_s2mm_aclk_1 => m_axi_s2mm_aclk_1,
      m_axi_s2mm_aclk_2(26 downto 0) => m_axi_s2mm_aclk_2(26 downto 0),
      minusOp(11 downto 0) => minusOp(12 downto 1),
      p_88_out(31 downto 0) => p_88_out(31 downto 0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      \sig_data_skid_reg_reg[25]\ => \sig_data_skid_reg_reg[25]\,
      sig_last_skid_reg_reg(0) => sig_last_skid_reg_reg(0),
      \sig_mssa_index_reg_out_reg[0]\ => \sig_mssa_index_reg_out_reg[0]\,
      \sig_mssa_index_reg_out_reg[1]\ => \sig_mssa_index_reg_out_reg[1]\,
      \sig_mssa_index_reg_out_reg[1]_0\ => \sig_mssa_index_reg_out_reg[1]_0\,
      sig_reset_reg => sig_reset_reg,
      \vsize_vid_reg[12]\(11) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_12\,
      \vsize_vid_reg[12]\(10) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_13\,
      \vsize_vid_reg[12]\(9) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_14\,
      \vsize_vid_reg[12]\(8) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_15\,
      \vsize_vid_reg[12]\(7) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_16\,
      \vsize_vid_reg[12]\(6) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_17\,
      \vsize_vid_reg[12]\(5) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_18\,
      \vsize_vid_reg[12]\(4) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_19\,
      \vsize_vid_reg[12]\(3) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_20\,
      \vsize_vid_reg[12]\(2) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_21\,
      \vsize_vid_reg[12]\(1) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_22\,
      \vsize_vid_reg[12]\(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_23\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_2\,
      Q => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => delay_fsync_fsize_err_till_dm_halt_cmplt_flag_s,
      Q => delay_fsync_fsize_err_till_dm_halt_cmplt_s_d1,
      R => prmry_reset2
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF_n_2\,
      Q => delay_s2mm_fsync_core_till_mmap_done_flag_d1,
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.delay_s2mm_fsync_core_till_mmap_done_flag_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF_n_1\,
      Q => delay_s2mm_fsync_core_till_mmap_done_flag,
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(11),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(10),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(9),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => done_vsize_counter(2),
      I1 => done_vsize_counter(4),
      I2 => done_vsize_counter(6),
      I3 => done_vsize_counter(7),
      I4 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_7_n_0\,
      I5 => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0\,
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_4_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => done_vsize_counter(10),
      I1 => done_vsize_counter(9),
      I2 => done_vsize_counter(11),
      I3 => done_vsize_counter(12),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_7_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => done_vsize_counter(3),
      I1 => done_vsize_counter(1),
      I2 => done_vsize_counter(8),
      I3 => done_vsize_counter(5),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_8_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(12),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(4),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(3),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(2),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(1),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(8),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(7),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(6),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => done_vsize_counter(5),
      O => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_25\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF_n_1\,
      Q => done_vsize_counter(0),
      R => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_25\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_14\,
      Q => done_vsize_counter(10),
      R => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_25\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_13\,
      Q => done_vsize_counter(11),
      R => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_25\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_12\,
      Q => done_vsize_counter(12),
      R => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0\,
      CO(3) => \NLW_GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_6_n_1\,
      CO(1) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_6_n_2\,
      CO(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[12]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => done_vsize_counter(11 downto 9),
      O(3 downto 0) => minusOp(12 downto 9),
      S(3) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_9_n_0\,
      S(2) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_10_n_0\,
      S(1) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_11_n_0\,
      S(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[12]_i_12_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_25\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_23\,
      Q => done_vsize_counter(1),
      R => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_25\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_22\,
      Q => done_vsize_counter(2),
      R => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_25\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_21\,
      Q => done_vsize_counter(3),
      R => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_25\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_20\,
      Q => done_vsize_counter(4),
      R => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0\,
      CO(2) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_1\,
      CO(1) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_2\,
      CO(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_3\,
      CYINIT => done_vsize_counter(0),
      DI(3 downto 0) => done_vsize_counter(4 downto 1),
      O(3 downto 0) => minusOp(4 downto 1),
      S(3) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_3_n_0\,
      S(2) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_4_n_0\,
      S(1) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_5_n_0\,
      S(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[4]_i_6_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_25\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_19\,
      Q => done_vsize_counter(5),
      R => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_25\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_18\,
      Q => done_vsize_counter(6),
      R => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_25\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_17\,
      Q => done_vsize_counter(7),
      R => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_25\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_16\,
      Q => done_vsize_counter(8),
      R => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[4]_i_2_n_0\,
      CO(3) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_0\,
      CO(2) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_1\,
      CO(1) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_2\,
      CO(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => done_vsize_counter(8 downto 5),
      O(3 downto 0) => minusOp(8 downto 5),
      S(3) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_3_n_0\,
      S(2) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_4_n_0\,
      S(1) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_5_n_0\,
      S(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter[8]_i_6_n_0\
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_25\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_15\,
      Q => done_vsize_counter(9),
      R => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0\(0)
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.fsize_err_to_dm_halt_flag_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I_n_3\,
      Q => \^fsize_err_to_dm_halt_flag\,
      R => '0'
    );
\GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axi_s2mm_aclk,
      CE => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_25\,
      D => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO_n_26\,
      Q => \GEN_S2MM_FLUSH_SOF_LOGIC.mmap_not_finished_reg_n_0\,
      R => \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0\(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(11)
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(10)
    );
i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(1)
    );
i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(0)
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(9)
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(8)
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(7)
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(6)
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(5)
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(4)
    );
i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(3)
    );
i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => data_count_af_threshold(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0_axi_vdma is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_sg_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    m_axis_mm2s_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_fsync : in STD_LOGIC;
    mm2s_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_fsync : in STD_LOGIC;
    s2mm_frame_ptr_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    mm2s_buffer_empty : out STD_LOGIC;
    mm2s_buffer_almost_empty : out STD_LOGIC;
    s2mm_buffer_full : out STD_LOGIC;
    s2mm_buffer_almost_full : out STD_LOGIC;
    mm2s_fsync_out : out STD_LOGIC;
    s2mm_fsync_out : out STD_LOGIC;
    mm2s_prmtr_update : out STD_LOGIC;
    s2mm_prmtr_update : out STD_LOGIC;
    m_axi_sg_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_sg_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_sg_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_sg_arvalid : out STD_LOGIC;
    m_axi_sg_arready : in STD_LOGIC;
    m_axi_sg_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_sg_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_sg_rlast : in STD_LOGIC;
    m_axi_sg_rvalid : in STD_LOGIC;
    m_axi_sg_rready : out STD_LOGIC;
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_mm2s_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s2mm_prmry_reset_out_n : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    mm2s_introut : out STD_LOGIC;
    s2mm_introut : out STD_LOGIC;
    axi_vdma_tstvec : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of system_axi_vdma_1_0_axi_vdma : entity is 125;
  attribute C_DYNAMIC_RESOLUTION : integer;
  attribute C_DYNAMIC_RESOLUTION of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_ALL : integer;
  attribute C_ENABLE_DEBUG_ALL of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_0 : integer;
  attribute C_ENABLE_DEBUG_INFO_0 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_1 : integer;
  attribute C_ENABLE_DEBUG_INFO_1 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_10 : integer;
  attribute C_ENABLE_DEBUG_INFO_10 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_11 : integer;
  attribute C_ENABLE_DEBUG_INFO_11 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_12 : integer;
  attribute C_ENABLE_DEBUG_INFO_12 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_13 : integer;
  attribute C_ENABLE_DEBUG_INFO_13 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_14 : integer;
  attribute C_ENABLE_DEBUG_INFO_14 of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_15 : integer;
  attribute C_ENABLE_DEBUG_INFO_15 of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_2 : integer;
  attribute C_ENABLE_DEBUG_INFO_2 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_3 : integer;
  attribute C_ENABLE_DEBUG_INFO_3 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_4 : integer;
  attribute C_ENABLE_DEBUG_INFO_4 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_5 : integer;
  attribute C_ENABLE_DEBUG_INFO_5 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_6 : integer;
  attribute C_ENABLE_DEBUG_INFO_6 of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_7 : integer;
  attribute C_ENABLE_DEBUG_INFO_7 of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_ENABLE_DEBUG_INFO_8 : integer;
  attribute C_ENABLE_DEBUG_INFO_8 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_DEBUG_INFO_9 : integer;
  attribute C_ENABLE_DEBUG_INFO_9 of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_VERT_FLIP : integer;
  attribute C_ENABLE_VERT_FLIP of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_ENABLE_VIDPRMTR_READS : integer;
  attribute C_ENABLE_VIDPRMTR_READS of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of system_axi_vdma_1_0_axi_vdma : entity is "zynq";
  attribute C_FLUSH_ON_FSYNC : integer;
  attribute C_FLUSH_ON_FSYNC of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_INTERNAL_GENLOCK : integer;
  attribute C_INCLUDE_INTERNAL_GENLOCK of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of system_axi_vdma_1_0_axi_vdma : entity is "axi_vdma";
  attribute C_MM2S_GENLOCK_MODE : integer;
  attribute C_MM2S_GENLOCK_MODE of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_MM2S_GENLOCK_NUM_MASTERS : integer;
  attribute C_MM2S_GENLOCK_NUM_MASTERS of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_MM2S_GENLOCK_REPEAT_EN : integer;
  attribute C_MM2S_GENLOCK_REPEAT_EN of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_MM2S_LINEBUFFER_DEPTH : integer;
  attribute C_MM2S_LINEBUFFER_DEPTH of system_axi_vdma_1_0_axi_vdma : entity is 512;
  attribute C_MM2S_LINEBUFFER_THRESH : integer;
  attribute C_MM2S_LINEBUFFER_THRESH of system_axi_vdma_1_0_axi_vdma : entity is 4;
  attribute C_MM2S_MAX_BURST_LENGTH : integer;
  attribute C_MM2S_MAX_BURST_LENGTH of system_axi_vdma_1_0_axi_vdma : entity is 8;
  attribute C_MM2S_SOF_ENABLE : integer;
  attribute C_MM2S_SOF_ENABLE of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of system_axi_vdma_1_0_axi_vdma : entity is 32;
  attribute C_M_AXIS_MM2S_TUSER_BITS : integer;
  attribute C_M_AXIS_MM2S_TUSER_BITS of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of system_axi_vdma_1_0_axi_vdma : entity is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of system_axi_vdma_1_0_axi_vdma : entity is 64;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of system_axi_vdma_1_0_axi_vdma : entity is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of system_axi_vdma_1_0_axi_vdma : entity is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of system_axi_vdma_1_0_axi_vdma : entity is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of system_axi_vdma_1_0_axi_vdma : entity is 32;
  attribute C_NUM_FSTORES : integer;
  attribute C_NUM_FSTORES of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_S2MM_GENLOCK_MODE : integer;
  attribute C_S2MM_GENLOCK_MODE of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_S2MM_GENLOCK_NUM_MASTERS : integer;
  attribute C_S2MM_GENLOCK_NUM_MASTERS of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_S2MM_GENLOCK_REPEAT_EN : integer;
  attribute C_S2MM_GENLOCK_REPEAT_EN of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_S2MM_LINEBUFFER_DEPTH : integer;
  attribute C_S2MM_LINEBUFFER_DEPTH of system_axi_vdma_1_0_axi_vdma : entity is 4096;
  attribute C_S2MM_LINEBUFFER_THRESH : integer;
  attribute C_S2MM_LINEBUFFER_THRESH of system_axi_vdma_1_0_axi_vdma : entity is 4;
  attribute C_S2MM_MAX_BURST_LENGTH : integer;
  attribute C_S2MM_MAX_BURST_LENGTH of system_axi_vdma_1_0_axi_vdma : entity is 128;
  attribute C_S2MM_SOF_ENABLE : integer;
  attribute C_S2MM_SOF_ENABLE of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of system_axi_vdma_1_0_axi_vdma : entity is 24;
  attribute C_S_AXIS_S2MM_TUSER_BITS : integer;
  attribute C_S_AXIS_S2MM_TUSER_BITS of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of system_axi_vdma_1_0_axi_vdma : entity is 9;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of system_axi_vdma_1_0_axi_vdma : entity is 32;
  attribute C_USE_FSYNC : integer;
  attribute C_USE_FSYNC of system_axi_vdma_1_0_axi_vdma : entity is 1;
  attribute C_USE_MM2S_FSYNC : integer;
  attribute C_USE_MM2S_FSYNC of system_axi_vdma_1_0_axi_vdma : entity is 0;
  attribute C_USE_S2MM_FSYNC : integer;
  attribute C_USE_S2MM_FSYNC of system_axi_vdma_1_0_axi_vdma : entity is 2;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of system_axi_vdma_1_0_axi_vdma : entity is "axi_vdma";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_axi_vdma_1_0_axi_vdma : entity is "yes";
  attribute ip_group : string;
  attribute ip_group of system_axi_vdma_1_0_axi_vdma : entity is "LOGICORE";
  attribute iptype : string;
  attribute iptype of system_axi_vdma_1_0_axi_vdma : entity is "PERIPHERAL";
  attribute run_ngcbuild : string;
  attribute run_ngcbuild of system_axi_vdma_1_0_axi_vdma : entity is "TRUE";
end system_axi_vdma_1_0_axi_vdma;

architecture STRUCTURE of system_axi_vdma_1_0_axi_vdma is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_48 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_49 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_50 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_51 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_52 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_53 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_54 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_55 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_56 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_57 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_58 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_59 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_60 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_61 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_62 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_63 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_64 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_65 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_66 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_67 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_68 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_69 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_70 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_71 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_72 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_73 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_74 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_75 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_76 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_77 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_78 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_79 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_80 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_81 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_82 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_83 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_84 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_85 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_86 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_87 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_88 : STD_LOGIC;
  signal AXI_LITE_REG_INTERFACE_I_n_89 : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from\ : STD_LOGIC;
  signal \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/halt_i0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/halt_reset\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0\ : STD_LOGIC;
  signal \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\ : STD_LOGIC;
  signal \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\ : STD_LOGIC;
  signal \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\ : STD_LOGIC;
  signal \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2\ : STD_LOGIC;
  signal \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_46\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_6\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I_n_0\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_11\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_4\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_6\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_8\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_18\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_19\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_20\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_22\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_48\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_49\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_50\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_51\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_30\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_32\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_65\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_83\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_84\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_86\ : STD_LOGIC;
  signal \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_5\ : STD_LOGIC;
  signal I_AXI_DMA_INTRPT_n_20 : STD_LOGIC;
  signal \I_CMDSTS/p_10_in\ : STD_LOGIC;
  signal \I_CMDSTS/p_12_out\ : STD_LOGIC;
  signal \I_CMDSTS/p_3_in\ : STD_LOGIC;
  signal \I_CMDSTS/p_9_out\ : STD_LOGIC;
  signal \I_CMDSTS/s_axis_cmd_tvalid0\ : STD_LOGIC;
  signal \I_DMA_REGISTER/p_14_out\ : STD_LOGIC;
  signal \I_DMA_REGISTER/p_15_out\ : STD_LOGIC;
  signal \I_DMA_REGISTER/reset_counts\ : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_28 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_30 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_31 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_32 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_33 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_34 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_5 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_7 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_8 : STD_LOGIC;
  signal I_PRMRY_DATAMOVER_n_9 : STD_LOGIC;
  signal I_RST_MODULE_n_11 : STD_LOGIC;
  signal I_RST_MODULE_n_14 : STD_LOGIC;
  signal I_RST_MODULE_n_15 : STD_LOGIC;
  signal I_RST_MODULE_n_16 : STD_LOGIC;
  signal \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2\ : STD_LOGIC;
  signal \I_SM/cmnds_queued0\ : STD_LOGIC;
  signal \I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1\ : STD_LOGIC;
  signal \I_SM/fsize_mismatch_err_s1\ : STD_LOGIC;
  signal \I_SM/p_3_out\ : STD_LOGIC;
  signal \I_STS_MNGR/datamover_idle\ : STD_LOGIC;
  signal ch2_delay_cnt_en : STD_LOGIC;
  signal ch2_delay_zero : STD_LOGIC;
  signal ch2_irqthresh_decr_mask_sig : STD_LOGIC;
  signal cmnd_wr : STD_LOGIC;
  signal crnt_hsize : STD_LOGIC_VECTOR ( 15 to 15 );
  signal d_tready_before_fsync : STD_LOGIC;
  signal d_tready_before_fsync_clr_flag1 : STD_LOGIC;
  signal d_tready_sof_late : STD_LOGIC;
  signal dm2linebuf_s2mm_tready : STD_LOGIC;
  signal dma_err : STD_LOGIC;
  signal dma_irq_mask_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fsize_err_to_dm_halt_flag : STD_LOGIC;
  signal fsize_err_to_dm_halt_flag_ored : STD_LOGIC;
  signal initial_frame : STD_LOGIC;
  signal linebuf2dm_s2mm_tdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal linebuf2dm_s2mm_tkeep : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_s2mm_awburst\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_s2mm_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m_axis_s2mm_sts_tdata : STD_LOGIC_VECTOR ( 22 downto 8 );
  signal mask_fsync_out_i : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_101_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_102_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_103_out : STD_LOGIC;
  signal p_104_out : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_12_out : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal p_16_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal p_31_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_33_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_36_out : STD_LOGIC;
  signal p_38_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_47_out : STD_LOGIC;
  signal p_48_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal p_4_out : STD_LOGIC;
  signal p_4_out_0 : STD_LOGIC;
  signal p_4_out_2 : STD_LOGIC;
  signal p_51_out : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal p_53_out : STD_LOGIC;
  signal p_55_out : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal p_61_out : STD_LOGIC;
  signal p_68_out : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_72_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_73_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_75_out : STD_LOGIC;
  signal p_79_out : STD_LOGIC;
  signal p_80_out : STD_LOGIC;
  signal p_81_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_82_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_83_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_84_out : STD_LOGIC;
  signal p_86_out : STD_LOGIC;
  signal p_87_out : STD_LOGIC;
  signal p_88_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_89_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_90_out : STD_LOGIC;
  signal p_99_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal p_9_out_1 : STD_LOGIC;
  signal prmtr_update_complete : STD_LOGIC;
  signal s2mm_axi2ip_wrce : STD_LOGIC_VECTOR ( 43 downto 10 );
  signal s2mm_axi2ip_wrdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_axis_linebuf_reset_out_inv : STD_LOGIC;
  signal s2mm_axis_resetn : STD_LOGIC;
  signal s2mm_dly_irq_set : STD_LOGIC;
  signal s2mm_dm_prmry_resetn : STD_LOGIC;
  signal s2mm_dmasr_halted_s : STD_LOGIC;
  signal s2mm_dummy_tready_fsync_src_sel_10 : STD_LOGIC;
  signal s2mm_fsize_less_err_flag_10 : STD_LOGIC;
  signal s2mm_fsize_more_or_sof_late : STD_LOGIC;
  signal s2mm_fsize_more_or_sof_late_s : STD_LOGIC;
  signal s2mm_fsync_int : STD_LOGIC;
  signal s2mm_halt : STD_LOGIC;
  signal s2mm_halt_cmplt : STD_LOGIC;
  signal s2mm_ioc_irq_set : STD_LOGIC;
  signal s2mm_irqdelay_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s2mm_irqthresh_status : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s2mm_prmry_resetn : STD_LOGIC;
  signal s2mm_reg_module_hsize : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s2mm_reg_module_stride : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \s2mm_reg_module_strt_addr[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_reg_module_vsize : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal s2mm_tuser_fsync_top7_out : STD_LOGIC;
  signal s2mm_tuser_to_fsync_out : STD_LOGIC;
  signal s_axi_lite_resetn : STD_LOGIC;
  signal s_axis_s2mm_tready_signal : STD_LOGIC;
  signal s_axis_s2mm_tuser_d1 : STD_LOGIC;
  signal s_axis_s2mm_tvalid_int : STD_LOGIC;
  signal s_valid0 : STD_LOGIC;
  signal sig_reset_reg : STD_LOGIC;
  signal valid_frame_sync_d2 : STD_LOGIC;
  signal vsize_counter_dwidth : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  axi_vdma_tstvec(63) <= \<const0>\;
  axi_vdma_tstvec(62) <= \<const0>\;
  axi_vdma_tstvec(61) <= \<const0>\;
  axi_vdma_tstvec(60) <= \<const0>\;
  axi_vdma_tstvec(59) <= \<const0>\;
  axi_vdma_tstvec(58) <= \<const0>\;
  axi_vdma_tstvec(57) <= \<const0>\;
  axi_vdma_tstvec(56) <= \<const0>\;
  axi_vdma_tstvec(55) <= \<const0>\;
  axi_vdma_tstvec(54) <= \<const0>\;
  axi_vdma_tstvec(53) <= \<const0>\;
  axi_vdma_tstvec(52) <= \<const0>\;
  axi_vdma_tstvec(51) <= \<const0>\;
  axi_vdma_tstvec(50) <= \<const0>\;
  axi_vdma_tstvec(49) <= \<const0>\;
  axi_vdma_tstvec(48) <= \<const0>\;
  axi_vdma_tstvec(47) <= \<const0>\;
  axi_vdma_tstvec(46) <= \<const0>\;
  axi_vdma_tstvec(45) <= \<const0>\;
  axi_vdma_tstvec(44) <= \<const0>\;
  axi_vdma_tstvec(43) <= \<const0>\;
  axi_vdma_tstvec(42) <= \<const0>\;
  axi_vdma_tstvec(41) <= \<const0>\;
  axi_vdma_tstvec(40) <= \<const0>\;
  axi_vdma_tstvec(39) <= \<const0>\;
  axi_vdma_tstvec(38) <= \<const0>\;
  axi_vdma_tstvec(37) <= \<const0>\;
  axi_vdma_tstvec(36) <= \<const0>\;
  axi_vdma_tstvec(35) <= \<const0>\;
  axi_vdma_tstvec(34) <= \<const0>\;
  axi_vdma_tstvec(33) <= \<const0>\;
  axi_vdma_tstvec(32) <= \<const0>\;
  axi_vdma_tstvec(31) <= \<const0>\;
  axi_vdma_tstvec(30) <= \<const0>\;
  axi_vdma_tstvec(29) <= \<const0>\;
  axi_vdma_tstvec(28) <= \<const0>\;
  axi_vdma_tstvec(27) <= \<const0>\;
  axi_vdma_tstvec(26) <= \<const0>\;
  axi_vdma_tstvec(25) <= \<const0>\;
  axi_vdma_tstvec(24) <= \<const0>\;
  axi_vdma_tstvec(23) <= \<const0>\;
  axi_vdma_tstvec(22) <= \<const0>\;
  axi_vdma_tstvec(21) <= \<const0>\;
  axi_vdma_tstvec(20) <= \<const0>\;
  axi_vdma_tstvec(19) <= \<const0>\;
  axi_vdma_tstvec(18) <= \<const0>\;
  axi_vdma_tstvec(17) <= \<const0>\;
  axi_vdma_tstvec(16) <= \<const0>\;
  axi_vdma_tstvec(15) <= \<const0>\;
  axi_vdma_tstvec(14) <= \<const0>\;
  axi_vdma_tstvec(13) <= \<const0>\;
  axi_vdma_tstvec(12) <= \<const0>\;
  axi_vdma_tstvec(11) <= \<const0>\;
  axi_vdma_tstvec(10) <= \<const0>\;
  axi_vdma_tstvec(9) <= \<const0>\;
  axi_vdma_tstvec(8) <= \<const0>\;
  axi_vdma_tstvec(7) <= \<const0>\;
  axi_vdma_tstvec(6) <= \<const0>\;
  axi_vdma_tstvec(5) <= \<const0>\;
  axi_vdma_tstvec(4) <= \<const0>\;
  axi_vdma_tstvec(3) <= \<const0>\;
  axi_vdma_tstvec(2) <= \<const0>\;
  axi_vdma_tstvec(1) <= \<const0>\;
  axi_vdma_tstvec(0) <= \<const0>\;
  m_axi_mm2s_araddr(31) <= \<const0>\;
  m_axi_mm2s_araddr(30) <= \<const0>\;
  m_axi_mm2s_araddr(29) <= \<const0>\;
  m_axi_mm2s_araddr(28) <= \<const0>\;
  m_axi_mm2s_araddr(27) <= \<const0>\;
  m_axi_mm2s_araddr(26) <= \<const0>\;
  m_axi_mm2s_araddr(25) <= \<const0>\;
  m_axi_mm2s_araddr(24) <= \<const0>\;
  m_axi_mm2s_araddr(23) <= \<const0>\;
  m_axi_mm2s_araddr(22) <= \<const0>\;
  m_axi_mm2s_araddr(21) <= \<const0>\;
  m_axi_mm2s_araddr(20) <= \<const0>\;
  m_axi_mm2s_araddr(19) <= \<const0>\;
  m_axi_mm2s_araddr(18) <= \<const0>\;
  m_axi_mm2s_araddr(17) <= \<const0>\;
  m_axi_mm2s_araddr(16) <= \<const0>\;
  m_axi_mm2s_araddr(15) <= \<const0>\;
  m_axi_mm2s_araddr(14) <= \<const0>\;
  m_axi_mm2s_araddr(13) <= \<const0>\;
  m_axi_mm2s_araddr(12) <= \<const0>\;
  m_axi_mm2s_araddr(11) <= \<const0>\;
  m_axi_mm2s_araddr(10) <= \<const0>\;
  m_axi_mm2s_araddr(9) <= \<const0>\;
  m_axi_mm2s_araddr(8) <= \<const0>\;
  m_axi_mm2s_araddr(7) <= \<const0>\;
  m_axi_mm2s_araddr(6) <= \<const0>\;
  m_axi_mm2s_araddr(5) <= \<const0>\;
  m_axi_mm2s_araddr(4) <= \<const0>\;
  m_axi_mm2s_araddr(3) <= \<const0>\;
  m_axi_mm2s_araddr(2) <= \<const0>\;
  m_axi_mm2s_araddr(1) <= \<const0>\;
  m_axi_mm2s_araddr(0) <= \<const0>\;
  m_axi_mm2s_arburst(1) <= \<const0>\;
  m_axi_mm2s_arburst(0) <= \<const0>\;
  m_axi_mm2s_arcache(3) <= \<const0>\;
  m_axi_mm2s_arcache(2) <= \<const0>\;
  m_axi_mm2s_arcache(1) <= \<const0>\;
  m_axi_mm2s_arcache(0) <= \<const0>\;
  m_axi_mm2s_arlen(7) <= \<const0>\;
  m_axi_mm2s_arlen(6) <= \<const0>\;
  m_axi_mm2s_arlen(5) <= \<const0>\;
  m_axi_mm2s_arlen(4) <= \<const0>\;
  m_axi_mm2s_arlen(3) <= \<const0>\;
  m_axi_mm2s_arlen(2) <= \<const0>\;
  m_axi_mm2s_arlen(1) <= \<const0>\;
  m_axi_mm2s_arlen(0) <= \<const0>\;
  m_axi_mm2s_arprot(2) <= \<const0>\;
  m_axi_mm2s_arprot(1) <= \<const0>\;
  m_axi_mm2s_arprot(0) <= \<const0>\;
  m_axi_mm2s_arsize(2) <= \<const0>\;
  m_axi_mm2s_arsize(1) <= \<const0>\;
  m_axi_mm2s_arsize(0) <= \<const0>\;
  m_axi_mm2s_arvalid <= \<const0>\;
  m_axi_mm2s_rready <= \<const0>\;
  m_axi_s2mm_awburst(1) <= \<const0>\;
  m_axi_s2mm_awburst(0) <= \^m_axi_s2mm_awburst\(0);
  m_axi_s2mm_awcache(3) <= \<const0>\;
  m_axi_s2mm_awcache(2) <= \<const0>\;
  m_axi_s2mm_awcache(1) <= \<const1>\;
  m_axi_s2mm_awcache(0) <= \<const1>\;
  m_axi_s2mm_awprot(2) <= \<const0>\;
  m_axi_s2mm_awprot(1) <= \<const0>\;
  m_axi_s2mm_awprot(0) <= \<const0>\;
  m_axi_s2mm_awsize(2) <= \<const0>\;
  m_axi_s2mm_awsize(1 downto 0) <= \^m_axi_s2mm_awsize\(1 downto 0);
  m_axi_sg_araddr(31) <= \<const0>\;
  m_axi_sg_araddr(30) <= \<const0>\;
  m_axi_sg_araddr(29) <= \<const0>\;
  m_axi_sg_araddr(28) <= \<const0>\;
  m_axi_sg_araddr(27) <= \<const0>\;
  m_axi_sg_araddr(26) <= \<const0>\;
  m_axi_sg_araddr(25) <= \<const0>\;
  m_axi_sg_araddr(24) <= \<const0>\;
  m_axi_sg_araddr(23) <= \<const0>\;
  m_axi_sg_araddr(22) <= \<const0>\;
  m_axi_sg_araddr(21) <= \<const0>\;
  m_axi_sg_araddr(20) <= \<const0>\;
  m_axi_sg_araddr(19) <= \<const0>\;
  m_axi_sg_araddr(18) <= \<const0>\;
  m_axi_sg_araddr(17) <= \<const0>\;
  m_axi_sg_araddr(16) <= \<const0>\;
  m_axi_sg_araddr(15) <= \<const0>\;
  m_axi_sg_araddr(14) <= \<const0>\;
  m_axi_sg_araddr(13) <= \<const0>\;
  m_axi_sg_araddr(12) <= \<const0>\;
  m_axi_sg_araddr(11) <= \<const0>\;
  m_axi_sg_araddr(10) <= \<const0>\;
  m_axi_sg_araddr(9) <= \<const0>\;
  m_axi_sg_araddr(8) <= \<const0>\;
  m_axi_sg_araddr(7) <= \<const0>\;
  m_axi_sg_araddr(6) <= \<const0>\;
  m_axi_sg_araddr(5) <= \<const0>\;
  m_axi_sg_araddr(4) <= \<const0>\;
  m_axi_sg_araddr(3) <= \<const0>\;
  m_axi_sg_araddr(2) <= \<const0>\;
  m_axi_sg_araddr(1) <= \<const0>\;
  m_axi_sg_araddr(0) <= \<const0>\;
  m_axi_sg_arburst(1) <= \<const0>\;
  m_axi_sg_arburst(0) <= \<const0>\;
  m_axi_sg_arcache(3) <= \<const0>\;
  m_axi_sg_arcache(2) <= \<const0>\;
  m_axi_sg_arcache(1) <= \<const0>\;
  m_axi_sg_arcache(0) <= \<const0>\;
  m_axi_sg_arlen(7) <= \<const0>\;
  m_axi_sg_arlen(6) <= \<const0>\;
  m_axi_sg_arlen(5) <= \<const0>\;
  m_axi_sg_arlen(4) <= \<const0>\;
  m_axi_sg_arlen(3) <= \<const0>\;
  m_axi_sg_arlen(2) <= \<const0>\;
  m_axi_sg_arlen(1) <= \<const0>\;
  m_axi_sg_arlen(0) <= \<const0>\;
  m_axi_sg_arprot(2) <= \<const0>\;
  m_axi_sg_arprot(1) <= \<const0>\;
  m_axi_sg_arprot(0) <= \<const0>\;
  m_axi_sg_arsize(2) <= \<const0>\;
  m_axi_sg_arsize(1) <= \<const0>\;
  m_axi_sg_arsize(0) <= \<const0>\;
  m_axi_sg_arvalid <= \<const0>\;
  m_axi_sg_rready <= \<const0>\;
  m_axis_mm2s_tdata(31) <= \<const0>\;
  m_axis_mm2s_tdata(30) <= \<const0>\;
  m_axis_mm2s_tdata(29) <= \<const0>\;
  m_axis_mm2s_tdata(28) <= \<const0>\;
  m_axis_mm2s_tdata(27) <= \<const0>\;
  m_axis_mm2s_tdata(26) <= \<const0>\;
  m_axis_mm2s_tdata(25) <= \<const0>\;
  m_axis_mm2s_tdata(24) <= \<const0>\;
  m_axis_mm2s_tdata(23) <= \<const0>\;
  m_axis_mm2s_tdata(22) <= \<const0>\;
  m_axis_mm2s_tdata(21) <= \<const0>\;
  m_axis_mm2s_tdata(20) <= \<const0>\;
  m_axis_mm2s_tdata(19) <= \<const0>\;
  m_axis_mm2s_tdata(18) <= \<const0>\;
  m_axis_mm2s_tdata(17) <= \<const0>\;
  m_axis_mm2s_tdata(16) <= \<const0>\;
  m_axis_mm2s_tdata(15) <= \<const0>\;
  m_axis_mm2s_tdata(14) <= \<const0>\;
  m_axis_mm2s_tdata(13) <= \<const0>\;
  m_axis_mm2s_tdata(12) <= \<const0>\;
  m_axis_mm2s_tdata(11) <= \<const0>\;
  m_axis_mm2s_tdata(10) <= \<const0>\;
  m_axis_mm2s_tdata(9) <= \<const0>\;
  m_axis_mm2s_tdata(8) <= \<const0>\;
  m_axis_mm2s_tdata(7) <= \<const0>\;
  m_axis_mm2s_tdata(6) <= \<const0>\;
  m_axis_mm2s_tdata(5) <= \<const0>\;
  m_axis_mm2s_tdata(4) <= \<const0>\;
  m_axis_mm2s_tdata(3) <= \<const0>\;
  m_axis_mm2s_tdata(2) <= \<const0>\;
  m_axis_mm2s_tdata(1) <= \<const0>\;
  m_axis_mm2s_tdata(0) <= \<const0>\;
  m_axis_mm2s_tkeep(3) <= \<const0>\;
  m_axis_mm2s_tkeep(2) <= \<const0>\;
  m_axis_mm2s_tkeep(1) <= \<const0>\;
  m_axis_mm2s_tkeep(0) <= \<const0>\;
  m_axis_mm2s_tlast <= \<const0>\;
  m_axis_mm2s_tuser(0) <= \<const0>\;
  m_axis_mm2s_tvalid <= \<const0>\;
  mm2s_buffer_almost_empty <= \<const0>\;
  mm2s_buffer_empty <= \<const0>\;
  mm2s_frame_ptr_out(5) <= \<const0>\;
  mm2s_frame_ptr_out(4) <= \<const0>\;
  mm2s_frame_ptr_out(3) <= \<const0>\;
  mm2s_frame_ptr_out(2) <= \<const0>\;
  mm2s_frame_ptr_out(1) <= \<const0>\;
  mm2s_frame_ptr_out(0) <= \<const0>\;
  mm2s_fsync_out <= \<const0>\;
  mm2s_introut <= \<const0>\;
  mm2s_prmry_reset_out_n <= \<const1>\;
  mm2s_prmtr_update <= \<const0>\;
  s2mm_buffer_almost_full <= \<const0>\;
  s2mm_buffer_full <= \<const0>\;
  s2mm_fsync_out <= \<const0>\;
  s2mm_prmry_reset_out_n <= \<const1>\;
  s2mm_prmtr_update <= \<const0>\;
  s_axi_lite_bresp(1) <= \<const0>\;
  s_axi_lite_bresp(0) <= \<const0>\;
  s_axi_lite_rresp(1) <= \<const0>\;
  s_axi_lite_rresp(0) <= \<const0>\;
AXI_LITE_REG_INTERFACE_I: entity work.system_axi_vdma_1_0_axi_vdma_reg_if
     port map (
      D(31 downto 0) => s2mm_axi2ip_wrdata(31 downto 0),
      \GEN_FOR_FLUSH.fsize_err_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[3]\ => AXI_LITE_REG_INTERFACE_I_n_82,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[11]\ => AXI_LITE_REG_INTERFACE_I_n_86,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[12]\ => AXI_LITE_REG_INTERFACE_I_n_87,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[13]\ => AXI_LITE_REG_INTERFACE_I_n_88,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[15]\ => AXI_LITE_REG_INTERFACE_I_n_89,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18]\(0) => AXI_LITE_REG_INTERFACE_I_n_48,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ => AXI_LITE_REG_INTERFACE_I_n_83,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[7]\ => AXI_LITE_REG_INTERFACE_I_n_84,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[8]\ => AXI_LITE_REG_INTERFACE_I_n_85,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[12]\(12 downto 0) => s2mm_reg_module_vsize(12 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]\(2) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]\(1) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]\(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[14]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]\(15 downto 0) => s2mm_reg_module_stride(15 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[15]_0\(15 downto 0) => s2mm_reg_module_hsize(15 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[23]\(7 downto 0) => s2mm_irqthresh_status(7 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]\(31 downto 0) => \s2mm_reg_module_strt_addr[0]\(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[31]_0\(31 downto 0) => p_83_out(31 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[3]\(3 downto 0) => dma_irq_mask_i(3 downto 0),
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[5]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_ip2axi_rddata_d1_reg[6]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58\,
      \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_chnl_current_frame_cdc_tig_reg[4]_0\(4 downto 0) => p_31_out(4 downto 0),
      \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.s2mm_ip2axi_frame_store_cdc_tig_reg[4]_0\(4 downto 0) => p_81_out(4 downto 0),
      Q(4 downto 0) => p_82_out(4 downto 0),
      SR(0) => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2\,
      ch2_dly_irq_set => s2mm_dly_irq_set,
      ch2_irqdelay_status(7 downto 0) => s2mm_irqdelay_status(7 downto 0),
      dly_irq_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63\,
      dma_interr_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56\,
      \dmacr_i_reg[2]\ => AXI_LITE_REG_INTERFACE_I_n_49,
      fsize_mismatch_err => p_40_out,
      in0(31) => AXI_LITE_REG_INTERFACE_I_n_50,
      in0(30) => AXI_LITE_REG_INTERFACE_I_n_51,
      in0(29) => AXI_LITE_REG_INTERFACE_I_n_52,
      in0(28) => AXI_LITE_REG_INTERFACE_I_n_53,
      in0(27) => AXI_LITE_REG_INTERFACE_I_n_54,
      in0(26) => AXI_LITE_REG_INTERFACE_I_n_55,
      in0(25) => AXI_LITE_REG_INTERFACE_I_n_56,
      in0(24) => AXI_LITE_REG_INTERFACE_I_n_57,
      in0(23) => AXI_LITE_REG_INTERFACE_I_n_58,
      in0(22) => AXI_LITE_REG_INTERFACE_I_n_59,
      in0(21) => AXI_LITE_REG_INTERFACE_I_n_60,
      in0(20) => AXI_LITE_REG_INTERFACE_I_n_61,
      in0(19) => AXI_LITE_REG_INTERFACE_I_n_62,
      in0(18) => AXI_LITE_REG_INTERFACE_I_n_63,
      in0(17) => AXI_LITE_REG_INTERFACE_I_n_64,
      in0(16) => AXI_LITE_REG_INTERFACE_I_n_65,
      in0(15) => AXI_LITE_REG_INTERFACE_I_n_66,
      in0(14) => AXI_LITE_REG_INTERFACE_I_n_67,
      in0(13) => AXI_LITE_REG_INTERFACE_I_n_68,
      in0(12) => AXI_LITE_REG_INTERFACE_I_n_69,
      in0(11) => AXI_LITE_REG_INTERFACE_I_n_70,
      in0(10) => AXI_LITE_REG_INTERFACE_I_n_71,
      in0(9) => AXI_LITE_REG_INTERFACE_I_n_72,
      in0(8) => AXI_LITE_REG_INTERFACE_I_n_73,
      in0(7) => AXI_LITE_REG_INTERFACE_I_n_74,
      in0(6) => AXI_LITE_REG_INTERFACE_I_n_75,
      in0(5) => AXI_LITE_REG_INTERFACE_I_n_76,
      in0(4) => AXI_LITE_REG_INTERFACE_I_n_77,
      in0(3) => AXI_LITE_REG_INTERFACE_I_n_78,
      in0(2) => AXI_LITE_REG_INTERFACE_I_n_79,
      in0(1) => AXI_LITE_REG_INTERFACE_I_n_80,
      in0(0) => AXI_LITE_REG_INTERFACE_I_n_81,
      ioc_irq_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62\,
      lsize_err_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60\,
      lsize_mismatch_err => p_41_out,
      lsize_more_err_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64\,
      lsize_more_mismatch_err => p_42_out,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_14_out => \I_DMA_REGISTER/p_14_out\,
      p_15_out => \I_DMA_REGISTER/p_15_out\,
      p_55_out => p_55_out,
      p_72_out(0) => p_72_out(0),
      p_73_out(21 downto 5) => p_73_out(31 downto 15),
      p_73_out(4 downto 2) => p_73_out(6 downto 4),
      p_73_out(1 downto 0) => p_73_out(1 downto 0),
      p_79_out => p_79_out,
      p_80_out => p_80_out,
      prmry_reset2 => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2\,
      s2mm_axi2ip_wrce(7 downto 4) => s2mm_axi2ip_wrce(43 downto 40),
      s2mm_axi2ip_wrce(3) => s2mm_axi2ip_wrce(15),
      s2mm_axi2ip_wrce(2 downto 1) => s2mm_axi2ip_wrce(13 downto 12),
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(10),
      s2mm_fsize_more_or_sof_late => s2mm_fsize_more_or_sof_late,
      s2mm_introut => s2mm_introut,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set,
      s2mm_prmry_resetn => s2mm_prmry_resetn,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(5 downto 0) => s_axi_lite_araddr(7 downto 2),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(5 downto 0) => s_axi_lite_awaddr(7 downto 2),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_resetn => s_axi_lite_resetn,
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      stop => p_36_out
    );
\GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I\: entity work.system_axi_vdma_1_0_axi_vdma_s2mm_axis_dwidth_converter
     port map (
      D(0) => p_2_in(0),
      DIN(0) => p_90_out,
      E(0) => \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_46\,
      \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_5\,
      \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg_1\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_4\,
      \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]_0\ => \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_6\,
      M_Last => p_103_out,
      M_VALID => p_99_out,
      Q(0) => vsize_counter_dwidth(0),
      SR(0) => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_6\,
      crnt_vsize_d2_s(11 downto 0) => p_12_out(12 downto 1),
      d_tready_before_fsync => d_tready_before_fsync,
      d_tready_before_fsync_clr_flag1 => d_tready_before_fsync_clr_flag1,
      d_tready_sof_late => d_tready_sof_late,
      \out\ => p_0_in2_in,
      p_0_in => p_0_in,
      p_16_out => p_16_out,
      p_84_out => p_84_out,
      p_86_out => p_86_out,
      p_87_out => p_87_out,
      p_88_out(31 downto 0) => p_88_out(31 downto 0),
      \r0_data_reg[23]\(23 downto 0) => p_101_out(23 downto 0),
      \r0_keep_reg[2]\(2 downto 0) => p_102_out(2 downto 0),
      \r0_keep_reg[7]\(3 downto 0) => p_89_out(3 downto 0),
      s2mm_axis_linebuf_reset_out_inv => s2mm_axis_linebuf_reset_out_inv,
      s2mm_dummy_tready_fsync_src_sel_10 => s2mm_dummy_tready_fsync_src_sel_10,
      s2mm_tuser_fsync_top7_out => s2mm_tuser_fsync_top7_out,
      s2mm_tuser_to_fsync_out => s2mm_tuser_to_fsync_out,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tready_signal => s_axis_s2mm_tready_signal,
      s_axis_s2mm_tvalid_int => s_axis_s2mm_tvalid_int,
      s_valid0 => s_valid0,
      s_valid_reg => \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_32\
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized3\
     port map (
      SR(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_72_out(0) => p_72_out(0),
      prmry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2\,
      s2mm_dmasr_halted_s => s2mm_dmasr_halted_s,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized1\
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\ => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I_n_0\,
      SR(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\,
      d_tready_before_fsync_clr_flag1 => d_tready_before_fsync_clr_flag1,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_68_out => p_68_out,
      prmry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2\,
      s2mm_axis_resetn => s2mm_axis_resetn,
      s2mm_dmasr_halted_s => s2mm_dmasr_halted_s,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\: entity work.\system_axi_vdma_1_0_cdc_sync__parameterized3_0\
     port map (
      SR(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      prmry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2\,
      s2mm_fsize_more_or_sof_late => s2mm_fsize_more_or_sof_late,
      s2mm_fsize_more_or_sof_late_s => s2mm_fsize_more_or_sof_late_s,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I_n_0\,
      Q => d_tready_before_fsync_clr_flag1,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => I_RST_MODULE_n_14,
      Q => d_tready_before_fsync,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_48\,
      Q => s2mm_fsize_less_err_flag_10,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_11\,
      Q => d_tready_sof_late,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_8\,
      Q => s2mm_tuser_to_fsync_out,
      R => '0'
    );
\GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s_axis_s2mm_tuser_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axis_s2mm_aclk,
      CE => '1',
      D => p_6_in,
      Q => s_axis_s2mm_tuser_d1,
      R => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2\
    );
\GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF\: entity work.system_axi_vdma_1_0_axi_vdma_skid_buf
     port map (
      E(0) => \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_46\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_tuser_to_fsync_out_reg\ => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_8\,
      M_Data(23 downto 0) => p_101_out(23 downto 0),
      M_Last => p_103_out,
      M_STRB(2 downto 0) => p_102_out(2 downto 0),
      M_User(0) => p_104_out,
      M_VALID => p_99_out,
      SR(0) => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_6\,
      d_tready_before_fsync_clr_flag1 => d_tready_before_fsync_clr_flag1,
      d_tready_sof_late => d_tready_sof_late,
      \out\ => p_0_in2_in,
      p_0_in => p_0_in,
      p_16_out => p_16_out,
      p_6_in => p_6_in,
      p_84_out => p_84_out,
      p_9_out => p_9_out_1,
      s2mm_axis_linebuf_reset_out_inv => s2mm_axis_linebuf_reset_out_inv,
      s2mm_axis_resetn => s2mm_axis_resetn,
      s2mm_dummy_tready_fsync_src_sel_10 => s2mm_dummy_tready_fsync_src_sel_10,
      s2mm_fsize_less_err_flag_10 => s2mm_fsize_less_err_flag_10,
      s2mm_fsize_more_or_sof_late_s => s2mm_fsize_more_or_sof_late_s,
      s2mm_fsync_int => s2mm_fsync_int,
      s2mm_tuser_fsync_top7_out => s2mm_tuser_fsync_top7_out,
      s2mm_tuser_to_fsync_out => s2mm_tuser_to_fsync_out,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tdata(23 downto 0) => s_axis_s2mm_tdata(23 downto 0),
      s_axis_s2mm_tkeep(2 downto 0) => s_axis_s2mm_tkeep(2 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tready_signal => s_axis_s2mm_tready_signal,
      s_axis_s2mm_tuser(0) => s_axis_s2mm_tuser(0),
      s_axis_s2mm_tuser_d1 => s_axis_s2mm_tuser_d1,
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid,
      s_axis_s2mm_tvalid_int => s_axis_s2mm_tvalid_int,
      sig_last_reg_out_reg_0 => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_4\,
      sig_m_valid_out_reg_0 => \GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF_n_11\,
      sig_reset_reg => sig_reset_reg
    );
\GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR\: entity work.system_axi_vdma_1_0_axi_vdma_mngr
     port map (
      CO(0) => \I_CMDSTS/p_10_in\,
      D(0) => s2mm_axi2ip_wrdata(4),
      E(0) => I_PRMRY_DATAMOVER_n_9,
      \FSM_sequential_dmacntrl_cs_reg[0]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_19\,
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0\(0) => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_22\,
      \GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_18\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71\,
      \GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[4]\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_51\,
      \GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.video_reg_updated_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_83\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_48\,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg_0\ => s2mm_axis_resetn,
      \GEN_START_ADDR_REG[0].start_address_vid_reg[0][31]\(31 downto 0) => \s2mm_reg_module_strt_addr[0]\(31 downto 0),
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0) => I_PRMRY_DATAMOVER_n_33,
      \MASTER_MODE_FRAME_CNT.chnl_current_frame_reg[4]_0\(4 downto 0) => p_31_out(4 downto 0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[0]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_86\,
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_0\(4 downto 0) => p_33_out(4 downto 0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_1\(4 downto 0) => p_82_out(4 downto 0),
      \MASTER_MODE_FRAME_CNT.frame_number_i_reg[4]_2\(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_84\,
      Q(12 downto 0) => p_51_out(12 downto 0),
      S(0) => I_PRMRY_DATAMOVER_n_34,
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_65\,
      SR(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_irqthresh_decr_mask_sig => ch2_irqthresh_decr_mask_sig,
      cmnd_wr => cmnd_wr,
      \cmnds_queued_reg[0]\(0) => \I_SM/cmnds_queued0\,
      \cmnds_queued_reg[7]\(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      datamover_idle => \I_STS_MNGR/datamover_idle\,
      datamover_idle_reg => I_PRMRY_DATAMOVER_n_28,
      decerr_i_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_50\,
      decerr_i_reg_0 => I_PRMRY_DATAMOVER_n_30,
      dma_decerr_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58\,
      dma_err => dma_err,
      dma_slverr_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57\,
      drop_fsync_d_pulse_gen_fsize_less_err_d1 => \I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1\,
      fsize_err_to_dm_halt_flag => fsize_err_to_dm_halt_flag,
      fsize_err_to_dm_halt_flag_ored => fsize_err_to_dm_halt_flag_ored,
      fsize_mismatch_err => p_40_out,
      fsize_mismatch_err_s1 => \I_SM/fsize_mismatch_err_s1\,
      halt_i0 => \GEN_RESET_FOR_S2MM.RESET_I/halt_i0\,
      halted_set_i_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_20\,
      \hsize_vid_reg[15]\(0) => crnt_hsize(15),
      \hsize_vid_reg[15]_0\(0) => \I_CMDSTS/p_3_in\,
      \hsize_vid_reg[15]_1\(15 downto 0) => s2mm_reg_module_hsize(15 downto 0),
      in0(0) => p_44_out(0),
      initial_frame => initial_frame,
      interr_i_reg => I_PRMRY_DATAMOVER_n_32,
      lsize_mismatch_err => p_41_out,
      lsize_more_mismatch_err => p_42_out,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      \out\ => s2mm_prmry_resetn,
      p_10_out => p_10_out,
      p_12_out => \I_CMDSTS/p_12_out\,
      p_17_out => p_17_out,
      p_18_out => p_18_out,
      p_2_out => p_2_out,
      p_3_out => \I_SM/p_3_out\,
      p_3_out_1 => p_3_out,
      p_43_out => p_43_out,
      p_47_out => p_47_out,
      p_48_out => p_48_out,
      p_49_out => p_49_out,
      p_53_out => p_53_out,
      p_55_out => p_55_out,
      p_59_out => p_59_out,
      p_61_out => p_61_out,
      p_72_out(0) => p_72_out(0),
      p_73_out(2) => p_73_out(15),
      p_73_out(1 downto 0) => p_73_out(1 downto 0),
      p_79_out => p_79_out,
      p_9_out => p_9_out,
      p_9_out_0 => \I_CMDSTS/p_9_out\,
      prmry_in => p_38_out,
      prmry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2\,
      prmtr_update_complete => prmtr_update_complete,
      run_stop_d1 => \GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1\,
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(13),
      s2mm_fsize_less_err_flag_10 => s2mm_fsize_less_err_flag_10,
      s2mm_halt => s2mm_halt,
      s2mm_sts_wdata(14 downto 0) => m_axis_s2mm_sts_tdata(22 downto 8),
      s2mm_tuser_fsync_top7_out => s2mm_tuser_fsync_top7_out,
      \s_axis_cmd_tdata_reg[63]\(48 downto 17) => p_60_out(63 downto 32),
      \s_axis_cmd_tdata_reg[63]\(16) => p_60_out(23),
      \s_axis_cmd_tdata_reg[63]\(15 downto 0) => p_60_out(15 downto 0),
      s_axis_cmd_tvalid_reg(0) => \I_CMDSTS/s_axis_cmd_tvalid0\,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      slverr_i_reg => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_49\,
      slverr_i_reg_0 => I_PRMRY_DATAMOVER_n_31,
      soft_reset_d1 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\,
      stop => p_36_out,
      \stride_vid_reg[15]\(15 downto 0) => s2mm_reg_module_stride(15 downto 0),
      valid_frame_sync_d2 => valid_frame_sync_d2,
      \vsize_vid_reg[12]\(12 downto 0) => s2mm_reg_module_vsize(12 downto 0)
    );
\GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I\: entity work.system_axi_vdma_1_0_axi_vdma_fsync_gen
     port map (
      \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_0\ => I_AXI_DMA_INTRPT_n_20,
      \GEN_FSYNC_MODE_S2MM_FLUSH_SOF.mask_fsync_out_i_reg_1\(0) => p_73_out(4),
      Q(7 downto 0) => s2mm_irqthresh_status(7 downto 0),
      SR(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      p_17_out => p_17_out,
      p_23_out => p_23_out,
      p_25_out => p_25_out,
      p_2_out => p_2_out,
      p_49_out => p_49_out,
      p_4_out => p_4_out_0
    );
\GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I\: entity work.system_axi_vdma_1_0_axi_vdma_s2mm_linebuf
     port map (
      D(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out\(1 downto 0),
      DIN(3 downto 0) => p_89_out(3 downto 0),
      DOUT(8 downto 5) => linebuf2dm_s2mm_tkeep(3 downto 0),
      DOUT(4 downto 0) => linebuf2dm_s2mm_tdata(31 downto 27),
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ => \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_32\,
      \GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth_reg[0]\(0) => vsize_counter_dwidth(0),
      \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.crnt_vsize_d1_reg[0]_0\(0) => p_2_in(0),
      \GEN_S2MM_FLUSH_SOF_LOGIC.done_vsize_counter_reg[0]_0\(0) => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_22\,
      M_User(0) => p_104_out,
      M_VALID => p_99_out,
      Q(12 downto 0) => p_51_out(12 downto 0),
      SR(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\,
      drop_fsync_d_pulse_gen_fsize_less_err_d1 => \I_SM/drop_fsync_d_pulse_gen_fsize_less_err_d1\,
      fsize_err_to_dm_halt_flag => fsize_err_to_dm_halt_flag,
      fsize_err_to_dm_halt_flag_ored => fsize_err_to_dm_halt_flag_ored,
      fsize_mismatch_err_s1 => \I_SM/fsize_mismatch_err_s1\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_aclk_0(0) => p_4_out,
      m_axi_s2mm_aclk_1 => \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_30\,
      m_axi_s2mm_aclk_2(26 downto 0) => linebuf2dm_s2mm_tdata(26 downto 0),
      \out\(11 downto 0) => p_12_out(12 downto 1),
      p_10_out => p_10_out,
      p_11_out => p_11_out,
      p_16_out => p_16_out,
      p_3_out => p_3_out,
      p_3_out_1 => \I_SM/p_3_out\,
      p_43_out => p_43_out,
      p_73_out(2 downto 1) => p_73_out(6 downto 5),
      p_73_out(0) => p_73_out(0),
      p_84_out => p_84_out,
      p_86_out => p_86_out,
      p_87_out => p_87_out,
      p_88_out(31 downto 0) => p_88_out(31 downto 0),
      p_9_out => p_9_out,
      p_9_out_0 => p_9_out_1,
      prmry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2\,
      s2mm_axis_linebuf_reset_out_inv => s2mm_axis_linebuf_reset_out_inv,
      s2mm_fsync_int => s2mm_fsync_int,
      s2mm_halt => s2mm_halt,
      s2mm_tuser_fsync_top7_out => s2mm_tuser_fsync_top7_out,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tuser_d1 => s_axis_s2mm_tuser_d1,
      \sig_data_skid_reg_reg[25]\ => dm2linebuf_s2mm_tready,
      sig_last_reg_out_reg => s2mm_axis_resetn,
      sig_last_skid_reg_reg(0) => p_90_out,
      \sig_mssa_index_reg_out_reg[0]\ => I_PRMRY_DATAMOVER_n_8,
      \sig_mssa_index_reg_out_reg[1]\ => I_PRMRY_DATAMOVER_n_5,
      \sig_mssa_index_reg_out_reg[1]_0\ => I_PRMRY_DATAMOVER_n_7,
      sig_reset_reg => sig_reset_reg
    );
\GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I\: entity work.system_axi_vdma_1_0_axi_vdma_reg_module
     port map (
      D(31 downto 0) => s2mm_axi2ip_wrdata(31 downto 0),
      \DMA_IRQ_MASK_GEN.dma_irq_mask_i_reg[3]\(3 downto 0) => dma_irq_mask_i(3 downto 0),
      \ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21]\(0) => AXI_LITE_REG_INTERFACE_I_n_48,
      \GEN_FOR_FLUSH.fsize_err_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_59\,
      \GEN_FOR_FLUSH.fsize_err_reg_0\ => AXI_LITE_REG_INTERFACE_I_n_84,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_61\,
      \GEN_FOR_FLUSH.s2mm_fsize_more_or_sof_late_bit_reg_0\ => AXI_LITE_REG_INTERFACE_I_n_86,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg\(0) => p_4_out_2,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_dly_irq_set_i_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71\,
      \GEN_NUM_FSTORES_1.reg_module_start_address1_i_reg[31]\(31 downto 0) => \s2mm_reg_module_strt_addr[0]\(31 downto 0),
      \M_GEN_DLYSTRIDE_REGISTER.reg_module_strid_reg[15]\(15 downto 0) => s2mm_reg_module_stride(15 downto 0),
      Q(2) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_74\,
      Q(1) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_75\,
      Q(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_76\,
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_65\,
      \S2MM_ERR_FOR_IRQ.dma_interr_minus_frame_errors_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_51\,
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]\(4 downto 0) => p_81_out(4 downto 0),
      \S2MM_ERR_FOR_IRQ.frm_store_i_reg[4]_0\(4 downto 0) => p_33_out(4 downto 0),
      SR(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_delay_zero => ch2_delay_zero,
      ch2_dly_irq_set => s2mm_dly_irq_set,
      dly_irq_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_63\,
      dly_irq_reg_0 => AXI_LITE_REG_INTERFACE_I_n_88,
      dma_decerr_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_58\,
      dma_decerr_reg_0 => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_50\,
      dma_err => dma_err,
      dma_interr_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_56\,
      dma_interr_reg_0 => AXI_LITE_REG_INTERFACE_I_n_83,
      dma_slverr_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_57\,
      dma_slverr_reg_0 => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_49\,
      \dmacr_i_reg[0]\ => AXI_LITE_REG_INTERFACE_I_n_49,
      \dmacr_i_reg[1]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_86\,
      \dmacr_i_reg[2]\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_82\,
      \dmacr_i_reg[2]_0\ => I_RST_MODULE_n_11,
      err_irq_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_81\,
      halt_reset => \GEN_RESET_FOR_S2MM.RESET_I/halt_reset\,
      halted_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_83\,
      halted_reg_0(0) => \I_CMDSTS/s_axis_cmd_tvalid0\,
      halted_reg_1 => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_20\,
      in0(31) => AXI_LITE_REG_INTERFACE_I_n_50,
      in0(30) => AXI_LITE_REG_INTERFACE_I_n_51,
      in0(29) => AXI_LITE_REG_INTERFACE_I_n_52,
      in0(28) => AXI_LITE_REG_INTERFACE_I_n_53,
      in0(27) => AXI_LITE_REG_INTERFACE_I_n_54,
      in0(26) => AXI_LITE_REG_INTERFACE_I_n_55,
      in0(25) => AXI_LITE_REG_INTERFACE_I_n_56,
      in0(24) => AXI_LITE_REG_INTERFACE_I_n_57,
      in0(23) => AXI_LITE_REG_INTERFACE_I_n_58,
      in0(22) => AXI_LITE_REG_INTERFACE_I_n_59,
      in0(21) => AXI_LITE_REG_INTERFACE_I_n_60,
      in0(20) => AXI_LITE_REG_INTERFACE_I_n_61,
      in0(19) => AXI_LITE_REG_INTERFACE_I_n_62,
      in0(18) => AXI_LITE_REG_INTERFACE_I_n_63,
      in0(17) => AXI_LITE_REG_INTERFACE_I_n_64,
      in0(16) => AXI_LITE_REG_INTERFACE_I_n_65,
      in0(15) => AXI_LITE_REG_INTERFACE_I_n_66,
      in0(14) => AXI_LITE_REG_INTERFACE_I_n_67,
      in0(13) => AXI_LITE_REG_INTERFACE_I_n_68,
      in0(12) => AXI_LITE_REG_INTERFACE_I_n_69,
      in0(11) => AXI_LITE_REG_INTERFACE_I_n_70,
      in0(10) => AXI_LITE_REG_INTERFACE_I_n_71,
      in0(9) => AXI_LITE_REG_INTERFACE_I_n_72,
      in0(8) => AXI_LITE_REG_INTERFACE_I_n_73,
      in0(7) => AXI_LITE_REG_INTERFACE_I_n_74,
      in0(6) => AXI_LITE_REG_INTERFACE_I_n_75,
      in0(5) => AXI_LITE_REG_INTERFACE_I_n_76,
      in0(4) => AXI_LITE_REG_INTERFACE_I_n_77,
      in0(3) => AXI_LITE_REG_INTERFACE_I_n_78,
      in0(2) => AXI_LITE_REG_INTERFACE_I_n_79,
      in0(1) => AXI_LITE_REG_INTERFACE_I_n_80,
      in0(0) => AXI_LITE_REG_INTERFACE_I_n_81,
      initial_frame => initial_frame,
      initial_frame_reg(0) => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_84\,
      ioc_irq_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_62\,
      ioc_irq_reg_0 => AXI_LITE_REG_INTERFACE_I_n_87,
      lsize_err_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_60\,
      lsize_err_reg_0 => AXI_LITE_REG_INTERFACE_I_n_85,
      lsize_more_err_reg => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_64\,
      lsize_more_err_reg_0 => AXI_LITE_REG_INTERFACE_I_n_89,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\(31 downto 0) => p_83_out(31 downto 0),
      p_14_out => \I_DMA_REGISTER/p_14_out\,
      p_15_out => \I_DMA_REGISTER/p_15_out\,
      p_17_out => p_17_out,
      p_18_out => p_18_out,
      p_25_out => p_25_out,
      p_47_out => p_47_out,
      p_53_out => p_53_out,
      p_68_out => p_68_out,
      p_6_out => p_6_out,
      p_72_out(0) => p_72_out(0),
      p_73_out(21 downto 5) => p_73_out(31 downto 15),
      p_73_out(4 downto 2) => p_73_out(6 downto 4),
      p_73_out(1 downto 0) => p_73_out(1 downto 0),
      p_75_out => p_75_out,
      p_79_out => p_79_out,
      p_80_out => p_80_out,
      prmry_in => p_38_out,
      prmtr_update_complete => prmtr_update_complete,
      prmtr_updt_complete_i_reg => AXI_LITE_REG_INTERFACE_I_n_82,
      \ptr_ref_i_reg[4]_0\(4 downto 0) => p_82_out(4 downto 0),
      \reg_module_hsize_reg[15]\(15 downto 0) => s2mm_reg_module_hsize(15 downto 0),
      \reg_module_vsize_reg[12]\(12 downto 0) => s2mm_reg_module_vsize(12 downto 0),
      reset_counts => \I_DMA_REGISTER/reset_counts\,
      reset_counts_reg => I_RST_MODULE_n_15,
      s2mm_axi2ip_wrce(7 downto 4) => s2mm_axi2ip_wrce(43 downto 40),
      s2mm_axi2ip_wrce(3) => s2mm_axi2ip_wrce(15),
      s2mm_axi2ip_wrce(2 downto 1) => s2mm_axi2ip_wrce(13 downto 12),
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(10),
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s_axis_cmd_tvalid_reg => s2mm_prmry_resetn,
      s_soft_reset_i0 => \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0\,
      valid_frame_sync_d2 => valid_frame_sync_d2
    );
\GEN_SPRT_FOR_S2MM.S2MM_SOF_I\: entity work.system_axi_vdma_1_0_axi_vdma_sof_gen
     port map (
      \out\ => s2mm_axis_resetn,
      p_16_out => p_16_out,
      p_in_d1_cdc_from => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from\,
      prmry_in_xored => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored\,
      prmry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2\,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_valid0 => s_valid0
    );
\GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I\: entity work.system_axi_vdma_1_0_axi_vdma_vid_cdc
     port map (
      \GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out\ => \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I_n_5\,
      \GEN_DWIDTH_FLUSH_SOF.strm_all_lines_rcvd_dwidth_reg\ => \GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I_n_6\,
      SR(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\,
      in0(0) => p_44_out(0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      p_11_out => p_11_out,
      p_16_out => p_16_out,
      p_17_out => p_17_out,
      p_18_out => p_18_out,
      p_23_out => p_23_out,
      p_48_out => p_48_out,
      p_49_out => p_49_out,
      p_in_d1_cdc_from => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/p_in_d1_cdc_from\,
      prmry_in_xored => \GEN_CDC_FOR_ASYNC.SOF_CDC_I/prmry_in_xored\,
      prmry_reset2 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2\,
      s2mm_frame_ptr_in(5 downto 0) => s2mm_frame_ptr_in(5 downto 0),
      s2mm_frame_ptr_out(5 downto 0) => s2mm_frame_ptr_out(5 downto 0),
      s_axis_s2mm_aclk => s_axis_s2mm_aclk
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
I_AXI_DMA_INTRPT: entity work.system_axi_vdma_1_0_axi_vdma_intrpt
     port map (
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_cnt_en_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_18\,
      \GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count_reg[0]_0\ => \GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I_n_71\,
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_irqthresh_decr_mask_sig_reg_0\ => \GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR_n_19\,
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[1]_0\(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\,
      \GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count_reg[7]_0\(7 downto 0) => s2mm_irqthresh_status(7 downto 0),
      Q(7 downto 0) => s2mm_irqdelay_status(7 downto 0),
      SR(0) => p_4_out_2,
      ch2_delay_cnt_en => ch2_delay_cnt_en,
      ch2_delay_zero => ch2_delay_zero,
      ch2_dly_irq_set => s2mm_dly_irq_set,
      ch2_irqthresh_decr_mask_sig => ch2_irqthresh_decr_mask_sig,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      mask_fsync_out_i => mask_fsync_out_i,
      \out\ => s2mm_prmry_resetn,
      p_18_out => p_18_out,
      p_4_out => p_4_out_0,
      p_53_out => p_53_out,
      p_6_out => p_6_out,
      p_73_out(15 downto 0) => p_73_out(31 downto 16),
      p_75_out => p_75_out,
      prmry_resetn_i_reg => I_AXI_DMA_INTRPT_n_20,
      s2mm_ioc_irq_set => s2mm_ioc_irq_set
    );
I_PRMRY_DATAMOVER: entity work.system_axi_vdma_1_0_axi_datamover
     port map (
      CO(0) => \I_CMDSTS/p_10_in\,
      D(26 downto 0) => linebuf2dm_s2mm_tdata(26 downto 0),
      DOUT(8 downto 5) => linebuf2dm_s2mm_tkeep(3 downto 0),
      DOUT(4 downto 0) => linebuf2dm_s2mm_tdata(31 downto 27),
      E(0) => I_PRMRY_DATAMOVER_n_9,
      \GEN_ENABLE_INDET_BTT.sig_coelsc_bytes_rcvd_reg[14]\(14 downto 0) => m_axis_s2mm_sts_tdata(22 downto 8),
      \GEN_STS_GRTR_THAN_8.ovrflo_err_reg\(0) => \I_CMDSTS/p_3_in\,
      \GEN_STS_GRTR_THAN_8.undrflo_err_reg_i_2\(0) => crnt_hsize(15),
      \INFERRED_GEN.cnt_i_reg[2]\ => I_PRMRY_DATAMOVER_n_30,
      \INFERRED_GEN.cnt_i_reg[2]_0\ => I_PRMRY_DATAMOVER_n_31,
      \INFERRED_GEN.cnt_i_reg[2]_1\ => I_PRMRY_DATAMOVER_n_32,
      Q(0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_empty\,
      S(0) => I_PRMRY_DATAMOVER_n_34,
      cmnd_wr => cmnd_wr,
      datamover_idle => \I_STS_MNGR/datamover_idle\,
      dma_err => dma_err,
      \hsize_vid_reg[15]\(0) => I_PRMRY_DATAMOVER_n_33,
      \in\(48 downto 17) => p_60_out(63 downto 32),
      \in\(16) => p_60_out(23),
      \in\(15 downto 0) => p_60_out(15 downto 0),
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(0) => \^m_axi_s2mm_awburst\(0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(1 downto 0) => \^m_axi_s2mm_awsize\(1 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(7 downto 0) => m_axi_s2mm_wstrb(7 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      \out\ => dm2linebuf_s2mm_tready,
      p_12_out => \I_CMDSTS/p_12_out\,
      p_59_out => p_59_out,
      p_61_out => p_61_out,
      p_73_out(0) => p_73_out(0),
      p_79_out => p_79_out,
      p_9_out => \I_CMDSTS/p_9_out\,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 => s2mm_dm_prmry_resetn,
      sig_halt_cmplt_reg => I_PRMRY_DATAMOVER_n_28,
      sig_last_skid_reg_reg(0) => p_4_out,
      \sig_mssa_index_reg_out_reg[1]\(1 downto 0) => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_mssa_index_out\(1 downto 0),
      sig_rst2all_stop_request => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\,
      sig_s_h_halt_reg_reg => I_RST_MODULE_n_16,
      sig_s_ready_dup3_reg => I_PRMRY_DATAMOVER_n_5,
      sig_s_ready_dup4_reg => \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I_n_30\,
      \sig_strb_skid_reg_reg[1]\ => I_PRMRY_DATAMOVER_n_7,
      \sig_strb_skid_reg_reg[2]\ => I_PRMRY_DATAMOVER_n_8
    );
I_RST_MODULE: entity work.system_axi_vdma_1_0_axi_vdma_rst_module
     port map (
      D(0) => s2mm_axi2ip_wrdata(2),
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => s2mm_axis_resetn,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.REG_PLEVEL_IN_cdc_from\ => p_38_out,
      \GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg\ => s2mm_dm_prmry_resetn,
      \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_before_fsync_clr_flag1_reg\ => I_RST_MODULE_n_14,
      SR(0) => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/scndry_reset2\,
      axi_resetn => axi_resetn,
      d_tready_before_fsync => d_tready_before_fsync,
      d_tready_before_fsync_clr_flag1 => d_tready_before_fsync_clr_flag1,
      dma_err => dma_err,
      \dmacr_i_reg[2]\ => I_RST_MODULE_n_11,
      halt_i0 => \GEN_RESET_FOR_S2MM.RESET_I/halt_i0\,
      halt_i_reg(0) => \I_SM/cmnds_queued0\,
      halt_i_reg_0 => I_RST_MODULE_n_16,
      halt_reset => \GEN_RESET_FOR_S2MM.RESET_I/halt_reset\,
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      \out\ => s2mm_prmry_resetn,
      p_73_out(0) => p_73_out(0),
      p_79_out => p_79_out,
      prmry_in => s_axi_lite_resetn,
      prmry_reset2 => \GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I/prmry_reset2\,
      prmry_reset2_0 => \I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/prmry_reset2\,
      prmry_resetn_i_reg(0) => \GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/prmry_reset2\,
      reset_counts => \I_DMA_REGISTER/reset_counts\,
      reset_counts_reg => I_RST_MODULE_n_15,
      run_stop_d1 => \GEN_RESET_FOR_S2MM.RESET_I/run_stop_d1\,
      s2mm_axi2ip_wrce(0) => s2mm_axi2ip_wrce(12),
      s2mm_dmasr_halted_s => s2mm_dmasr_halted_s,
      s2mm_halt => s2mm_halt,
      s2mm_halt_cmplt => s2mm_halt_cmplt,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_soft_reset_i0 => \GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i0\,
      sig_rst2all_stop_request => \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_rst2all_stop_request\,
      soft_reset_d1 => \GEN_RESET_FOR_S2MM.RESET_I/soft_reset_d1\,
      stop => p_36_out
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity system_axi_vdma_1_0 is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_s2mm_aclk : in STD_LOGIC;
    s_axis_s2mm_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s2mm_frame_ptr_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_s2mm_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_s2mm_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_s2mm_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_s2mm_awvalid : out STD_LOGIC;
    m_axi_s2mm_awready : in STD_LOGIC;
    m_axi_s2mm_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_s2mm_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_s2mm_wlast : out STD_LOGIC;
    m_axi_s2mm_wvalid : out STD_LOGIC;
    m_axi_s2mm_wready : in STD_LOGIC;
    m_axi_s2mm_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_s2mm_bvalid : in STD_LOGIC;
    m_axi_s2mm_bready : out STD_LOGIC;
    s_axis_s2mm_tdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axis_s2mm_tkeep : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_s2mm_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_s2mm_tvalid : in STD_LOGIC;
    s_axis_s2mm_tready : out STD_LOGIC;
    s_axis_s2mm_tlast : in STD_LOGIC;
    s2mm_introut : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of system_axi_vdma_1_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of system_axi_vdma_1_0 : entity is "system_axi_vdma_1_0,axi_vdma,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of system_axi_vdma_1_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of system_axi_vdma_1_0 : entity is "axi_vdma,Vivado 2018.3";
end system_axi_vdma_1_0;

architecture STRUCTURE of system_axi_vdma_1_0 is
  signal NLW_U0_m_axi_mm2s_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_mm2s_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_sg_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_mm2s_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_buffer_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_fsync_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_introut_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_mm2s_prmtr_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_buffer_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_buffer_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_fsync_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s2mm_prmtr_update_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_vdma_tstvec_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_mm2s_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_mm2s_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_mm2s_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_mm2s_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_mm2s_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_mm2s_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_sg_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_sg_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_sg_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_sg_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_sg_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axis_mm2s_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axis_mm2s_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axis_mm2s_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_mm2s_frame_ptr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_DLYTMR_RESOLUTION : integer;
  attribute C_DLYTMR_RESOLUTION of U0 : label is 125;
  attribute C_DYNAMIC_RESOLUTION : integer;
  attribute C_DYNAMIC_RESOLUTION of U0 : label is 1;
  attribute C_ENABLE_DEBUG_ALL : integer;
  attribute C_ENABLE_DEBUG_ALL of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_0 : integer;
  attribute C_ENABLE_DEBUG_INFO_0 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_1 : integer;
  attribute C_ENABLE_DEBUG_INFO_1 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_10 : integer;
  attribute C_ENABLE_DEBUG_INFO_10 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_11 : integer;
  attribute C_ENABLE_DEBUG_INFO_11 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_12 : integer;
  attribute C_ENABLE_DEBUG_INFO_12 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_13 : integer;
  attribute C_ENABLE_DEBUG_INFO_13 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_14 : integer;
  attribute C_ENABLE_DEBUG_INFO_14 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_15 : integer;
  attribute C_ENABLE_DEBUG_INFO_15 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_2 : integer;
  attribute C_ENABLE_DEBUG_INFO_2 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_3 : integer;
  attribute C_ENABLE_DEBUG_INFO_3 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_4 : integer;
  attribute C_ENABLE_DEBUG_INFO_4 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_5 : integer;
  attribute C_ENABLE_DEBUG_INFO_5 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_6 : integer;
  attribute C_ENABLE_DEBUG_INFO_6 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_7 : integer;
  attribute C_ENABLE_DEBUG_INFO_7 of U0 : label is 1;
  attribute C_ENABLE_DEBUG_INFO_8 : integer;
  attribute C_ENABLE_DEBUG_INFO_8 of U0 : label is 0;
  attribute C_ENABLE_DEBUG_INFO_9 : integer;
  attribute C_ENABLE_DEBUG_INFO_9 of U0 : label is 0;
  attribute C_ENABLE_VERT_FLIP : integer;
  attribute C_ENABLE_VERT_FLIP of U0 : label is 0;
  attribute C_ENABLE_VIDPRMTR_READS : integer;
  attribute C_ENABLE_VIDPRMTR_READS of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FLUSH_ON_FSYNC : integer;
  attribute C_FLUSH_ON_FSYNC of U0 : label is 1;
  attribute C_INCLUDE_INTERNAL_GENLOCK : integer;
  attribute C_INCLUDE_INTERNAL_GENLOCK of U0 : label is 1;
  attribute C_INCLUDE_MM2S : integer;
  attribute C_INCLUDE_MM2S of U0 : label is 0;
  attribute C_INCLUDE_MM2S_DRE : integer;
  attribute C_INCLUDE_MM2S_DRE of U0 : label is 0;
  attribute C_INCLUDE_MM2S_SF : integer;
  attribute C_INCLUDE_MM2S_SF of U0 : label is 0;
  attribute C_INCLUDE_S2MM : integer;
  attribute C_INCLUDE_S2MM of U0 : label is 1;
  attribute C_INCLUDE_S2MM_DRE : integer;
  attribute C_INCLUDE_S2MM_DRE of U0 : label is 1;
  attribute C_INCLUDE_S2MM_SF : integer;
  attribute C_INCLUDE_S2MM_SF of U0 : label is 1;
  attribute C_INCLUDE_SG : integer;
  attribute C_INCLUDE_SG of U0 : label is 0;
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "axi_vdma";
  attribute C_MM2S_GENLOCK_MODE : integer;
  attribute C_MM2S_GENLOCK_MODE of U0 : label is 0;
  attribute C_MM2S_GENLOCK_NUM_MASTERS : integer;
  attribute C_MM2S_GENLOCK_NUM_MASTERS of U0 : label is 1;
  attribute C_MM2S_GENLOCK_REPEAT_EN : integer;
  attribute C_MM2S_GENLOCK_REPEAT_EN of U0 : label is 0;
  attribute C_MM2S_LINEBUFFER_DEPTH : integer;
  attribute C_MM2S_LINEBUFFER_DEPTH of U0 : label is 512;
  attribute C_MM2S_LINEBUFFER_THRESH : integer;
  attribute C_MM2S_LINEBUFFER_THRESH of U0 : label is 4;
  attribute C_MM2S_MAX_BURST_LENGTH : integer;
  attribute C_MM2S_MAX_BURST_LENGTH of U0 : label is 8;
  attribute C_MM2S_SOF_ENABLE : integer;
  attribute C_MM2S_SOF_ENABLE of U0 : label is 1;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH : integer;
  attribute C_M_AXIS_MM2S_TDATA_WIDTH of U0 : label is 32;
  attribute C_M_AXIS_MM2S_TUSER_BITS : integer;
  attribute C_M_AXIS_MM2S_TUSER_BITS of U0 : label is 1;
  attribute C_M_AXI_MM2S_ADDR_WIDTH : integer;
  attribute C_M_AXI_MM2S_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_MM2S_DATA_WIDTH : integer;
  attribute C_M_AXI_MM2S_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_S2MM_ADDR_WIDTH : integer;
  attribute C_M_AXI_S2MM_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_S2MM_DATA_WIDTH : integer;
  attribute C_M_AXI_S2MM_DATA_WIDTH of U0 : label is 64;
  attribute C_M_AXI_SG_ADDR_WIDTH : integer;
  attribute C_M_AXI_SG_ADDR_WIDTH of U0 : label is 32;
  attribute C_M_AXI_SG_DATA_WIDTH : integer;
  attribute C_M_AXI_SG_DATA_WIDTH of U0 : label is 32;
  attribute C_NUM_FSTORES : integer;
  attribute C_NUM_FSTORES of U0 : label is 1;
  attribute C_PRMRY_IS_ACLK_ASYNC : integer;
  attribute C_PRMRY_IS_ACLK_ASYNC of U0 : label is 1;
  attribute C_S2MM_GENLOCK_MODE : integer;
  attribute C_S2MM_GENLOCK_MODE of U0 : label is 0;
  attribute C_S2MM_GENLOCK_NUM_MASTERS : integer;
  attribute C_S2MM_GENLOCK_NUM_MASTERS of U0 : label is 1;
  attribute C_S2MM_GENLOCK_REPEAT_EN : integer;
  attribute C_S2MM_GENLOCK_REPEAT_EN of U0 : label is 1;
  attribute C_S2MM_LINEBUFFER_DEPTH : integer;
  attribute C_S2MM_LINEBUFFER_DEPTH of U0 : label is 4096;
  attribute C_S2MM_LINEBUFFER_THRESH : integer;
  attribute C_S2MM_LINEBUFFER_THRESH of U0 : label is 4;
  attribute C_S2MM_MAX_BURST_LENGTH : integer;
  attribute C_S2MM_MAX_BURST_LENGTH of U0 : label is 128;
  attribute C_S2MM_SOF_ENABLE : integer;
  attribute C_S2MM_SOF_ENABLE of U0 : label is 1;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH : integer;
  attribute C_S_AXIS_S2MM_TDATA_WIDTH of U0 : label is 24;
  attribute C_S_AXIS_S2MM_TUSER_BITS : integer;
  attribute C_S_AXIS_S2MM_TUSER_BITS of U0 : label is 1;
  attribute C_S_AXI_LITE_ADDR_WIDTH : integer;
  attribute C_S_AXI_LITE_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_LITE_DATA_WIDTH : integer;
  attribute C_S_AXI_LITE_DATA_WIDTH of U0 : label is 32;
  attribute C_USE_FSYNC : integer;
  attribute C_USE_FSYNC of U0 : label is 1;
  attribute C_USE_MM2S_FSYNC : integer;
  attribute C_USE_MM2S_FSYNC of U0 : label is 0;
  attribute C_USE_S2MM_FSYNC : integer;
  attribute C_USE_S2MM_FSYNC of U0 : label is 2;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute ip_group : string;
  attribute ip_group of U0 : label is "LOGICORE";
  attribute iptype : string;
  attribute iptype of U0 : label is "PERIPHERAL";
  attribute run_ngcbuild : string;
  attribute run_ngcbuild of U0 : label is "TRUE";
  attribute x_interface_info : string;
  attribute x_interface_info of axi_resetn : signal is "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of axi_resetn : signal is "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of m_axi_s2mm_aclk : signal is "xilinx.com:signal:clock:1.0 M_AXI_S2MM_ACLK CLK";
  attribute x_interface_parameter of m_axi_s2mm_aclk : signal is "XIL_INTERFACENAME M_AXI_S2MM_ACLK, ASSOCIATED_BUSIF M_AXI_S2MM, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute x_interface_info of m_axi_s2mm_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWREADY";
  attribute x_interface_info of m_axi_s2mm_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWVALID";
  attribute x_interface_info of m_axi_s2mm_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BREADY";
  attribute x_interface_info of m_axi_s2mm_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BVALID";
  attribute x_interface_info of m_axi_s2mm_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WLAST";
  attribute x_interface_info of m_axi_s2mm_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WREADY";
  attribute x_interface_info of m_axi_s2mm_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WVALID";
  attribute x_interface_info of s2mm_introut : signal is "xilinx.com:signal:interrupt:1.0 S2MM_INTROUT INTERRUPT";
  attribute x_interface_parameter of s2mm_introut : signal is "XIL_INTERFACENAME S2MM_INTROUT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute x_interface_info of s_axi_lite_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK";
  attribute x_interface_parameter of s_axi_lite_aclk : signal is "XIL_INTERFACENAME S_AXI_LITE_ACLK, ASSOCIATED_BUSIF S_AXI_LITE:M_AXI, ASSOCIATED_RESET axi_resetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY";
  attribute x_interface_info of s_axi_lite_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID";
  attribute x_interface_info of s_axi_lite_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY";
  attribute x_interface_info of s_axi_lite_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID";
  attribute x_interface_parameter of s_axi_lite_awvalid : signal is "XIL_INTERFACENAME S_AXI_LITE, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 0, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_lite_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY";
  attribute x_interface_info of s_axi_lite_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID";
  attribute x_interface_info of s_axi_lite_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY";
  attribute x_interface_info of s_axi_lite_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID";
  attribute x_interface_info of s_axi_lite_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY";
  attribute x_interface_info of s_axi_lite_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID";
  attribute x_interface_info of s_axis_s2mm_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXIS_S2MM_ACLK CLK";
  attribute x_interface_parameter of s_axis_s2mm_aclk : signal is "XIL_INTERFACENAME S_AXIS_S2MM_ACLK, ASSOCIATED_BUSIF S_AXIS_S2MM, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1, INSERT_VIP 0";
  attribute x_interface_info of s_axis_s2mm_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TLAST";
  attribute x_interface_info of s_axis_s2mm_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TREADY";
  attribute x_interface_info of s_axis_s2mm_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TVALID";
  attribute x_interface_info of m_axi_s2mm_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWADDR";
  attribute x_interface_parameter of m_axi_s2mm_awaddr : signal is "XIL_INTERFACENAME M_AXI_S2MM, SUPPORTS_NARROW_BURST 0, NUM_WRITE_OUTSTANDING 2, DATA_WIDTH 64, PROTOCOL AXI4, FREQ_HZ 142857132, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 0, NUM_READ_OUTSTANDING 2, MAX_BURST_LENGTH 128, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of m_axi_s2mm_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWBURST";
  attribute x_interface_info of m_axi_s2mm_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWCACHE";
  attribute x_interface_info of m_axi_s2mm_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWLEN";
  attribute x_interface_info of m_axi_s2mm_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWPROT";
  attribute x_interface_info of m_axi_s2mm_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM AWSIZE";
  attribute x_interface_info of m_axi_s2mm_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM BRESP";
  attribute x_interface_info of m_axi_s2mm_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WDATA";
  attribute x_interface_info of m_axi_s2mm_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI_S2MM WSTRB";
  attribute x_interface_info of s2mm_frame_ptr_out : signal is "xilinx.com:signal:video_frame_ptr:1.0 S2MM_FRAME_PTR_OUT FRAME_PTR";
  attribute x_interface_info of s_axi_lite_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR";
  attribute x_interface_info of s_axi_lite_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR";
  attribute x_interface_info of s_axi_lite_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP";
  attribute x_interface_info of s_axi_lite_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA";
  attribute x_interface_info of s_axi_lite_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP";
  attribute x_interface_info of s_axi_lite_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA";
  attribute x_interface_info of s_axis_s2mm_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TDATA";
  attribute x_interface_parameter of s_axis_s2mm_tdata : signal is "XIL_INTERFACENAME S_AXIS_S2MM, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 142857132, PHASE 0.000, CLK_DOMAIN system_processing_system7_0_0_FCLK_CLK1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute x_interface_info of s_axis_s2mm_tkeep : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TKEEP";
  attribute x_interface_info of s_axis_s2mm_tuser : signal is "xilinx.com:interface:axis:1.0 S_AXIS_S2MM TUSER";
begin
U0: entity work.system_axi_vdma_1_0_axi_vdma
     port map (
      axi_resetn => axi_resetn,
      axi_vdma_tstvec(63 downto 0) => NLW_U0_axi_vdma_tstvec_UNCONNECTED(63 downto 0),
      m_axi_mm2s_aclk => '0',
      m_axi_mm2s_araddr(31 downto 0) => NLW_U0_m_axi_mm2s_araddr_UNCONNECTED(31 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => NLW_U0_m_axi_mm2s_arburst_UNCONNECTED(1 downto 0),
      m_axi_mm2s_arcache(3 downto 0) => NLW_U0_m_axi_mm2s_arcache_UNCONNECTED(3 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => NLW_U0_m_axi_mm2s_arlen_UNCONNECTED(7 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => NLW_U0_m_axi_mm2s_arprot_UNCONNECTED(2 downto 0),
      m_axi_mm2s_arready => '0',
      m_axi_mm2s_arsize(2 downto 0) => NLW_U0_m_axi_mm2s_arsize_UNCONNECTED(2 downto 0),
      m_axi_mm2s_arvalid => NLW_U0_m_axi_mm2s_arvalid_UNCONNECTED,
      m_axi_mm2s_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_mm2s_rlast => '0',
      m_axi_mm2s_rready => NLW_U0_m_axi_mm2s_rready_UNCONNECTED,
      m_axi_mm2s_rresp(1 downto 0) => B"00",
      m_axi_mm2s_rvalid => '0',
      m_axi_s2mm_aclk => m_axi_s2mm_aclk,
      m_axi_s2mm_awaddr(31 downto 0) => m_axi_s2mm_awaddr(31 downto 0),
      m_axi_s2mm_awburst(1 downto 0) => m_axi_s2mm_awburst(1 downto 0),
      m_axi_s2mm_awcache(3 downto 0) => m_axi_s2mm_awcache(3 downto 0),
      m_axi_s2mm_awlen(7 downto 0) => m_axi_s2mm_awlen(7 downto 0),
      m_axi_s2mm_awprot(2 downto 0) => m_axi_s2mm_awprot(2 downto 0),
      m_axi_s2mm_awready => m_axi_s2mm_awready,
      m_axi_s2mm_awsize(2 downto 0) => m_axi_s2mm_awsize(2 downto 0),
      m_axi_s2mm_awvalid => m_axi_s2mm_awvalid,
      m_axi_s2mm_bready => m_axi_s2mm_bready,
      m_axi_s2mm_bresp(1 downto 0) => m_axi_s2mm_bresp(1 downto 0),
      m_axi_s2mm_bvalid => m_axi_s2mm_bvalid,
      m_axi_s2mm_wdata(63 downto 0) => m_axi_s2mm_wdata(63 downto 0),
      m_axi_s2mm_wlast => m_axi_s2mm_wlast,
      m_axi_s2mm_wready => m_axi_s2mm_wready,
      m_axi_s2mm_wstrb(7 downto 0) => m_axi_s2mm_wstrb(7 downto 0),
      m_axi_s2mm_wvalid => m_axi_s2mm_wvalid,
      m_axi_sg_aclk => '0',
      m_axi_sg_araddr(31 downto 0) => NLW_U0_m_axi_sg_araddr_UNCONNECTED(31 downto 0),
      m_axi_sg_arburst(1 downto 0) => NLW_U0_m_axi_sg_arburst_UNCONNECTED(1 downto 0),
      m_axi_sg_arcache(3 downto 0) => NLW_U0_m_axi_sg_arcache_UNCONNECTED(3 downto 0),
      m_axi_sg_arlen(7 downto 0) => NLW_U0_m_axi_sg_arlen_UNCONNECTED(7 downto 0),
      m_axi_sg_arprot(2 downto 0) => NLW_U0_m_axi_sg_arprot_UNCONNECTED(2 downto 0),
      m_axi_sg_arready => '0',
      m_axi_sg_arsize(2 downto 0) => NLW_U0_m_axi_sg_arsize_UNCONNECTED(2 downto 0),
      m_axi_sg_arvalid => NLW_U0_m_axi_sg_arvalid_UNCONNECTED,
      m_axi_sg_rdata(31 downto 0) => B"00000000000000000000000000000000",
      m_axi_sg_rlast => '0',
      m_axi_sg_rready => NLW_U0_m_axi_sg_rready_UNCONNECTED,
      m_axi_sg_rresp(1 downto 0) => B"00",
      m_axi_sg_rvalid => '0',
      m_axis_mm2s_aclk => '0',
      m_axis_mm2s_tdata(31 downto 0) => NLW_U0_m_axis_mm2s_tdata_UNCONNECTED(31 downto 0),
      m_axis_mm2s_tkeep(3 downto 0) => NLW_U0_m_axis_mm2s_tkeep_UNCONNECTED(3 downto 0),
      m_axis_mm2s_tlast => NLW_U0_m_axis_mm2s_tlast_UNCONNECTED,
      m_axis_mm2s_tready => '0',
      m_axis_mm2s_tuser(0) => NLW_U0_m_axis_mm2s_tuser_UNCONNECTED(0),
      m_axis_mm2s_tvalid => NLW_U0_m_axis_mm2s_tvalid_UNCONNECTED,
      mm2s_buffer_almost_empty => NLW_U0_mm2s_buffer_almost_empty_UNCONNECTED,
      mm2s_buffer_empty => NLW_U0_mm2s_buffer_empty_UNCONNECTED,
      mm2s_frame_ptr_in(5 downto 0) => B"000000",
      mm2s_frame_ptr_out(5 downto 0) => NLW_U0_mm2s_frame_ptr_out_UNCONNECTED(5 downto 0),
      mm2s_fsync => '0',
      mm2s_fsync_out => NLW_U0_mm2s_fsync_out_UNCONNECTED,
      mm2s_introut => NLW_U0_mm2s_introut_UNCONNECTED,
      mm2s_prmry_reset_out_n => NLW_U0_mm2s_prmry_reset_out_n_UNCONNECTED,
      mm2s_prmtr_update => NLW_U0_mm2s_prmtr_update_UNCONNECTED,
      s2mm_buffer_almost_full => NLW_U0_s2mm_buffer_almost_full_UNCONNECTED,
      s2mm_buffer_full => NLW_U0_s2mm_buffer_full_UNCONNECTED,
      s2mm_frame_ptr_in(5 downto 0) => B"000000",
      s2mm_frame_ptr_out(5 downto 0) => s2mm_frame_ptr_out(5 downto 0),
      s2mm_fsync => '0',
      s2mm_fsync_out => NLW_U0_s2mm_fsync_out_UNCONNECTED,
      s2mm_introut => s2mm_introut,
      s2mm_prmry_reset_out_n => NLW_U0_s2mm_prmry_reset_out_n_UNCONNECTED,
      s2mm_prmtr_update => NLW_U0_s2mm_prmtr_update_UNCONNECTED,
      s_axi_lite_aclk => s_axi_lite_aclk,
      s_axi_lite_araddr(8 downto 0) => s_axi_lite_araddr(8 downto 0),
      s_axi_lite_arready => s_axi_lite_arready,
      s_axi_lite_arvalid => s_axi_lite_arvalid,
      s_axi_lite_awaddr(8 downto 0) => s_axi_lite_awaddr(8 downto 0),
      s_axi_lite_awready => s_axi_lite_awready,
      s_axi_lite_awvalid => s_axi_lite_awvalid,
      s_axi_lite_bready => s_axi_lite_bready,
      s_axi_lite_bresp(1 downto 0) => s_axi_lite_bresp(1 downto 0),
      s_axi_lite_bvalid => s_axi_lite_bvalid,
      s_axi_lite_rdata(31 downto 0) => s_axi_lite_rdata(31 downto 0),
      s_axi_lite_rready => s_axi_lite_rready,
      s_axi_lite_rresp(1 downto 0) => s_axi_lite_rresp(1 downto 0),
      s_axi_lite_rvalid => s_axi_lite_rvalid,
      s_axi_lite_wdata(31 downto 0) => s_axi_lite_wdata(31 downto 0),
      s_axi_lite_wready => s_axi_lite_wready,
      s_axi_lite_wvalid => s_axi_lite_wvalid,
      s_axis_s2mm_aclk => s_axis_s2mm_aclk,
      s_axis_s2mm_tdata(23 downto 0) => s_axis_s2mm_tdata(23 downto 0),
      s_axis_s2mm_tkeep(2 downto 0) => s_axis_s2mm_tkeep(2 downto 0),
      s_axis_s2mm_tlast => s_axis_s2mm_tlast,
      s_axis_s2mm_tready => s_axis_s2mm_tready,
      s_axis_s2mm_tuser(0) => s_axis_s2mm_tuser(0),
      s_axis_s2mm_tvalid => s_axis_s2mm_tvalid
    );
end STRUCTURE;
