<stg><name>store_result</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_stream, void @empty_101, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_115, void @empty_115, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:2 %store_ln66 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:3 %br_ln66 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:1 %add_ln66 = add i10 %i_1, i10 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:2 %icmp_ln66 = icmp_eq  i10 %i_1, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln66 = br i1 %icmp_ln66, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="10">
<![CDATA[
for.inc.split:0 %trunc_ln66 = trunc i10 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:4 %lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_1, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
for.inc.split:17 %switch_ln69 = switch i3 %trunc_ln66, void %arrayidx1.case.7, i3 0, void %arrayidx1.case.0, i3 1, void %arrayidx1.case.1, i3 2, void %arrayidx1.case.2, i3 3, void %arrayidx1.case.3, i3 4, void %arrayidx1.case.4, i3 5, void %arrayidx1.case.5, i3 6, void %arrayidx1.case.6

]]></Node>
<StgValue><ssdm name="switch_ln69"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx1.exit:0 %store_ln66 = store i10 %add_ln66, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.exit:1 %br_ln66 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0">
<![CDATA[
for.end:0 %ret_ln71 = ret

]]></Node>
<StgValue><ssdm name="ret_ln71"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_115

]]></Node>
<StgValue><ssdm name="specpipeline_ln67"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln68"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_80

]]></Node>
<StgValue><ssdm name="specloopname_ln66"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:5 %zext_ln66 = zext i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32">
<![CDATA[
for.inc.split:6 %muxLogicFIFOCE_to_result_stream_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicFIFOCE_to_result_stream_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc.split:7 %result_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %result_stream

]]></Node>
<StgValue><ssdm name="result_stream_read"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:8 %bitcast_ln69 = bitcast i32 %result_stream_read

]]></Node>
<StgValue><ssdm name="bitcast_ln69"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %out_0_addr = getelementptr i32 %out_0, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="out_0_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %out_1_addr = getelementptr i32 %out_1, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="out_1_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %out_2_addr = getelementptr i32 %out_2, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="out_2_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %out_3_addr = getelementptr i32 %out_3, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="out_3_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %out_4_addr = getelementptr i32 %out_4, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="out_4_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %out_5_addr = getelementptr i32 %out_5, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="out_5_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %out_6_addr = getelementptr i32 %out_6, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="out_6_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:16 %out_7_addr = getelementptr i32 %out_7, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="out_7_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.6:0 %muxLogicRAMData_to_store_ln69 = muxlogic i32 %bitcast_ln69

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln69"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="7">
<![CDATA[
arrayidx1.case.6:1 %muxLogicRAMAddr_to_store_ln69 = muxlogic i7 %out_6_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln69"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx1.case.6:2 %store_ln69 = store i32 %bitcast_ln69, i7 %out_6_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.6:3 %br_ln69 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.5:0 %muxLogicRAMData_to_store_ln69 = muxlogic i32 %bitcast_ln69

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln69"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="7">
<![CDATA[
arrayidx1.case.5:1 %muxLogicRAMAddr_to_store_ln69 = muxlogic i7 %out_5_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln69"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx1.case.5:2 %store_ln69 = store i32 %bitcast_ln69, i7 %out_5_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.5:3 %br_ln69 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.4:0 %muxLogicRAMData_to_store_ln69 = muxlogic i32 %bitcast_ln69

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln69"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="7">
<![CDATA[
arrayidx1.case.4:1 %muxLogicRAMAddr_to_store_ln69 = muxlogic i7 %out_4_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln69"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx1.case.4:2 %store_ln69 = store i32 %bitcast_ln69, i7 %out_4_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.4:3 %br_ln69 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.3:0 %muxLogicRAMData_to_store_ln69 = muxlogic i32 %bitcast_ln69

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln69"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="7">
<![CDATA[
arrayidx1.case.3:1 %muxLogicRAMAddr_to_store_ln69 = muxlogic i7 %out_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln69"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx1.case.3:2 %store_ln69 = store i32 %bitcast_ln69, i7 %out_3_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.3:3 %br_ln69 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.2:0 %muxLogicRAMData_to_store_ln69 = muxlogic i32 %bitcast_ln69

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln69"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="7">
<![CDATA[
arrayidx1.case.2:1 %muxLogicRAMAddr_to_store_ln69 = muxlogic i7 %out_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln69"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx1.case.2:2 %store_ln69 = store i32 %bitcast_ln69, i7 %out_2_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.2:3 %br_ln69 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.1:0 %muxLogicRAMData_to_store_ln69 = muxlogic i32 %bitcast_ln69

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln69"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="7">
<![CDATA[
arrayidx1.case.1:1 %muxLogicRAMAddr_to_store_ln69 = muxlogic i7 %out_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln69"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx1.case.1:2 %store_ln69 = store i32 %bitcast_ln69, i7 %out_1_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.1:3 %br_ln69 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.0:0 %muxLogicRAMData_to_store_ln69 = muxlogic i32 %bitcast_ln69

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln69"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="7">
<![CDATA[
arrayidx1.case.0:1 %muxLogicRAMAddr_to_store_ln69 = muxlogic i7 %out_0_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln69"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx1.case.0:2 %store_ln69 = store i32 %bitcast_ln69, i7 %out_0_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.0:3 %br_ln69 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32">
<![CDATA[
arrayidx1.case.7:0 %muxLogicRAMData_to_store_ln69 = muxlogic i32 %bitcast_ln69

]]></Node>
<StgValue><ssdm name="muxLogicRAMData_to_store_ln69"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="7">
<![CDATA[
arrayidx1.case.7:1 %muxLogicRAMAddr_to_store_ln69 = muxlogic i7 %out_7_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_store_ln69"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
arrayidx1.case.7:2 %store_ln69 = store i32 %bitcast_ln69, i7 %out_7_addr

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln66" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx1.case.7:3 %br_ln69 = br void %arrayidx1.exit

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="75" name="out_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="out_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="out_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="out_3" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="out_4" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="out_5" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="out_6" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="out_7" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="result_stream" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="result_stream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="85" from="StgValue_84" to="i" fromId="84" toId="5">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="86" toId="6">
</dataflow>
<dataflow id="88" from="result_stream" to="specinterface_ln0" fromId="83" toId="6">
</dataflow>
<dataflow id="90" from="empty_101" to="specinterface_ln0" fromId="89" toId="6">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="6">
</dataflow>
<dataflow id="93" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="6">
</dataflow>
<dataflow id="95" from="empty_115" to="specinterface_ln0" fromId="94" toId="6">
</dataflow>
<dataflow id="96" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="6">
</dataflow>
<dataflow id="97" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="6">
</dataflow>
<dataflow id="98" from="empty_115" to="specinterface_ln0" fromId="94" toId="6">
</dataflow>
<dataflow id="99" from="empty_115" to="specinterface_ln0" fromId="94" toId="6">
</dataflow>
<dataflow id="100" from="empty_115" to="specinterface_ln0" fromId="94" toId="6">
</dataflow>
<dataflow id="101" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="6">
</dataflow>
<dataflow id="102" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="6">
</dataflow>
<dataflow id="103" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="6">
</dataflow>
<dataflow id="104" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="6">
</dataflow>
<dataflow id="105" from="empty_115" to="specinterface_ln0" fromId="94" toId="6">
</dataflow>
<dataflow id="106" from="empty_115" to="specinterface_ln0" fromId="94" toId="6">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specinterface_ln0" fromId="107" toId="6">
</dataflow>
<dataflow id="109" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="6">
</dataflow>
<dataflow id="110" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="6">
</dataflow>
<dataflow id="112" from="StgValue_111" to="store_ln66" fromId="111" toId="7">
</dataflow>
<dataflow id="113" from="i" to="store_ln66" fromId="5" toId="7">
</dataflow>
<dataflow id="114" from="i" to="i_1" fromId="5" toId="9">
</dataflow>
<dataflow id="115" from="i_1" to="add_ln66" fromId="9" toId="10">
</dataflow>
<dataflow id="117" from="StgValue_116" to="add_ln66" fromId="116" toId="10">
</dataflow>
<dataflow id="118" from="i_1" to="icmp_ln66" fromId="9" toId="11">
</dataflow>
<dataflow id="120" from="StgValue_119" to="icmp_ln66" fromId="119" toId="11">
</dataflow>
<dataflow id="121" from="icmp_ln66" to="br_ln66" fromId="11" toId="12">
</dataflow>
<dataflow id="122" from="i_1" to="trunc_ln66" fromId="9" toId="13">
</dataflow>
<dataflow id="124" from="_ssdm_op_PartSelect.i7.i10.i32.i32" to="lshr_ln" fromId="123" toId="14">
</dataflow>
<dataflow id="125" from="i_1" to="lshr_ln" fromId="9" toId="14">
</dataflow>
<dataflow id="127" from="StgValue_126" to="lshr_ln" fromId="126" toId="14">
</dataflow>
<dataflow id="129" from="StgValue_128" to="lshr_ln" fromId="128" toId="14">
</dataflow>
<dataflow id="130" from="trunc_ln66" to="switch_ln69" fromId="13" toId="15">
</dataflow>
<dataflow id="132" from="StgValue_131" to="switch_ln69" fromId="131" toId="15">
</dataflow>
<dataflow id="134" from="StgValue_133" to="switch_ln69" fromId="133" toId="15">
</dataflow>
<dataflow id="136" from="StgValue_135" to="switch_ln69" fromId="135" toId="15">
</dataflow>
<dataflow id="138" from="StgValue_137" to="switch_ln69" fromId="137" toId="15">
</dataflow>
<dataflow id="140" from="StgValue_139" to="switch_ln69" fromId="139" toId="15">
</dataflow>
<dataflow id="142" from="StgValue_141" to="switch_ln69" fromId="141" toId="15">
</dataflow>
<dataflow id="144" from="StgValue_143" to="switch_ln69" fromId="143" toId="15">
</dataflow>
<dataflow id="145" from="add_ln66" to="store_ln66" fromId="10" toId="16">
</dataflow>
<dataflow id="146" from="i" to="store_ln66" fromId="5" toId="16">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecPipeline" to="specpipeline_ln67" fromId="147" toId="18">
</dataflow>
<dataflow id="149" from="StgValue_84" to="specpipeline_ln67" fromId="84" toId="18">
</dataflow>
<dataflow id="150" from="StgValue_91" to="specpipeline_ln67" fromId="91" toId="18">
</dataflow>
<dataflow id="151" from="StgValue_91" to="specpipeline_ln67" fromId="91" toId="18">
</dataflow>
<dataflow id="152" from="StgValue_91" to="specpipeline_ln67" fromId="91" toId="18">
</dataflow>
<dataflow id="153" from="empty_115" to="specpipeline_ln67" fromId="94" toId="18">
</dataflow>
<dataflow id="155" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln68" fromId="154" toId="19">
</dataflow>
<dataflow id="157" from="StgValue_156" to="speclooptripcount_ln68" fromId="156" toId="19">
</dataflow>
<dataflow id="158" from="StgValue_156" to="speclooptripcount_ln68" fromId="156" toId="19">
</dataflow>
<dataflow id="159" from="StgValue_156" to="speclooptripcount_ln68" fromId="156" toId="19">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecLoopName" to="specloopname_ln66" fromId="160" toId="20">
</dataflow>
<dataflow id="163" from="empty_80" to="specloopname_ln66" fromId="162" toId="20">
</dataflow>
<dataflow id="164" from="lshr_ln" to="zext_ln66" fromId="14" toId="21">
</dataflow>
<dataflow id="166" from="_ssdm_op_Read.ap_fifo.volatile.i32P0A" to="result_stream_read" fromId="165" toId="23">
</dataflow>
<dataflow id="167" from="result_stream" to="result_stream_read" fromId="83" toId="23">
</dataflow>
<dataflow id="168" from="result_stream_read" to="bitcast_ln69" fromId="23" toId="24">
</dataflow>
<dataflow id="169" from="out_0" to="out_0_addr" fromId="75" toId="25">
</dataflow>
<dataflow id="171" from="StgValue_170" to="out_0_addr" fromId="170" toId="25">
</dataflow>
<dataflow id="172" from="zext_ln66" to="out_0_addr" fromId="21" toId="25">
</dataflow>
<dataflow id="173" from="out_1" to="out_1_addr" fromId="76" toId="26">
</dataflow>
<dataflow id="174" from="StgValue_170" to="out_1_addr" fromId="170" toId="26">
</dataflow>
<dataflow id="175" from="zext_ln66" to="out_1_addr" fromId="21" toId="26">
</dataflow>
<dataflow id="176" from="out_2" to="out_2_addr" fromId="77" toId="27">
</dataflow>
<dataflow id="177" from="StgValue_170" to="out_2_addr" fromId="170" toId="27">
</dataflow>
<dataflow id="178" from="zext_ln66" to="out_2_addr" fromId="21" toId="27">
</dataflow>
<dataflow id="179" from="out_3" to="out_3_addr" fromId="78" toId="28">
</dataflow>
<dataflow id="180" from="StgValue_170" to="out_3_addr" fromId="170" toId="28">
</dataflow>
<dataflow id="181" from="zext_ln66" to="out_3_addr" fromId="21" toId="28">
</dataflow>
<dataflow id="182" from="out_4" to="out_4_addr" fromId="79" toId="29">
</dataflow>
<dataflow id="183" from="StgValue_170" to="out_4_addr" fromId="170" toId="29">
</dataflow>
<dataflow id="184" from="zext_ln66" to="out_4_addr" fromId="21" toId="29">
</dataflow>
<dataflow id="185" from="out_5" to="out_5_addr" fromId="80" toId="30">
</dataflow>
<dataflow id="186" from="StgValue_170" to="out_5_addr" fromId="170" toId="30">
</dataflow>
<dataflow id="187" from="zext_ln66" to="out_5_addr" fromId="21" toId="30">
</dataflow>
<dataflow id="188" from="out_6" to="out_6_addr" fromId="81" toId="31">
</dataflow>
<dataflow id="189" from="StgValue_170" to="out_6_addr" fromId="170" toId="31">
</dataflow>
<dataflow id="190" from="zext_ln66" to="out_6_addr" fromId="21" toId="31">
</dataflow>
<dataflow id="191" from="out_7" to="out_7_addr" fromId="82" toId="32">
</dataflow>
<dataflow id="192" from="StgValue_170" to="out_7_addr" fromId="170" toId="32">
</dataflow>
<dataflow id="193" from="zext_ln66" to="out_7_addr" fromId="21" toId="32">
</dataflow>
<dataflow id="194" from="bitcast_ln69" to="muxLogicRAMData_to_store_ln69" fromId="24" toId="33">
</dataflow>
<dataflow id="195" from="out_6_addr" to="muxLogicRAMAddr_to_store_ln69" fromId="31" toId="34">
</dataflow>
<dataflow id="196" from="bitcast_ln69" to="store_ln69" fromId="24" toId="35">
</dataflow>
<dataflow id="197" from="out_6_addr" to="store_ln69" fromId="31" toId="35">
</dataflow>
<dataflow id="198" from="bitcast_ln69" to="muxLogicRAMData_to_store_ln69" fromId="24" toId="37">
</dataflow>
<dataflow id="199" from="out_5_addr" to="muxLogicRAMAddr_to_store_ln69" fromId="30" toId="38">
</dataflow>
<dataflow id="200" from="bitcast_ln69" to="store_ln69" fromId="24" toId="39">
</dataflow>
<dataflow id="201" from="out_5_addr" to="store_ln69" fromId="30" toId="39">
</dataflow>
<dataflow id="202" from="bitcast_ln69" to="muxLogicRAMData_to_store_ln69" fromId="24" toId="41">
</dataflow>
<dataflow id="203" from="out_4_addr" to="muxLogicRAMAddr_to_store_ln69" fromId="29" toId="42">
</dataflow>
<dataflow id="204" from="bitcast_ln69" to="store_ln69" fromId="24" toId="43">
</dataflow>
<dataflow id="205" from="out_4_addr" to="store_ln69" fromId="29" toId="43">
</dataflow>
<dataflow id="206" from="bitcast_ln69" to="muxLogicRAMData_to_store_ln69" fromId="24" toId="45">
</dataflow>
<dataflow id="207" from="out_3_addr" to="muxLogicRAMAddr_to_store_ln69" fromId="28" toId="46">
</dataflow>
<dataflow id="208" from="bitcast_ln69" to="store_ln69" fromId="24" toId="47">
</dataflow>
<dataflow id="209" from="out_3_addr" to="store_ln69" fromId="28" toId="47">
</dataflow>
<dataflow id="210" from="bitcast_ln69" to="muxLogicRAMData_to_store_ln69" fromId="24" toId="49">
</dataflow>
<dataflow id="211" from="out_2_addr" to="muxLogicRAMAddr_to_store_ln69" fromId="27" toId="50">
</dataflow>
<dataflow id="212" from="bitcast_ln69" to="store_ln69" fromId="24" toId="51">
</dataflow>
<dataflow id="213" from="out_2_addr" to="store_ln69" fromId="27" toId="51">
</dataflow>
<dataflow id="214" from="bitcast_ln69" to="muxLogicRAMData_to_store_ln69" fromId="24" toId="53">
</dataflow>
<dataflow id="215" from="out_1_addr" to="muxLogicRAMAddr_to_store_ln69" fromId="26" toId="54">
</dataflow>
<dataflow id="216" from="bitcast_ln69" to="store_ln69" fromId="24" toId="55">
</dataflow>
<dataflow id="217" from="out_1_addr" to="store_ln69" fromId="26" toId="55">
</dataflow>
<dataflow id="218" from="bitcast_ln69" to="muxLogicRAMData_to_store_ln69" fromId="24" toId="57">
</dataflow>
<dataflow id="219" from="out_0_addr" to="muxLogicRAMAddr_to_store_ln69" fromId="25" toId="58">
</dataflow>
<dataflow id="220" from="bitcast_ln69" to="store_ln69" fromId="24" toId="59">
</dataflow>
<dataflow id="221" from="out_0_addr" to="store_ln69" fromId="25" toId="59">
</dataflow>
<dataflow id="222" from="bitcast_ln69" to="muxLogicRAMData_to_store_ln69" fromId="24" toId="61">
</dataflow>
<dataflow id="223" from="out_7_addr" to="muxLogicRAMAddr_to_store_ln69" fromId="32" toId="62">
</dataflow>
<dataflow id="224" from="bitcast_ln69" to="store_ln69" fromId="24" toId="63">
</dataflow>
<dataflow id="225" from="out_7_addr" to="store_ln69" fromId="32" toId="63">
</dataflow>
<dataflow id="226" from="icmp_ln66" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="227" from="trunc_ln66" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
