Monica S. Lam, Software pipelining: an effective scheduling technique for VLIW machines, ACM SIGPLAN Notices, v.39 n.4, April 2004
Yunquan Zhang , Ying Chen , Yuan Tang, Block size selection of parallel LU and QR on PVP-based and RISC-based supercomputers, Proceedings of the 2007 Asian technology information program's (ATIP's) 3rd workshop on High performance computing in China: solution approaches to impediments for high performance computing, November 11-11, 2007, Reno, Nevada
Byoungro So , Pedro C. Diniz , Mary W. Hall, Using estimates from behavioral synthesis tools in compiler-directed design space exploration, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA
Michael D. Adams , David S. Wise, Seven at one stroke: results from a cache-oblivious paradigm for scalable matrix algorithms, Proceedings of the 2006 workshop on Memory system performance and correctness, October 22-22, 2006, San Jose, California
Srikanth Kurra , Neeraj Kumar Singh , Preeti Ranjan Panda, The impact of loop unrolling on controller delay in high level synthesis, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Apan Qasem , Ken Kennedy , John Mellor-Crummey, Automatic tuning of whole applications using direct search and a performance-based transformation system, The Journal of Supercomputing, v.36 n.2, p.183-196, May       2006
Qing Yi, Automated programmable control and parameterization of compiler optimizations, Proceedings of the 9th Annual IEEE/ACM International Symposium on Code Generation and Optimization, p.97-106, April 02-06, 2011
Mark Stephenson , Saman Amarasinghe, Predicting Unroll Factors Using Supervised Classification, Proceedings of the international symposium on Code generation and optimization, p.123-134, March 20-23, 2005
Gabe Rudy , Malik Murtaza Khan , Mary Hall , Chun Chen , Jacqueline Chame, A programming language interface to describe transformations and code generation, Proceedings of the 23rd international conference on Languages and compilers for parallel computing, p.136-150, October 07-09, 2010, Houston, TX
Michael E. Wolf , Dror E. Maydan , Ding-Kai Chen, Combining loop transformations considering caches and scheduling, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.274-286, December 02-04, 1996, Paris, France
Bin Bao , Chen Ding, Defensive loop tiling for shared cache, Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and Optimization (CGO), p.1-11, February 23-27, 2013
Vijay S. Pai , Sarita Adve, Code transformations to improve memory parallelism, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.147-155, November 16-18, 1999, Haifa, Israel
Qing Yi , Vikram Adve , Ken Kennedy, Transforming loops to recursion for multi-level memory hierarchies, ACM SIGPLAN Notices, v.35 n.5, p.169-181, May 2000
Qing Yi , Ken Kennedy, Improving Memory Hierarchy Performance through Combined Loop Interchange and Multi-Level Fusion, International Journal of High Performance Computing Applications, v.18 n.2, p.237-253, May       2004
Guohua Jin , John Mellor-Crummey, Improving Performance by Reducing the Memory Footprint of Scientific Applications, International Journal of High Performance Computing Applications, v.19 n.4, p.433-451, November  2005
Tao Li , Chen Ding, Instruction balance and its relation to program energy consumption, Proceedings of the 14th international conference on Languages and compilers for parallel computing, p.71-85, August 01-03, 2001, Cumberland Falls, KY, USA
Nicholas Mitchell , Karin Högstedt , Larry Carter , Jeanne Ferrante, Quantifying the Multi-Level Nature of Tiling Interactions, International Journal of Parallel Programming, v.26 n.6, p.641-670, December 1998
Hongbo Rong , Zhizhong Tang , R. Govindarajan , Alban Douillet , Guang R. Gao, Single-dimension software pipelining for multidimensional loops, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.1, p.7-es, March 2007
Qing Yi , Ken Kennedy , Haihang You , Keith Seymour , Jack Dongarra, Automatic blocking of QR and LU factorizations for locality, Proceedings of the 2004 workshop on Memory system performance, June 08-08, 2004, Washington, D.C.
Chun Chen , Jacqueline Chame , Mary Hall, Combining Models and Guided Empirical Search to Optimize for Multiple Levels of the Memory Hierarchy, Proceedings of the international symposium on Code generation and optimization, p.111-122, March 20-23, 2005
Byoungro So , Mary W. Hall , Pedro C. Diniz, A compiler approach to fast hardware design space exploration in FPGA-based systems, ACM SIGPLAN Notices, v.37 n.5, May 2002
John Mellor-Crummey , John Garvin, Optimizing Sparse Matrix-Vector Product Computations Using Unroll and Jam, International Journal of High Performance Computing Applications, v.18 n.2, p.225-236, May       2004
Michael E. Wolf , Dror E. Maydan , Ding-Kai Chen, Combining Loop Transformations Considering Caches and Scheduling, International Journal of Parallel Programming, v.26 n.4, p.479-503, August 1998
Qing Yi , Dan Quinlan, Applying loop optimizations to object-oriented abstractions through general classification of array semantics, Proceedings of the 17th international conference on Languages and Compilers for High Performance Computing, p.253-267, September 22-24, 2004, West Lafayette, IN
Tareq Malas , Aron J. Ahmadia , Jed Brown , John A. Gunnels , David E. Keyes, Optimizing the performance of streaming numerical kernels on the IBM Blue Gene/P PowerPC 450 processor, International Journal of High Performance Computing Applications, v.27 n.2, p.193-209, May       2013
Nastaran Baradaran , Pedro C. Diniz , Joonseok Park, Extending the applicability of scalar replacement to multiple induction variables, Proceedings of the 17th international conference on Languages and Compilers for High Performance Computing, p.455-469, September 22-24, 2004, West Lafayette, IN
M. Kandemir , J. Ramanujam , A. Choudhary , P. Banerjee, A Layout-Conscious Iteration Space Transformation Technique, IEEE Transactions on Computers, v.50 n.12, p.1321-1336, December 2001
Qing Yi , Ken Kennedy , Vikram Adve, Transforming Complex Loop Nests for Locality, The Journal of Supercomputing, v.27 n.3, p.219-264, March 2004
Lixia Liu , Zhiyuan Li , Ahmed H. Sameh, Analyzing memory access intensity in parallel programs on multicore, Proceedings of the 22nd annual international conference on Supercomputing, June 07-12, 2008, Island of Kos, Greece
Vivek Sarkar, Optimized unrolling of nested loops, Proceedings of the 14th international conference on Supercomputing, p.153-166, May 08-11, 2000, Santa Fe, New Mexico, USA
Yi Qian , Steve Carr , Philip Sweany, Loop fusion for clustered VLIW architectures, ACM SIGPLAN Notices, v.37 n.7, July 2002
Steve Carr , R. B. Lehoucq, Compiler blockability of dense matrix factorizations, ACM Transactions on Mathematical Software (TOMS), v.23 n.3, p.336-361, Sept. 1997
Steve Carr , Yiping Guan, Unroll-and-jam using uniformly generated sets, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.349-357, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Kathryn S. McKinley , Steve Carr , Chau-Wen Tseng, Improving data locality with loop transformations, ACM Transactions on Programming Languages and Systems (TOPLAS), v.18 n.4, p.424-453, July 1996
YongKang Zhu , Grigorios Magklis , Michael L. Scott , Chen Ding , David H. Albonesi, The Energy Impact of Aggressive Loop Fusion, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.153-164, September 29-October 03, 2004
Mary Hall , Jacqueline Chame , Chun Chen , Jaewook Shin , Gabe Rudy , Malik Murtaza Khan, Loop transformation recipes for code generation and auto-tuning, Proceedings of the 22nd international conference on Languages and Compilers for Parallel Computing, p.50-64, October 08-10, 2009, Newark, DE
Yi Qian , Steve Carr , Philip H. Sweany, Optimizing Loop Performance for Clustered VLIW Architectures, Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques, p.271-280, September 22-25, 2002
Guohua Jin , John Mellor-Crummey , Robert Fowler, Increasing temporal locality with skewing and recursive blocking, Proceedings of the 2001 ACM/IEEE conference on Supercomputing, p.43-43, November 10-16, 2001, Denver, Colorado
Samuel Williams , Andrew Waterman , David Patterson, Roofline: an insightful visual performance model for multicore architectures, Communications of the ACM, v.52 n.4, April 2009
Hongbo Rong , Zhizhong Tang , R. Govindarajan , Alban Douillet , Guang R. Gao, Single-Dimension Software Pipelining for Multi-Dimensional Loops, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.163, March 20-24, 2004, Palo Alto, California
Kathryn S. McKinley , Olivier Temam, Quantifying loop nest locality using SPEC'95 and the perfect benchmarks, ACM Transactions on Computer Systems (TOCS), v.17 n.4, p.288-336, Nov. 1999
Vivek Sarkar, Optimized Unrolling of Nested Loops, International Journal of Parallel Programming, v.29 n.5, p.545-581, October 2001
Patrick Carribault , Albert Cohen, Applications of storage mapping optimization to register promotion, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France
David Callahan , Steve Carr , Ken Kennedy, Improving register allocation for subscripted variables, ACM SIGPLAN Notices, v.39 n.4, April 2004
Chen Ding , Yutao Zhong, Predicting whole-program locality through reuse distance analysis, ACM SIGPLAN Notices, v.38 n.5, May 2003
Qing Yi , Qian Wang , Huimin Cui, Specializing Compiler Optimizations through Programmable Composition for Dense Matrix Computations, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom
Kathryn S. McKinley , Olivier Temam, A quantitative analysis of loop nest locality, ACM SIGPLAN Notices, v.31 n.9, p.94-104, Sept. 1996
Swapneela Unkule , Christopher Shaltz , Apan Qasem, Automatic restructuring of GPU kernels for exploiting inter-thread data locality, Proceedings of the 21st international conference on Compiler Construction, March 24-April 01, 2012, Tallinn, Estonia
Xianglong Huang , Steve Carr , Philip Sweany, Loop Transformations for Architectures with Partitioned Register Banks, ACM SIGPLAN Notices, v.36 n.8, p.48-55, Aug. 2001
Mehmet Belgin , Calvin J. Ribbens , Godmar Back, An operation stacking framework for large ensemble computations, Proceedings of the 21st annual international conference on Supercomputing, June 17-21, 2007, Seattle, Washington
Chung-Hsing Hsu , Ulrich Kremer , Michael Hsiao, Compiler-Directed Dynamic Frequency and Voltage Scheduling, Proceedings of the First International Workshop on Power-Aware Computer Systems-Revised Papers, p.65-81, November 12, 2000
Marta Jiménez , José M. Llabería , Agustín Fernández, Register tiling in nonrectangular iteration spaces, ACM Transactions on Programming Languages and Systems (TOPLAS), v.24 n.4, p.409-453, July 2002
Keiko Takahashi , Akira Azami , Yuki Tochihara , Yoshiyuki Kubo , Ken'ichi Itakura , Koji Goto , Kenryo Kataumi , Hiroshi Takahara , Yoko Isobe , Satoru Okura , Hiromitsu Fuchigami , Jun-ichi Yamamoto , Toshifumi Takei , Yoshinori Tsuda , Kunihiko Watanabe, World-highest resolution global atmospheric model and its performance on the Earth Simulator, State of the Practice Reports, November 12-18, 2011, Seattle, Washington
Rastislav Bodík , Rajiv Gupta , Mary Lou Soffa, Load-reuse analysis: design and evaluation, ACM SIGPLAN Notices, v.34 n.5, p.64-76, May 1999
Lamia Djoudi , William Jalby, Automatic analysis for managing and optimizing performance-code quality, Proceedings of the 2008 workshop on Static analysis, p.30-38, June 12-12, 2008, Tucson, Arizona
Yutao Zhong , Xipeng Shen , Chen Ding, Program locality analysis using reuse distance, ACM Transactions on Programming Languages and Systems (TOPLAS), v.31 n.6, p.1-39, August 2009
Lakshminarayanan Renganarayana , U. Ramakrishna , Sanjay Rajopadhye, Combined ILP and register tiling: analytical model and optimization framework, Proceedings of the 18th international conference on Languages and Compilers for Parallel Computing, p.244-258, October 20-22, 2005, Hawthorne, NY
Ina Podolski , Achim Rettberg, Overview of Multicore Requirements towards Real-Time Communication, Proceedings of the 7th IFIP WG 10.2 International Workshop on Software Technologies for Embedded and Ubiquitous Systems, p.354-364, November 16-18, 2009, Newport Beach, CA
J. H. Moreno , V. Zyuban , U. Shvadron , F. D. Neeser , J. H. Derby , M. S. Ware , K. Kailas , A. Zaks , A. Geva , S. Ben-David , S. W. Asaad , T. W. Fox , D. Littrell , M. Biberstein , D. Naishlos , H. Hunter, An innovative low-power high-performance programmable signal processor for digital communications, IBM Journal of Research and Development, v.47 n.2-3, p.299-326, March 2003
Mame Maria Mbaye , Normand Bélanger , Yvon Savaria , Samuel Pierre, Loop acceleration exploration for ASIP architecture, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.4, p.684-696, April 2012
Qing Yi, POET: a scripting language for applying parameterized source-to-source program transformations, Software—Practice & Experience, v.42 n.6, p.675-706, June 2012
