<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<!-- saved from url=(0050)http://www.eecs.umich.edu/~jhayes/iscas/74182.html -->
<HTML><HEAD><TITLE>74182</TITLE>
<META http-equiv=Content-Type content="text/html; charset=windows-1252">
<META content="MSHTML 6.00.2600.0" name=GENERATOR>
<META content="C:\PROGRAM FILES\MICROSOFT OFFICE\OFFICE\html.dot" 
name=Template></HEAD>
<BODY vLink=#800080 link=#0000ff><B><FONT size=5>
<P align=center>74182 Carry Look-Ahead Circuit</P></B></FONT>
<P align=center><IMG height=231 src="74182_soubory/74182.gif" width=433></P><B>
<P>Statistics: </B>9 inputs; 4 output; 19 gates; <A 
href="http://www.eecs.umich.edu/~jhayes/iscas/74182gates.html">gate-level 
schematic</A></P><B>
<P>Function: </B>The carry look-ahead (CLA) realization of the carry function is 
used by each of the 74X-series circuits modeled here. Given carry-in (C_n), 
generate (G) and propagate (P) signals, the circuit produces three carry out 
signals, plus two P and G signals used to cascade into another CLA block. This 
circuit is small enough to be modeled as a single primitive. </P><B>
<P>Models:</P>
<UL>
  <LI></B><A href="http://www.eecs.umich.edu/~jhayes/iscas/74182.isc">74182 
  ISCAS-85 netlist</A><B> </B>
  <LI><A href="http://www.eecs.umich.edu/~jhayes/iscas/74182.v">74182 Verilog 
  structural model</A><B> </B>
  <LI><A href="http://www.eecs.umich.edu/~jhayes/iscas/74182b.v">74182 
  behavioral model</A> 
  <LI><A href="http://www.eecs.umich.edu/~jhayes/iscas/74182.tests">74182 
  complete gate-level tests (CN, PB[3:0], GB[3:0])</A></LI></UL><B>
<P>&nbsp;</P>
<P>
<DIV></DIV>
<DIV></DIV>
<P></P></B><FONT size=2>
<P>&nbsp;</P></FONT></BODY></HTML>
