{"Source Block": ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@93:103@HdlIdDef", "  reg               adc_valid_d2 = 'd0;\n\n  reg     [15:0]    io_selection; // 1 - input, 0 - output\n\n  reg     [31:0]    delay_counter = 'd0;\n  reg               triggered = 'd0;\n\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n"], "Clone Blocks": [["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@90:100", "\n  reg               sample_valid_la = 'd0;\n  reg               adc_valid_d1 = 'd0;\n  reg               adc_valid_d2 = 'd0;\n\n  reg     [15:0]    io_selection; // 1 - input, 0 - output\n\n  reg     [31:0]    delay_counter = 'd0;\n  reg               triggered = 'd0;\n\n  // internal signals\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@92:102", "  reg               adc_valid_d1 = 'd0;\n  reg               adc_valid_d2 = 'd0;\n\n  reg     [15:0]    io_selection; // 1 - input, 0 - output\n\n  reg     [31:0]    delay_counter = 'd0;\n  reg               triggered = 'd0;\n\n  // internal signals\n\n  wire              up_clk;\n"]], "Diff Content": {"Delete": [], "Add": [[98, "  reg               up_triggered;\n"], [98, "  reg               up_triggered_d1;\n"], [98, "  reg               up_triggered_d2;\n"], [98, "  reg               up_triggered_set;\n"], [98, "  reg               up_triggered_reset;\n"], [98, "  reg               up_triggered_reset_d1;\n"], [98, "  reg               up_triggered_reset_d2;\n"]]}}