#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Sep 17 17:23:51 2024
# Process ID: 2292373
# Current directory: /auto/fsf/rcahuana/ecen520/tx_download
# Command line: vivado -mode tcl
# Log file: /auto/fsf/rcahuana/ecen520/tx_download/vivado.log
# Journal file: /auto/fsf/rcahuana/ecen520/tx_download/vivado.jou
# Running On        :DIGITAL-11
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.4 LTS
# Processor Detail  :Intel(R) Core(TM) i5-14500
# CPU Frequency     :1801.105 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :16414 MB
# Swap memory       :2147 MB
# Total Virtual     :18562 MB
# Available Virtual :10968 MB
#-----------------------------------------------------------
read_verilog -sv tx.sv
read_verilog -sv tx_top.sv
read_verilog -sv tx_top.sv
read_verilog -sv tx.sv
read_verilog sv tx_top.sv tx_top_tb.sv ../tx_sim/tx.sv gen_bounce.sv debounce.sv ../tx_sim/rx_model.sv
ls
-sv tx_top.sv tx_top_tb.sv ../tx_sim/tx.sv gen_bounce.sv debounce.sv ../tx_sim/rx_model.sv
read_verilog -sv tx_top.sv tx_top_tb.sv ../tx_sim/tx.sv gen_bounce.sv debounce.sv ../tx_sim/rx_model.sv
read_xdc top.xdc
synth_desigh -top tx_top -partxc7a100tcsg324-1 -generic {BAUD_RATE=9600}
synth_design -top tx_top -partxc7a100tcsg324-1 -generic {BAUD_RATE=9600}
synth_design -top tx_top -part xc7a100tcsg324-1 -generic {BAUD_RATE=9600}
synth_design -top tx_top -part xc7a100tcsg324-1 -generic {BAUD_RATE=19200, PARITY=1, DEBOUNCE_TIME_US=10000} 
vivado -mode batch -source tx_synth.tcl -log tx_synth.log
ls
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT3  |     3|
|4     |LUT4  |     8|
|5     |LUT5  |     3|
|6     |LUT6  |     3|
|7     |MUXF7 |     1|
|8     |FDCE  |     7|
|9     |FDPE  |     1|
|10    |FDRE  |    10|
|11    |LDP   |     1|
|12    |IBUF  |    10|
|13    |OBUF  |    10|
+------+------+------+
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT3  |     3|
|4     |LUT4  |     8|
|5     |LUT5  |     3|
|6     |LUT6  |     3|
|7     |MUXF7 |     1|
|8     |FDCE  |     7|
|9     |FDPE  |     1|
|10    |FDRE  |    10|
|11    |LDP   |     1|
|12    |IBUF  |    10|
|13    |OBUF  |    10|
+------+------+------+
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT3  |     3|
|4     |LUT4  |     8|
|5     |LUT5  |     3|
|6     |LUT6  |     3|
|7     |MUXF7 |     1|
|8     |FDCE  |     7|
|9     |FDPE  |     1|
|10    |FDRE  |    10|
|11    |LDP   |     1|
|12    |IBUF  |    10|
|13    |OBUF  |    10|
+------+------+------+
read_xdc top.xdc
vivado -mode batch -source tx_synth.tcl -log tx_synth.log
vivado -mode batch -source tx_synth.tcl -log tx_synth.log
vivado -mode batch -source tx_synth.tcl -log tx_synth.log
vivado -mode batch -source tx_synth.tcl -log tx_synth.log
opt_design
place_design
write_checkpoint -force tx.dcp
report_timing_summary -max_paths 10 -report_unconstrained -file tx_top_timing_summary_routed.rpt -warn_on_violation
report_timing_summary
report_io -file io.rpt
report_timing_summary -max_paths 10 -report_unconstrained -file timing_summary_routed.rpt -warn_on_violation
report_utilization -file utilization_impl.rpt
report_drc -file drc_routed.rpt
report_io -file io.rpt
report_timing_summary -max_paths 10 -report_unconstrained -file timing_summary_routed.rpt -warn_on_violation
report_utilization -file utilization_impl.rpt
report_drc -file drc_routed.rpt
write_bitstream -force tx.bit
route_design
write_bitstream -force tx.bit
read_verilog -sv tx.sv
read_verilog -sv tx_top.sv
read_xdc top.xdc
synth_design -top top -part xc7a100tcsg324-1
opt_design
read_verilog -sv tx.sv
read_verilog -sv tx_top.sv
read_xdc top.xdc
synth_design -top tx_top -part xc7a100tcsg324-1 -generic {BAUD_RATE=115200, PARITY=0}
opt_design
place_design
route_design
write_checkpoint -force checkpoint_impl.dcp
report_io -file io.rpt
report_timing_summary -max_paths 10 -report_unconstrained -file timing_summary_routed.rpt -warn_on_violation
report_utilization -file utilization_impl.rpt
report_drc -file drc_routed.rpt
write_bitstream -force tx_top_115200_even.bit
