[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PortMultiDim/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
AST_DEBUG_BEGIN
Count: 88
LIB: work
FILE: ${SURELOG_DIR}/tests/PortMultiDim/dut.sv
n<> u<87> t<Top_level_rule> c<1> l<1:1> el<10:1>
  n<> u<1> t<Null_rule> p<87> s<86> l<1:1>
  n<> u<86> t<Source_text> p<87> c<85> l<1:1> el<8:10>
    n<> u<85> t<Description> p<86> c<84> l<1:1> el<8:10>
      n<> u<84> t<Module_declaration> p<85> c<29> l<1:1> el<8:10>
        n<> u<29> t<Module_ansi_header> p<84> c<2> s<51> l<1:1> el<3:3>
          n<module> u<2> t<Module_keyword> p<29> s<3> l<1:1> el<1:7>
          n<ibex_multdiv_fast> u<3> t<STRING_CONST> p<29> s<4> l<1:8> el<1:25>
          n<> u<4> t<Package_import_declaration_list> p<29> s<28> l<1:26> el<1:26>
          n<> u<28> t<Port_declaration_list> p<29> c<27> l<1:26> el<3:2>
            n<> u<27> t<Ansi_port_declaration> p<28> c<20> l<2:5> el<2:38>
              n<> u<20> t<Net_port_header> p<27> c<5> s<21> l<2:5> el<2:23>
                n<> u<5> t<PortDir_Inp> p<20> s<19> l<2:5> el<2:10>
                n<> u<19> t<Net_port_type> p<20> c<18> l<2:11> el<2:23>
                  n<> u<18> t<Data_type_or_implicit> p<19> c<17> l<2:11> el<2:23>
                    n<> u<17> t<Data_type> p<18> c<6> l<2:11> el<2:23>
                      n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<2:11> el<2:16>
                      n<> u<16> t<Packed_dimension> p<17> c<15> l<2:17> el<2:23>
                        n<> u<15> t<Constant_range> p<16> c<10> l<2:18> el<2:22>
                          n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<2:18> el<2:20>
                            n<> u<9> t<Constant_primary> p<10> c<8> l<2:18> el<2:20>
                              n<> u<8> t<Primary_literal> p<9> c<7> l<2:18> el<2:20>
                                n<33> u<7> t<INT_CONST> p<8> l<2:18> el<2:20>
                          n<> u<14> t<Constant_expression> p<15> c<13> l<2:21> el<2:22>
                            n<> u<13> t<Constant_primary> p<14> c<12> l<2:21> el<2:22>
                              n<> u<12> t<Primary_literal> p<13> c<11> l<2:21> el<2:22>
                                n<0> u<11> t<INT_CONST> p<12> l<2:21> el<2:22>
              n<imd_val_q_i> u<21> t<STRING_CONST> p<27> s<26> l<2:24> el<2:35>
              n<> u<26> t<Unpacked_dimension> p<27> c<25> l<2:35> el<2:38>
                n<> u<25> t<Constant_expression> p<26> c<24> l<2:36> el<2:37>
                  n<> u<24> t<Constant_primary> p<25> c<23> l<2:36> el<2:37>
                    n<> u<23> t<Primary_literal> p<24> c<22> l<2:36> el<2:37>
                      n<2> u<22> t<INT_CONST> p<23> l<2:36> el<2:37>
        n<> u<51> t<Non_port_module_item> p<84> c<50> s<82> l<5:3> el<5:33>
          n<> u<50> t<Module_or_generate_item> p<51> c<49> l<5:3> el<5:33>
            n<> u<49> t<Module_common_item> p<50> c<48> l<5:3> el<5:33>
              n<> u<48> t<Module_or_generate_item_declaration> p<49> c<47> l<5:3> el<5:33>
                n<> u<47> t<Package_or_generate_item_declaration> p<48> c<46> l<5:3> el<5:33>
                  n<> u<46> t<Data_declaration> p<47> c<45> l<5:3> el<5:33>
                    n<> u<45> t<Variable_declaration> p<46> c<41> l<5:3> el<5:33>
                      n<> u<41> t<Data_type> p<45> c<30> s<44> l<5:3> el<5:15>
                        n<> u<30> t<IntVec_TypeLogic> p<41> s<40> l<5:3> el<5:8>
                        n<> u<40> t<Packed_dimension> p<41> c<39> l<5:9> el<5:15>
                          n<> u<39> t<Constant_range> p<40> c<34> l<5:10> el<5:14>
                            n<> u<34> t<Constant_expression> p<39> c<33> s<38> l<5:10> el<5:12>
                              n<> u<33> t<Constant_primary> p<34> c<32> l<5:10> el<5:12>
                                n<> u<32> t<Primary_literal> p<33> c<31> l<5:10> el<5:12>
                                  n<31> u<31> t<INT_CONST> p<32> l<5:10> el<5:12>
                            n<> u<38> t<Constant_expression> p<39> c<37> l<5:13> el<5:14>
                              n<> u<37> t<Constant_primary> p<38> c<36> l<5:13> el<5:14>
                                n<> u<36> t<Primary_literal> p<37> c<35> l<5:13> el<5:14>
                                  n<0> u<35> t<INT_CONST> p<36> l<5:13> el<5:14>
                      n<> u<44> t<Variable_decl_assignment_list> p<45> c<43> l<5:16> el<5:32>
                        n<> u<43> t<Variable_decl_assignment> p<44> c<42> l<5:16> el<5:32>
                          n<op_denominator_q> u<42> t<STRING_CONST> p<43> l<5:16> el<5:32>
        n<> u<82> t<Non_port_module_item> p<84> c<81> s<83> l<6:3> el<6:50>
          n<> u<81> t<Module_or_generate_item> p<82> c<80> l<6:3> el<6:50>
            n<> u<80> t<Module_common_item> p<81> c<79> l<6:3> el<6:50>
              n<> u<79> t<Continuous_assign> p<80> c<78> l<6:3> el<6:50>
                n<> u<78> t<Net_assignment_list> p<79> c<77> l<6:10> el<6:49>
                  n<> u<77> t<Net_assignment> p<78> c<56> l<6:10> el<6:49>
                    n<> u<56> t<Net_lvalue> p<77> c<53> s<76> l<6:10> el<6:26>
                      n<> u<53> t<Ps_or_hierarchical_identifier> p<56> c<52> s<55> l<6:10> el<6:26>
                        n<op_denominator_q> u<52> t<STRING_CONST> p<53> l<6:10> el<6:26>
                      n<> u<55> t<Constant_select> p<56> c<54> l<6:27> el<6:27>
                        n<> u<54> t<Constant_bit_select> p<55> l<6:27> el<6:27>
                    n<> u<76> t<Expression> p<77> c<75> l<6:29> el<6:49>
                      n<> u<75> t<Primary> p<76> c<74> l<6:29> el<6:49>
                        n<> u<74> t<Complex_func_call> p<75> c<57> l<6:29> el<6:49>
                          n<imd_val_q_i> u<57> t<STRING_CONST> p<74> s<73> l<6:29> el<6:40>
                          n<> u<73> t<Select> p<74> c<62> l<6:40> el<6:49>
                            n<> u<62> t<Bit_select> p<73> c<61> s<72> l<6:40> el<6:43>
                              n<> u<61> t<Expression> p<62> c<60> l<6:41> el<6:42>
                                n<> u<60> t<Primary> p<61> c<59> l<6:41> el<6:42>
                                  n<> u<59> t<Primary_literal> p<60> c<58> l<6:41> el<6:42>
                                    n<1> u<58> t<INT_CONST> p<59> l<6:41> el<6:42>
                            n<> u<72> t<Part_select_range> p<73> c<71> l<6:44> el<6:48>
                              n<> u<71> t<Constant_range> p<72> c<66> l<6:44> el<6:48>
                                n<> u<66> t<Constant_expression> p<71> c<65> s<70> l<6:44> el<6:46>
                                  n<> u<65> t<Constant_primary> p<66> c<64> l<6:44> el<6:46>
                                    n<> u<64> t<Primary_literal> p<65> c<63> l<6:44> el<6:46>
                                      n<31> u<63> t<INT_CONST> p<64> l<6:44> el<6:46>
                                n<> u<70> t<Constant_expression> p<71> c<69> l<6:47> el<6:48>
                                  n<> u<69> t<Constant_primary> p<70> c<68> l<6:47> el<6:48>
                                    n<> u<68> t<Primary_literal> p<69> c<67> l<6:47> el<6:48>
                                      n<0> u<67> t<INT_CONST> p<68> l<6:47> el<6:48>
        n<> u<83> t<ENDMODULE> p<84> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PortMultiDim/dut.sv:1:1: No timescale set for "ibex_multdiv_fast".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PortMultiDim/dut.sv:1:1: Compile module "work@ibex_multdiv_fast".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayNet                                               1
ArrayTypespec                                          3
Constant                                               8
ContAssign                                             1
Design                                                 1
LogicNet                                               1
LogicTypespec                                          3
Module                                                 1
Operation                                              3
PartSelect                                             1
Port                                                   1
Range                                                  4
RefObj                                                 1
RefTypespec                                            6
SourceFile                                             1
VarSelect                                              1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PortMultiDim/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/PortMultiDim/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@ibex_multdiv_fast (work@ibex_multdiv_fast), file:${SURELOG_DIR}/tests/PortMultiDim/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@ibex_multdiv_fast
  |vpiTypedef:
  \_LogicTypespec: , line:2:11, endln:2:16
    |vpiParent:
    \_Module: work@ibex_multdiv_fast (work@ibex_multdiv_fast), file:${SURELOG_DIR}/tests/PortMultiDim/dut.sv, line:1:1, endln:8:10
  |vpiTypedef:
  \_ArrayTypespec: , line:2:11, endln:2:38
    |vpiParent:
    \_Module: work@ibex_multdiv_fast (work@ibex_multdiv_fast), file:${SURELOG_DIR}/tests/PortMultiDim/dut.sv, line:1:1, endln:8:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:2:35, endln:2:38
      |vpiParent:
      \_ArrayTypespec: , line:2:11, endln:2:38
      |vpiRightRange:
      \_Operation: , line:2:36, endln:2:37
        |vpiParent:
        \_Range: , line:2:35, endln:2:38
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:2:36, endln:2:37
          |vpiParent:
          \_Operation: , line:2:36, endln:2:37
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@ibex_multdiv_fast), line:2:11, endln:2:16
      |vpiParent:
      \_ArrayTypespec: , line:2:11, endln:2:38
      |vpiFullName:work@ibex_multdiv_fast
      |vpiActual:
      \_LogicTypespec: , line:2:11, endln:2:16
  |vpiTypedef:
  \_LogicTypespec: , line:5:3, endln:5:15
    |vpiParent:
    \_Module: work@ibex_multdiv_fast (work@ibex_multdiv_fast), file:${SURELOG_DIR}/tests/PortMultiDim/dut.sv, line:1:1, endln:8:10
    |vpiRange:
    \_Range: , line:5:9, endln:5:15
      |vpiParent:
      \_LogicTypespec: , line:5:3, endln:5:15
      |vpiLeftRange:
      \_Constant: , line:5:10, endln:5:12
        |vpiParent:
        \_Range: , line:5:9, endln:5:15
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:13, endln:5:14
        |vpiParent:
        \_Range: , line:5:9, endln:5:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_ArrayTypespec: , line:2:35, endln:2:38
    |vpiParent:
    \_Module: work@ibex_multdiv_fast (work@ibex_multdiv_fast), file:${SURELOG_DIR}/tests/PortMultiDim/dut.sv, line:1:1, endln:8:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:2:35, endln:2:38
      |vpiParent:
      \_ArrayTypespec: , line:2:35, endln:2:38
      |vpiRightRange:
      \_Operation: , line:2:36, endln:2:37
        |vpiParent:
        \_Range: , line:2:35, endln:2:38
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:2:36, endln:2:37
          |vpiParent:
          \_Operation: , line:2:36, endln:2:37
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@ibex_multdiv_fast), line:2:11, endln:2:23
      |vpiParent:
      \_ArrayTypespec: , line:2:35, endln:2:38
      |vpiFullName:work@ibex_multdiv_fast
      |vpiActual:
      \_ArrayTypespec: , line:2:11, endln:2:38
  |vpiTypedef:
  \_LogicTypespec: , line:2:11, endln:2:16
    |vpiParent:
    \_Module: work@ibex_multdiv_fast (work@ibex_multdiv_fast), file:${SURELOG_DIR}/tests/PortMultiDim/dut.sv, line:1:1, endln:8:10
  |vpiTypedef:
  \_ArrayTypespec: , line:2:11, endln:2:38
    |vpiParent:
    \_Module: work@ibex_multdiv_fast (work@ibex_multdiv_fast), file:${SURELOG_DIR}/tests/PortMultiDim/dut.sv, line:1:1, endln:8:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:2:35, endln:2:38
      |vpiParent:
      \_ArrayTypespec: , line:2:11, endln:2:38
      |vpiRightRange:
      \_Operation: , line:2:36, endln:2:37
        |vpiParent:
        \_Range: , line:2:35, endln:2:38
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:2:36, endln:2:37
          |vpiParent:
          \_Operation: , line:2:36, endln:2:37
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@ibex_multdiv_fast), line:2:11, endln:2:16
      |vpiParent:
      \_ArrayTypespec: , line:2:11, endln:2:38
      |vpiFullName:work@ibex_multdiv_fast
      |vpiActual:
      \_LogicTypespec: , line:2:11, endln:2:16
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:11, endln:2:16
  |vpiImportTypespec:
  \_ArrayTypespec: , line:2:11, endln:2:38
  |vpiImportTypespec:
  \_ArrayNet: (work@ibex_multdiv_fast.imd_val_q_i), line:2:24, endln:2:35
    |vpiParent:
    \_Module: work@ibex_multdiv_fast (work@ibex_multdiv_fast), file:${SURELOG_DIR}/tests/PortMultiDim/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@ibex_multdiv_fast.imd_val_q_i), line:2:11, endln:2:16
      |vpiParent:
      \_ArrayNet: (work@ibex_multdiv_fast.imd_val_q_i), line:2:24, endln:2:35
      |vpiFullName:work@ibex_multdiv_fast.imd_val_q_i
      |vpiActual:
      \_ArrayTypespec: , line:2:11, endln:2:38
    |vpiName:imd_val_q_i
    |vpiFullName:work@ibex_multdiv_fast.imd_val_q_i
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:3, endln:5:15
  |vpiImportTypespec:
  \_LogicNet: (work@ibex_multdiv_fast.op_denominator_q), line:5:16, endln:5:32
    |vpiParent:
    \_Module: work@ibex_multdiv_fast (work@ibex_multdiv_fast), file:${SURELOG_DIR}/tests/PortMultiDim/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@ibex_multdiv_fast.op_denominator_q), line:5:3, endln:5:15
      |vpiParent:
      \_LogicNet: (work@ibex_multdiv_fast.op_denominator_q), line:5:16, endln:5:32
      |vpiFullName:work@ibex_multdiv_fast.op_denominator_q
      |vpiActual:
      \_LogicTypespec: , line:5:3, endln:5:15
    |vpiName:op_denominator_q
    |vpiFullName:work@ibex_multdiv_fast.op_denominator_q
    |vpiNetType:36
  |vpiImportTypespec:
  \_ArrayTypespec: , line:2:35, endln:2:38
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:11, endln:2:16
  |vpiImportTypespec:
  \_ArrayTypespec: , line:2:11, endln:2:38
  |vpiDefName:work@ibex_multdiv_fast
  |vpiNet:
  \_LogicNet: (work@ibex_multdiv_fast.op_denominator_q), line:5:16, endln:5:32
  |vpiArrayNet:
  \_ArrayNet: (work@ibex_multdiv_fast.imd_val_q_i), line:2:24, endln:2:35
  |vpiPort:
  \_Port: (imd_val_q_i), line:2:24, endln:2:35
    |vpiParent:
    \_Module: work@ibex_multdiv_fast (work@ibex_multdiv_fast), file:${SURELOG_DIR}/tests/PortMultiDim/dut.sv, line:1:1, endln:8:10
    |vpiName:imd_val_q_i
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@ibex_multdiv_fast.imd_val_q_i), line:2:11, endln:2:16
      |vpiParent:
      \_Port: (imd_val_q_i), line:2:24, endln:2:35
      |vpiFullName:work@ibex_multdiv_fast.imd_val_q_i
      |vpiActual:
      \_ArrayTypespec: , line:2:35, endln:2:38
  |vpiContAssign:
  \_ContAssign: , line:6:10, endln:6:49
    |vpiParent:
    \_Module: work@ibex_multdiv_fast (work@ibex_multdiv_fast), file:${SURELOG_DIR}/tests/PortMultiDim/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_VarSelect: (work@ibex_multdiv_fast.imd_val_q_i), line:6:29, endln:6:49
      |vpiParent:
      \_ContAssign: , line:6:10, endln:6:49
      |vpiName:imd_val_q_i
      |vpiFullName:work@ibex_multdiv_fast.imd_val_q_i
      |vpiActual:
      \_ArrayNet: (work@ibex_multdiv_fast.imd_val_q_i), line:2:24, endln:2:35
      |vpiIndex:
      \_Constant: , line:6:41, endln:6:42
        |vpiParent:
        \_VarSelect: (work@ibex_multdiv_fast.imd_val_q_i), line:6:29, endln:6:49
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiIndex:
      \_PartSelect: imd_val_q_i (work@ibex_multdiv_fast.imd_val_q_i), line:6:44, endln:6:48
        |vpiParent:
        \_ContAssign: , line:6:10, endln:6:49
        |vpiName:imd_val_q_i
        |vpiFullName:work@ibex_multdiv_fast.imd_val_q_i
        |vpiDefName:imd_val_q_i
        |vpiActual:
        \_ArrayNet: (work@ibex_multdiv_fast.imd_val_q_i), line:2:24, endln:2:35
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_Constant: , line:6:44, endln:6:46
          |vpiParent:
          \_PartSelect: imd_val_q_i (work@ibex_multdiv_fast.imd_val_q_i), line:6:44, endln:6:48
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:6:47, endln:6:48
          |vpiParent:
          \_PartSelect: imd_val_q_i (work@ibex_multdiv_fast.imd_val_q_i), line:6:44, endln:6:48
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@ibex_multdiv_fast.op_denominator_q), line:6:10, endln:6:26
      |vpiParent:
      \_ContAssign: , line:6:10, endln:6:49
      |vpiName:op_denominator_q
      |vpiFullName:work@ibex_multdiv_fast.op_denominator_q
      |vpiActual:
      \_LogicNet: (work@ibex_multdiv_fast.op_denominator_q), line:5:16, endln:5:32
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
