#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Jun 20 13:07:08 2017
# Process ID: 615
# Current directory: /home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/synth_1
# Command line: vivado -log gtwizard_0_exdes.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gtwizard_0_exdes.tcl
# Log file: /home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/synth_1/gtwizard_0_exdes.vds
# Journal file: /home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source gtwizard_0_exdes.tcl -notrace
Command: synth_design -top gtwizard_0_exdes -part xc7vx690tffg1761-2
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'gtwizard_0' is locked:
* IP 'gtwizard_0' has a read-only file:
   '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/ip/gtwizard_0.xcix'
IP is write protected.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t-ffg1761'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 694 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1205.941 ; gain = 66.000 ; free physical = 1923 ; free virtual = 19722
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_exdes' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:128]
	Parameter EXAMPLE_CONFIG_INDEPENDENT_LANES bound to: 1 - type: integer 
	Parameter EXAMPLE_LANE_WITH_START_CHAR bound to: 0 - type: integer 
	Parameter EXAMPLE_WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter EXAMPLE_USE_CHIPSCOPE bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter N_WIDTH bound to: 127 - type: integer 
	Parameter K_WIDTH bound to: 113 - type: integer 
	Parameter BUF_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:727]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:728]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:733]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:734]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:737]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:738]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:741]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:742]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:743]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:756]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:757]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:760]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:761]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:764]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:765]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:766]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:779]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:780]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:783]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:784]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:787]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:788]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:789]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:802]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:803]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:806]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:807]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:810]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:811]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:812]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:1257]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:1258]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:1268]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:1269]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:1279]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:1280]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:1290]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:1291]
	Parameter baud bound to: 921600 - type: integer 
	Parameter clock_frequency bound to: 200000000 - type: integer 
INFO: [Synth 8-3491] module 'UART' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/UART.vhd:35' bound to instance 'UART_comp' of component 'UART' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2171]
INFO: [Synth 8-638] synthesizing module 'UART' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/UART.vhd:56]
	Parameter baud bound to: 921600 - type: integer 
	Parameter clock_frequency bound to: 200000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART' (1#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/UART.vhd:56]
INFO: [Synth 8-3491] module 'VC709_I2C_inits' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/VC709_I2C_inits.vhd:36' bound to instance 'I2C_comp' of component 'VC709_I2C_inits' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2178]
INFO: [Synth 8-638] synthesizing module 'VC709_I2C_inits' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/VC709_I2C_inits.vhd:71]
	Parameter input_clk bound to: 100000000 - type: integer 
	Parameter bus_clk bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/i2c_master.vhd:36' bound to instance 'I2C_comp' of component 'i2c_master' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/VC709_I2C_inits.vhd:174]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/i2c_master.vhd:54]
	Parameter input_clk bound to: 100000000 - type: integer 
	Parameter bus_clk bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (2#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/i2c_master.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'VC709_I2C_inits' (3#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/VC709_I2C_inits.vhd:71]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter N_WIDTH bound to: 127 - type: integer 
	Parameter K_WIDTH bound to: 113 - type: integer 
	Parameter BUF_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'transceiver_module' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:35' bound to instance 'tm0' of component 'transceiver_module' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2240]
INFO: [Synth 8-638] synthesizing module 'transceiver_module' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:75]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter N_WIDTH bound to: 127 - type: integer 
	Parameter K_WIDTH bound to: 113 - type: integer 
	Parameter BUF_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ROM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'data_generator' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/data_generator.vhd:33' bound to instance 'tx_data_generator' of component 'data_generator' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:502]
INFO: [Synth 8-638] synthesizing module 'data_generator' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/data_generator.vhd:50]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter ROM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_generator' (4#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/data_generator.vhd:50]
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter OUT_WIDTH bound to: 113 - type: integer 
INFO: [Synth 8-3491] module 'word_expander_64IN_to_113OUT' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/word_expander_64IN_to_113OUT.vhd:34' bound to instance 'tx_word_expander' of component 'word_expander_64IN_to_113OUT' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:519]
INFO: [Synth 8-638] synthesizing module 'word_expander_64IN_to_113OUT' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/word_expander_64IN_to_113OUT.vhd:56]
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter OUT_WIDTH bound to: 113 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'word_expander_64IN_to_113OUT' (5#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/word_expander_64IN_to_113OUT.vhd:56]
INFO: [Synth 8-3491] module 'synenc_reg' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/enc_reg.vhd:3' bound to instance 'tx_synenc_reg' of component 'synenc_reg' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:555]
INFO: [Synth 8-638] synthesizing module 'synenc_reg' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/enc_reg.vhd:11]
INFO: [Synth 8-638] synthesizing module 'synenc' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/enc.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'synenc' (6#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/enc.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'synenc_reg' (7#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/enc_reg.vhd:11]
INFO: [Synth 8-3491] module 'word_compressor_127IN_to_64OUT' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/word_compressor_127IN_to_64OUT.vhd:34' bound to instance 'tx_word_compressor' of component 'word_compressor_127IN_to_64OUT' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:566]
INFO: [Synth 8-638] synthesizing module 'word_compressor_127IN_to_64OUT' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/word_compressor_127IN_to_64OUT.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'word_compressor_127IN_to_64OUT' (8#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/word_compressor_127IN_to_64OUT.vhd:52]
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter BUF_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'compressor_buffer' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/compressor_buffer.vhd:34' bound to instance 'tx_compressor_buffer' of component 'compressor_buffer' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:587]
INFO: [Synth 8-638] synthesizing module 'compressor_buffer' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/compressor_buffer.vhd:56]
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter BUF_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compressor_buffer' (9#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/compressor_buffer.vhd:56]
	Parameter TX_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_SCRAMBLER_alt' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/gtwizard_0_scrambler_alt.vhd:72' bound to instance 'tx_scrambler_comp' of component 'gtwizard_0_SCRAMBLER_alt' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:609]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_SCRAMBLER_alt' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/gtwizard_0_scrambler_alt.vhd:93]
	Parameter TX_DATA_WIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element poly_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/gtwizard_0_scrambler_alt.vhd:113]
WARNING: [Synth 8-6014] Unused sequential element xorBit_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/gtwizard_0_scrambler_alt.vhd:116]
WARNING: [Synth 8-6014] Unused sequential element tempdata_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/gtwizard_0_scrambler_alt.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_SCRAMBLER_alt' (10#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/gtwizard_0_scrambler_alt.vhd:93]
	Parameter IN_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'TX_syncronizer' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/TX_syncronizer.vhd:35' bound to instance 'tx_TX_syncronizer' of component 'TX_syncronizer' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:628]
INFO: [Synth 8-638] synthesizing module 'TX_syncronizer' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/TX_syncronizer.vhd:54]
	Parameter IN_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TX_syncronizer' (11#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/TX_syncronizer.vhd:54]
INFO: [Synth 8-3491] module 'exdes_TX_logic' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/exdes_TX_logic.vhd:34' bound to instance 'tx_64b66b_logic' of component 'exdes_TX_logic' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:649]
INFO: [Synth 8-638] synthesizing module 'exdes_TX_logic' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/exdes_TX_logic.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element gt0_txheader_r_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/exdes_TX_logic.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'exdes_TX_logic' (12#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/exdes_TX_logic.vhd:51]
	Parameter SH_CNT_MAX bound to: 64 - type: integer 
	Parameter SH_INVALID_CNT_MAX bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_BLOCK_SYNC_SM_alt' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/gtwizard_0_block_sync_sm_alt.vhd:70' bound to instance 'rx_block_sync' of component 'gtwizard_0_BLOCK_SYNC_SM_alt' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:701]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_BLOCK_SYNC_SM_alt' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/gtwizard_0_block_sync_sm_alt.vhd:91]
	Parameter SH_CNT_MAX bound to: 64 - type: integer 
	Parameter SH_INVALID_CNT_MAX bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_BLOCK_SYNC_SM_alt' (13#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/gtwizard_0_block_sync_sm_alt.vhd:91]
	Parameter IN_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'RX_syncronizer' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/RX_syncronizer.vhd:35' bound to instance 'rx_RX_syncronizer' of component 'RX_syncronizer' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:725]
INFO: [Synth 8-638] synthesizing module 'RX_syncronizer' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/RX_syncronizer.vhd:50]
	Parameter IN_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RX_syncronizer' (14#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/RX_syncronizer.vhd:50]
	Parameter RX_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_DESCRAMBLER_alt' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/gtwizard_0_descrambler_alt.vhd:72' bound to instance 'rx_descrambler' of component 'gtwizard_0_DESCRAMBLER_alt' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:745]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_DESCRAMBLER_alt' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/gtwizard_0_descrambler_alt.vhd:92]
	Parameter RX_DATA_WIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element poly_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/gtwizard_0_descrambler_alt.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element xorBit_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/gtwizard_0_descrambler_alt.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element tempdata_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/gtwizard_0_descrambler_alt.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_DESCRAMBLER_alt' (15#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/gtwizard_0_descrambler_alt.vhd:92]
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter OUT_WIDTH bound to: 127 - type: integer 
INFO: [Synth 8-3491] module 'word_expander_64IN_to_127OUT' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/word_expander_64IN_to_127OUT.vhd:34' bound to instance 'rx_word_expander' of component 'word_expander_64IN_to_127OUT' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:791]
INFO: [Synth 8-638] synthesizing module 'word_expander_64IN_to_127OUT' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/word_expander_64IN_to_127OUT.vhd:56]
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter OUT_WIDTH bound to: 127 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'word_expander_64IN_to_127OUT' (16#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/word_expander_64IN_to_127OUT.vhd:56]
INFO: [Synth 8-3491] module 'bch_peterson' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/bch_peterson.vhd:15' bound to instance 'rx_bch_peterson' of component 'bch_peterson' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:835]
INFO: [Synth 8-638] synthesizing module 'bch_peterson' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/bch_peterson.vhd:24]
INFO: [Synth 8-638] synthesizing module 'syncalc' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/syn.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'syncalc' (17#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/syn.vhd:10]
INFO: [Synth 8-638] synthesizing module 'peterson' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/peterson.vhd:12]
INFO: [Synth 8-638] synthesizing module 'gfmul' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/gfmul.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'gfmul' (18#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/gfmul.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'peterson' (19#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/peterson.vhd:12]
INFO: [Synth 8-638] synthesizing module 'chien' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/chien.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'chien' (20#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/chien.vhd:12]
WARNING: [Synth 8-3936] Found unconnected internal register 'x1_reg_reg' and it is trimmed from '127' to '113' bits. [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/bch_peterson.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'bch_peterson' (21#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/bch_peterson.vhd:24]
INFO: [Synth 8-3491] module 'word_compressor_113IN_to_64OUT' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/word_compressor_113IN_to_64OUT.vhd:34' bound to instance 'rx_word_compressor' of component 'word_compressor_113IN_to_64OUT' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:846]
INFO: [Synth 8-638] synthesizing module 'word_compressor_113IN_to_64OUT' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/word_compressor_113IN_to_64OUT.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'word_compressor_113IN_to_64OUT' (22#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/word_compressor_113IN_to_64OUT.vhd:52]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'BER_calculator' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/BER_calculator.vhd:35' bound to instance 'rx_BER_calculator' of component 'BER_calculator' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:867]
INFO: [Synth 8-638] synthesizing module 'BER_calculator' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/BER_calculator.vhd:54]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter IN_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'BER_circuit_64_bit_input' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/BER_circuit_64_bit_input.vhd:36' bound to instance 'BER_circuit_64_bit_input_comp_0' of component 'BER_circuit_64_bit_input' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/BER_calculator.vhd:97]
INFO: [Synth 8-638] synthesizing module 'BER_circuit_64_bit_input' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/BER_circuit_64_bit_input.vhd:58]
	Parameter IN_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BER_circuit_64_bit_input' (23#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/BER_circuit_64_bit_input.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'BER_calculator' (24#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/BER_calculator.vhd:54]
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter START_WORD bound to: 64'b0000000000000000000000000000000000000000000000000000000011111011 
INFO: [Synth 8-3491] module 'FBERT' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/FBERT.vhd:34' bound to instance 'rx_FBERT' of component 'FBERT' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:889]
INFO: [Synth 8-638] synthesizing module 'FBERT' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/FBERT.vhd:62]
	Parameter IN_WIDTH bound to: 64 - type: integer 
	Parameter START_WORD bound to: 64'b0000000000000000000000000000000000000000000000000000000011111011 
INFO: [Synth 8-256] done synthesizing module 'FBERT' (25#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/FBERT.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element rxdata_valid_r2_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:775]
INFO: [Synth 8-256] done synthesizing module 'transceiver_module' (26#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:75]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter N_WIDTH bound to: 127 - type: integer 
	Parameter K_WIDTH bound to: 113 - type: integer 
	Parameter BUF_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'transceiver_module' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/transceiver_module.vhd:35' bound to instance 'tm1' of component 'transceiver_module' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2282]
INFO: [Synth 8-226] default block is never used [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2370]
WARNING: [Synth 8-614] signal 'GPIO_DIP' is read in the process but is not in the sensitivity list [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2325]
WARNING: [Synth 8-614] signal 'tm0_FBERT_run_rdy_i' is read in the process but is not in the sensitivity list [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2325]
WARNING: [Synth 8-614] signal 'tm0_FBERT_BER_out_i' is read in the process but is not in the sensitivity list [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2325]
WARNING: [Synth 8-614] signal 'tm0_FBERT_state_out_i' is read in the process but is not in the sensitivity list [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2325]
WARNING: [Synth 8-614] signal 'tm0_RXVALID_i' is read in the process but is not in the sensitivity list [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2325]
WARNING: [Synth 8-614] signal 'tm0_RXHEADER_i' is read in the process but is not in the sensitivity list [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2325]
WARNING: [Synth 8-614] signal 'tm0_RXHEADERVALID_i' is read in the process but is not in the sensitivity list [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2325]
WARNING: [Synth 8-614] signal 'tm0_RXGEARBOXSLIP_i' is read in the process but is not in the sensitivity list [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2325]
WARNING: [Synth 8-614] signal 'tm0_RX_REF_CNT_i' is read in the process but is not in the sensitivity list [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2325]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_support' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_support.vhd:74' bound to instance 'gtwizard_0_support_i' of component 'gtwizard_0_support' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2486]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_support' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_support.vhd:522]
	Parameter EXAMPLE_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_GT_USRCLK_SOURCE' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.vhd:72' bound to instance 'gt_usrclk_source' of component 'gtwizard_0_GT_USRCLK_SOURCE' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_support.vhd:1736]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_GT_USRCLK_SOURCE' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.vhd:127]
	Parameter CLKCM_CFG bound to: 1 - type: bool 
	Parameter CLKRCV_TRST bound to: 1 - type: bool 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-113] binding component instance 'ibufds_instq3_clk1' to cell 'IBUFDS_GTE2' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.vhd:206]
	Parameter MULT bound to: 2.000000 - type: float 
	Parameter DIVIDE bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 3.103000 - type: float 
	Parameter OUT0_DIVIDE bound to: 4.000000 - type: float 
	Parameter OUT1_DIVIDE bound to: 2 - type: integer 
	Parameter OUT2_DIVIDE bound to: 1 - type: integer 
	Parameter OUT3_DIVIDE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_CLOCK_MODULE' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_clock_module.vhd:75' bound to instance 'txoutclk_mmcm0_i' of component 'GTWIZARD_0_CLOCK_MODULE' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.vhd:221]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_CLOCK_MODULE' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_clock_module.vhd:100]
	Parameter MULT bound to: 2.000000 - type: float 
	Parameter DIVIDE bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 3.103000 - type: float 
	Parameter OUT0_DIVIDE bound to: 4.000000 - type: float 
	Parameter OUT1_DIVIDE bound to: 2 - type: integer 
	Parameter OUT2_DIVIDE bound to: 1 - type: integer 
	Parameter OUT3_DIVIDE bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'BUFG' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_clock_module.vhd:135]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 2.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 3.103000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_clock_module.vhd:146]
INFO: [Synth 8-113] binding component instance 'clkout0_buf' to cell 'BUFG' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_clock_module.vhd:223]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_clock_module.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_CLOCK_MODULE' (27#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_clock_module.vhd:100]
	Parameter MULT bound to: 2.000000 - type: float 
	Parameter DIVIDE bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 3.103000 - type: float 
	Parameter OUT0_DIVIDE bound to: 4.000000 - type: float 
	Parameter OUT1_DIVIDE bound to: 2 - type: integer 
	Parameter OUT2_DIVIDE bound to: 1 - type: integer 
	Parameter OUT3_DIVIDE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_CLOCK_MODULE' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_clock_module.vhd:75' bound to instance 'rxoutclk_mmcm1_i' of component 'GTWIZARD_0_CLOCK_MODULE' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.vhd:245]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_GT_USRCLK_SOURCE' (28#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_gt_usrclk_source.vhd:127]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b010 
INFO: [Synth 8-3491] module 'gtwizard_0_common' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_common.vhd:70' bound to instance 'common0_i' of component 'gtwizard_0_common' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_support.vhd:1791]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_common' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_common.vhd:92]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b010 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000001010000 
	Parameter COMMON_CFG bound to: 32'b00000000000000000000000001011100 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 28'b0000010010000000000111000111 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b1111 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0101000000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b0 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0000010111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL_RP_COMP bound to: 1'b0 
	Parameter QPLL_VTRL_RESET bound to: 2'b00 
	Parameter RCAL_CFG bound to: 2'b00 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b010 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 2.0 - type: string 
INFO: [Synth 8-113] binding component instance 'gthe2_common_i' to cell 'GTHE2_COMMON' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_common.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_common' (29#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_common.vhd:92]
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_common_reset' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.vhd:78' bound to instance 'common_reset_i' of component 'gtwizard_0_common_reset' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_support.vhd:1811]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_common_reset' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.vhd:91]
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_common_reset' (30#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.vhd:91]
INFO: [Synth 8-3491] module 'gtwizard_0' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/synth_1/.Xil/Vivado-615-freakuency-N550JK/realtime/gtwizard_0_stub.vhdl:5' bound to instance 'gtwizard_0_init_i' of component 'gtwizard_0' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_support.vhd:1825]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/synth_1/.Xil/Vivado-615-freakuency-N550JK/realtime/gtwizard_0_stub.vhdl:308]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_support' (31#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_support.vhd:522]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 0 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'IBUFDS_DRP_CLK' to cell 'IBUFDS' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2978]
INFO: [Synth 8-113] binding component instance 'DRP_CLK_BUFG' to cell 'BUFG' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2986]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_GT_FRAME_GEN' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.vhd:73' bound to instance 'gt2_frame_gen' of component 'gtwizard_0_GT_FRAME_GEN' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3150]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_GT_FRAME_GEN' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.vhd:93]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.vhd:115]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_GT_FRAME_GEN' (32#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.vhd:93]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_GT_FRAME_GEN' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.vhd:73' bound to instance 'gt3_frame_gen' of component 'gtwizard_0_GT_FRAME_GEN' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3168]
	Parameter RX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 2 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter CHANBOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter START_OF_PACKET_CHAR bound to: 64'b0000000000000000000000000000000000000000000000000000000011111011 
INFO: [Synth 8-3491] module 'gtwizard_0_GT_FRAME_CHECK' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:75' bound to instance 'gt2_frame_check' of component 'gtwizard_0_GT_FRAME_CHECK' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3266]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_GT_FRAME_CHECK' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:108]
	Parameter RX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 2 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter CHANBOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter START_OF_PACKET_CHAR bound to: 64'b0000000000000000000000000000000000000000000000000000000011111011 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:116]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:117]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:117]
INFO: [Synth 8-226] default block is never used [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:390]
WARNING: [Synth 8-6014] Unused sequential element track_data_r3_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:267]
WARNING: [Synth 8-6014] Unused sequential element rx_data_r3_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:287]
WARNING: [Synth 8-6014] Unused sequential element rxdatavalid_r3_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:302]
INFO: [Synth 8-4471] merging register 'RXENMCOMMADET_OUT_reg' into 'RXENPCOMMADET_OUT_reg' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:336]
WARNING: [Synth 8-6014] Unused sequential element RXENMCOMMADET_OUT_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:336]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_GT_FRAME_CHECK' (33#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:108]
	Parameter RX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 2 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter CHANBOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter START_OF_PACKET_CHAR bound to: 64'b0000000000000000000000000000000000000000000000000000000011111011 
INFO: [Synth 8-3491] module 'gtwizard_0_GT_FRAME_CHECK' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:75' bound to instance 'gt3_frame_check' of component 'gtwizard_0_GT_FRAME_CHECK' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3295]
	Parameter SH_CNT_MAX bound to: 64 - type: integer 
	Parameter SH_INVALID_CNT_MAX bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_BLOCK_SYNC_SM' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_block_sync_sm.vhd:70' bound to instance 'block_sync_sm_2_i' of component 'gtwizard_0_BLOCK_SYNC_SM' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3767]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_BLOCK_SYNC_SM' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_block_sync_sm.vhd:92]
	Parameter SH_CNT_MAX bound to: 64 - type: integer 
	Parameter SH_INVALID_CNT_MAX bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_BLOCK_SYNC_SM' (34#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_block_sync_sm.vhd:92]
	Parameter RX_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_DESCRAMBLER' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_descrambler.vhd:72' bound to instance 'descrambler_2_i' of component 'gtwizard_0_DESCRAMBLER' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3788]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_DESCRAMBLER' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_descrambler.vhd:92]
	Parameter RX_DATA_WIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element poly_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_descrambler.vhd:116]
WARNING: [Synth 8-6014] Unused sequential element xorBit_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_descrambler.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element tempdata_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_descrambler.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_DESCRAMBLER' (35#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_descrambler.vhd:92]
	Parameter TX_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_SCRAMBLER' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_scrambler.vhd:72' bound to instance 'scrambler_2_i' of component 'gtwizard_0_SCRAMBLER' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3805]
INFO: [Synth 8-638] synthesizing module 'gtwizard_0_SCRAMBLER' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_scrambler.vhd:92]
	Parameter TX_DATA_WIDTH bound to: 64 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element poly_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_scrambler.vhd:116]
WARNING: [Synth 8-6014] Unused sequential element xorBit_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_scrambler.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element tempdata_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_scrambler.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_SCRAMBLER' (36#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_scrambler.vhd:92]
	Parameter SH_CNT_MAX bound to: 64 - type: integer 
	Parameter SH_INVALID_CNT_MAX bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_BLOCK_SYNC_SM' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_block_sync_sm.vhd:70' bound to instance 'block_sync_sm_3_i' of component 'gtwizard_0_BLOCK_SYNC_SM' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3822]
	Parameter RX_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_DESCRAMBLER' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_descrambler.vhd:72' bound to instance 'descrambler_3_i' of component 'gtwizard_0_DESCRAMBLER' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3843]
	Parameter TX_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'gtwizard_0_SCRAMBLER' declared at '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_scrambler.vhd:72' bound to instance 'scrambler_3_i' of component 'gtwizard_0_SCRAMBLER' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3860]
WARNING: [Synth 8-6014] Unused sequential element startup_reset_done_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2206]
WARNING: [Synth 8-6014] Unused sequential element drp_counter_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2470]
WARNING: [Synth 8-6014] Unused sequential element drp_clk_toggler_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2472]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gt0_frame_check_reset_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3202]
WARNING: [Synth 8-6014] Unused sequential element gt1_frame_check_reset_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3230]
WARNING: [Synth 8-6014] Unused sequential element gt1_inc_in_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3235]
WARNING: [Synth 8-6014] Unused sequential element gt2_frame_check_reset_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3259]
WARNING: [Synth 8-6014] Unused sequential element gt2_inc_in_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3264]
WARNING: [Synth 8-6014] Unused sequential element gt3_frame_check_reset_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3288]
WARNING: [Synth 8-6014] Unused sequential element gt3_inc_in_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3293]
WARNING: [Synth 8-6014] Unused sequential element gt0_txheader_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3335]
WARNING: [Synth 8-6014] Unused sequential element gt0_data_valid_out_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3349]
WARNING: [Synth 8-6014] Unused sequential element gt0_pause_data_valid_r_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3356]
WARNING: [Synth 8-6014] Unused sequential element gt0_data_valid_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3360]
WARNING: [Synth 8-6014] Unused sequential element gt0_txseq_counter_r_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3366]
WARNING: [Synth 8-6014] Unused sequential element gt0_txheader_r_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3382]
WARNING: [Synth 8-6014] Unused sequential element gt0_extend_reset_r_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3395]
WARNING: [Synth 8-6014] Unused sequential element gt1_txheader_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3415]
WARNING: [Synth 8-6014] Unused sequential element gt1_data_valid_out_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3429]
WARNING: [Synth 8-6014] Unused sequential element gt1_pause_data_valid_r_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3436]
WARNING: [Synth 8-6014] Unused sequential element gt1_data_valid_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3440]
WARNING: [Synth 8-6014] Unused sequential element gt1_txseq_counter_r_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3446]
WARNING: [Synth 8-6014] Unused sequential element gt1_txheader_r_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3462]
WARNING: [Synth 8-6014] Unused sequential element gt1_extend_reset_r_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3475]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_0_exdes' (37#1) [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:128]
WARNING: [Synth 8-3331] design gtwizard_0_BLOCK_SYNC_SM has unconnected port RXHEADER_IN[2]
WARNING: [Synth 8-3331] design gtwizard_0_GT_USRCLK_SOURCE has unconnected port GT1_TXOUTCLK_IN
WARNING: [Synth 8-3331] design gtwizard_0_GT_USRCLK_SOURCE has unconnected port GT1_TX_MMCM_RESET_IN
WARNING: [Synth 8-3331] design gtwizard_0_GT_USRCLK_SOURCE has unconnected port GT1_RXOUTCLK_IN
WARNING: [Synth 8-3331] design gtwizard_0_GT_USRCLK_SOURCE has unconnected port GT1_RX_MMCM_RESET_IN
WARNING: [Synth 8-3331] design gtwizard_0_GT_USRCLK_SOURCE has unconnected port GT2_TXOUTCLK_IN
WARNING: [Synth 8-3331] design gtwizard_0_GT_USRCLK_SOURCE has unconnected port GT2_TX_MMCM_RESET_IN
WARNING: [Synth 8-3331] design gtwizard_0_GT_USRCLK_SOURCE has unconnected port GT2_RXOUTCLK_IN
WARNING: [Synth 8-3331] design gtwizard_0_GT_USRCLK_SOURCE has unconnected port GT2_RX_MMCM_RESET_IN
WARNING: [Synth 8-3331] design gtwizard_0_GT_USRCLK_SOURCE has unconnected port GT3_TXOUTCLK_IN
WARNING: [Synth 8-3331] design gtwizard_0_GT_USRCLK_SOURCE has unconnected port GT3_TX_MMCM_RESET_IN
WARNING: [Synth 8-3331] design gtwizard_0_GT_USRCLK_SOURCE has unconnected port GT3_RXOUTCLK_IN
WARNING: [Synth 8-3331] design gtwizard_0_GT_USRCLK_SOURCE has unconnected port GT3_RX_MMCM_RESET_IN
WARNING: [Synth 8-3331] design peterson has unconnected port synd[27]
WARNING: [Synth 8-3331] design peterson has unconnected port synd[26]
WARNING: [Synth 8-3331] design peterson has unconnected port synd[25]
WARNING: [Synth 8-3331] design peterson has unconnected port synd[24]
WARNING: [Synth 8-3331] design peterson has unconnected port synd[23]
WARNING: [Synth 8-3331] design peterson has unconnected port synd[22]
WARNING: [Synth 8-3331] design peterson has unconnected port synd[21]
WARNING: [Synth 8-3331] design peterson has unconnected port synd[13]
WARNING: [Synth 8-3331] design peterson has unconnected port synd[12]
WARNING: [Synth 8-3331] design peterson has unconnected port synd[11]
WARNING: [Synth 8-3331] design peterson has unconnected port synd[10]
WARNING: [Synth 8-3331] design peterson has unconnected port synd[9]
WARNING: [Synth 8-3331] design peterson has unconnected port synd[8]
WARNING: [Synth 8-3331] design peterson has unconnected port synd[7]
WARNING: [Synth 8-3331] design TX_syncronizer has unconnected port enable_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1375.262 ; gain = 235.320 ; free physical = 1810 ; free virtual = 19611
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1375.262 ; gain = 235.320 ; free physical = 1833 ; free virtual = 19634
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/synth_1/.Xil/Vivado-615-freakuency-N550JK/dcp3/gtwizard_0_in_context.xdc] for cell 'gtwizard_0_support_i/gtwizard_0_init_i'
Finished Parsing XDC File [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/synth_1/.Xil/Vivado-615-freakuency-N550JK/dcp3/gtwizard_0_in_context.xdc] for cell 'gtwizard_0_support_i/gtwizard_0_init_i'
Parsing XDC File [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]
Finished Parsing XDC File [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/constrs_1/imports/example_design/gtwizard_0_exdes.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/gtwizard_0_exdes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/gtwizard_0_exdes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2100.539 ; gain = 0.000 ; free physical = 1134 ; free virtual = 18936
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2100.539 ; gain = 960.598 ; free physical = 1490 ; free virtual = 19291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2100.539 ; gain = 960.598 ; free physical = 1490 ; free virtual = 19291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for gtwizard_0_support_i/gtwizard_0_init_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:36 . Memory (MB): peak = 2100.539 ; gain = 960.598 ; free physical = 1489 ; free virtual = 19291
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "bit_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "curr_TX_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RX_complete" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bit_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_RX_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_RX_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/i2c_master.vhd:112]
INFO: [Synth 8-5544] ROM "sda_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "curr_state" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mux_rst_cnt" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element mux_rst_cnt_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/VC709_I2C_inits.vhd:249]
WARNING: [Synth 8-6014] Unused sequential element rom_cnt_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/data_generator.vhd:79]
INFO: [Synth 8-5546] ROM "buf_input_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bits_in_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'bits_in_buffer_reg' in module 'word_compressor_127IN_to_64OUT'
WARNING: [Synth 8-6014] Unused sequential element bits_in_buffer_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/word_compressor_127IN_to_64OUT.vhd:98]
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bits_in_buffer" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element words_in_A_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/compressor_buffer.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element words_in_B_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/compressor_buffer.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element output_counter_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/compressor_buffer.vhd:97]
INFO: [Synth 8-5546] ROM "SYNC_STATE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SYNC_STATE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "loop_cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element loop_cnt_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/TX_syncronizer.vhd:266]
INFO: [Synth 8-5546] ROM "sh_count_equals_max_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sh_invalid_cnt_equals_max_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sh_invalid_cnt_equals_zero_i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element sync_header_count_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/gtwizard_0_block_sync_sm_alt.vhd:184]
WARNING: [Synth 8-6014] Unused sequential element sync_header_invalid_count_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/gtwizard_0_block_sync_sm_alt.vhd:199]
INFO: [Synth 8-5546] ROM "SYNC_STATE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "SYNC_ref_cnt" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element SYNC_ref_cnt_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/RX_syncronizer.vhd:66]
INFO: [Synth 8-5546] ROM "bits_in_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'bits_in_buffer_reg' in module 'word_compressor_113IN_to_64OUT'
WARNING: [Synth 8-6014] Unused sequential element bits_in_buffer_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/word_compressor_113IN_to_64OUT.vhd:98]
INFO: [Synth 8-802] inferred FSM for state register 'FBERT_STATE_reg' in module 'FBERT'
WARNING: [Synth 8-6014] Unused sequential element FBERT_STATE_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/FBERT.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element init_wait_count_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/support/gtwizard_0_common_reset.vhd:116]
INFO: [Synth 8-5546] ROM "ROM" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element read_counter_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.vhd:163]
INFO: [Synth 8-5546] ROM "ROM" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element error_count_r_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:371]
WARNING: [Synth 8-6014] Unused sequential element link_ctr_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:396]
WARNING: [Synth 8-6014] Unused sequential element read_counter_i_reg_rep was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:437]
INFO: [Synth 8-5546] ROM "sh_count_equals_max_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sh_invalid_cnt_equals_max_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sh_invalid_cnt_equals_zero_i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element sync_header_count_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_block_sync_sm.vhd:185]
WARNING: [Synth 8-6014] Unused sequential element sync_header_invalid_count_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_block_sync_sm.vhd:200]
INFO: [Synth 8-5545] ROM "CURR_SERIAL_STATE" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CURR_SERIAL_STATE" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CURR_SERIAL_STATE" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CURR_SERIAL_STATE" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "READ_ALL_A2h_1_counter" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "fan_out" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element READ_ALL_A2h_1_counter_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:1937]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2449]
WARNING: [Synth 8-6014] Unused sequential element gt2_txseq_counter_r_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3526]
WARNING: [Synth 8-6014] Unused sequential element gt3_txseq_counter_r_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:3606]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/i2c_master.vhd:112]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/i2c_master.vhd:112]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                             0000 |                             0000
                   start |                             0001 |                             0001
                 command |                             0010 |                             0010
                slv_ack1 |                             0011 |                             0011
                      wr |                             0100 |                             0100
                slv_ack2 |                             0101 |                             0110
                      rd |                             0110 |                             0101
                mstr_ack |                             0111 |                             0111
                    stop |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'i2c_master'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/i2c_master.vhd:112]
WARNING: [Synth 8-6014] Unused sequential element bits_in_buffer_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/word_compressor_127IN_to_64OUT.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element bits_in_buffer_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/word_compressor_127IN_to_64OUT.vhd:98]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                         00000000 |                         00000000
                iSTATE62 |                         00000001 |                         00111111
               iSTATE125 |                         00000010 |                         01111110
                iSTATE61 |                         00000011 |                         00111110
               iSTATE124 |                         00000100 |                         01111101
                iSTATE60 |                         00000101 |                         00111101
               iSTATE123 |                         00000110 |                         01111100
                iSTATE59 |                         00000111 |                         00111100
               iSTATE122 |                         00001000 |                         01111011
                iSTATE58 |                         00001001 |                         00111011
               iSTATE121 |                         00001010 |                         01111010
                iSTATE57 |                         00001011 |                         00111010
               iSTATE120 |                         00001100 |                         01111001
                iSTATE56 |                         00001101 |                         00111001
               iSTATE119 |                         00001110 |                         01111000
                iSTATE55 |                         00001111 |                         00111000
               iSTATE118 |                         00010000 |                         01110111
                iSTATE54 |                         00010001 |                         00110111
               iSTATE117 |                         00010010 |                         01110110
                iSTATE53 |                         00010011 |                         00110110
               iSTATE116 |                         00010100 |                         01110101
                iSTATE52 |                         00010101 |                         00110101
               iSTATE115 |                         00010110 |                         01110100
                iSTATE51 |                         00010111 |                         00110100
               iSTATE114 |                         00011000 |                         01110011
                iSTATE50 |                         00011001 |                         00110011
               iSTATE113 |                         00011010 |                         01110010
                iSTATE49 |                         00011011 |                         00110010
               iSTATE112 |                         00011100 |                         01110001
                iSTATE48 |                         00011101 |                         00110001
               iSTATE111 |                         00011110 |                         01110000
                iSTATE47 |                         00011111 |                         00110000
               iSTATE110 |                         00100000 |                         01101111
                iSTATE46 |                         00100001 |                         00101111
               iSTATE109 |                         00100010 |                         01101110
                iSTATE45 |                         00100011 |                         00101110
               iSTATE108 |                         00100100 |                         01101101
                iSTATE44 |                         00100101 |                         00101101
               iSTATE107 |                         00100110 |                         01101100
                iSTATE43 |                         00100111 |                         00101100
               iSTATE106 |                         00101000 |                         01101011
                iSTATE42 |                         00101001 |                         00101011
               iSTATE105 |                         00101010 |                         01101010
                iSTATE41 |                         00101011 |                         00101010
               iSTATE104 |                         00101100 |                         01101001
                iSTATE40 |                         00101101 |                         00101001
               iSTATE103 |                         00101110 |                         01101000
                iSTATE39 |                         00101111 |                         00101000
               iSTATE102 |                         00110000 |                         01100111
                iSTATE38 |                         00110001 |                         00100111
               iSTATE101 |                         00110010 |                         01100110
                iSTATE37 |                         00110011 |                         00100110
               iSTATE100 |                         00110100 |                         01100101
                iSTATE36 |                         00110101 |                         00100101
                iSTATE99 |                         00110110 |                         01100100
                iSTATE35 |                         00110111 |                         00100100
                iSTATE98 |                         00111000 |                         01100011
                iSTATE34 |                         00111001 |                         00100011
                iSTATE97 |                         00111010 |                         01100010
                iSTATE33 |                         00111011 |                         00100010
                iSTATE96 |                         00111100 |                         01100001
                iSTATE32 |                         00111101 |                         00100001
                iSTATE95 |                         00111110 |                         01100000
                iSTATE31 |                         00111111 |                         00100000
                iSTATE94 |                         01000000 |                         01011111
                iSTATE30 |                         01000001 |                         00011111
                iSTATE93 |                         01000010 |                         01011110
                iSTATE29 |                         01000011 |                         00011110
                iSTATE92 |                         01000100 |                         01011101
                iSTATE28 |                         01000101 |                         00011101
                iSTATE91 |                         01000110 |                         01011100
                iSTATE27 |                         01000111 |                         00011100
                iSTATE90 |                         01001000 |                         01011011
                iSTATE26 |                         01001001 |                         00011011
                iSTATE89 |                         01001010 |                         01011010
                iSTATE25 |                         01001011 |                         00011010
                iSTATE88 |                         01001100 |                         01011001
                iSTATE24 |                         01001101 |                         00011001
                iSTATE87 |                         01001110 |                         01011000
                iSTATE23 |                         01001111 |                         00011000
                iSTATE86 |                         01010000 |                         01010111
                iSTATE22 |                         01010001 |                         00010111
                iSTATE85 |                         01010010 |                         01010110
                iSTATE21 |                         01010011 |                         00010110
                iSTATE84 |                         01010100 |                         01010101
                iSTATE20 |                         01010101 |                         00010101
                iSTATE83 |                         01010110 |                         01010100
                iSTATE19 |                         01010111 |                         00010100
                iSTATE82 |                         01011000 |                         01010011
                iSTATE18 |                         01011001 |                         00010011
                iSTATE81 |                         01011010 |                         01010010
                iSTATE17 |                         01011011 |                         00010010
                iSTATE80 |                         01011100 |                         01010001
                iSTATE16 |                         01011101 |                         00010001
                iSTATE79 |                         01011110 |                         01010000
                iSTATE15 |                         01011111 |                         00010000
                iSTATE78 |                         01100000 |                         01001111
                iSTATE14 |                         01100001 |                         00001111
                iSTATE77 |                         01100010 |                         01001110
                iSTATE13 |                         01100011 |                         00001110
                iSTATE76 |                         01100100 |                         01001101
                iSTATE12 |                         01100101 |                         00001101
                iSTATE75 |                         01100110 |                         01001100
                iSTATE11 |                         01100111 |                         00001100
                iSTATE74 |                         01101000 |                         01001011
                iSTATE10 |                         01101001 |                         00001011
                iSTATE73 |                         01101010 |                         01001010
                 iSTATE9 |                         01101011 |                         00001010
                iSTATE72 |                         01101100 |                         01001001
                 iSTATE8 |                         01101101 |                         00001001
                iSTATE71 |                         01101110 |                         01001000
                 iSTATE7 |                         01101111 |                         00001000
                iSTATE70 |                         01110000 |                         01000111
                 iSTATE6 |                         01110001 |                         00000111
                iSTATE69 |                         01110010 |                         01000110
                 iSTATE5 |                         01110011 |                         00000110
                iSTATE68 |                         01110100 |                         01000101
                 iSTATE4 |                         01110101 |                         00000101
                iSTATE67 |                         01110110 |                         01000100
                 iSTATE3 |                         01110111 |                         00000100
                iSTATE66 |                         01111000 |                         01000011
                 iSTATE2 |                         01111001 |                         00000011
                iSTATE65 |                         01111010 |                         01000010
                 iSTATE1 |                         01111011 |                         00000010
                iSTATE64 |                         01111100 |                         01000001
                 iSTATE0 |                         01111101 |                         00000001
                iSTATE63 |                         01111110 |                         01000000
               iSTATE126 |                         01111111 |                         01111111
               iSTATE189 |                         10000000 |                         10111110
               iSTATE252 |                         10000001 |                         11111101
               iSTATE188 |                         10000010 |                         10111101
               iSTATE251 |                         10000011 |                         11111100
               iSTATE187 |                         10000100 |                         10111100
               iSTATE250 |                         10000101 |                         11111011
               iSTATE186 |                         10000110 |                         10111011
               iSTATE249 |                         10000111 |                         11111010
               iSTATE185 |                         10001000 |                         10111010
               iSTATE248 |                         10001001 |                         11111001
               iSTATE184 |                         10001010 |                         10111001
               iSTATE247 |                         10001011 |                         11111000
               iSTATE183 |                         10001100 |                         10111000
               iSTATE246 |                         10001101 |                         11110111
               iSTATE182 |                         10001110 |                         10110111
               iSTATE245 |                         10001111 |                         11110110
               iSTATE181 |                         10010000 |                         10110110
               iSTATE244 |                         10010001 |                         11110101
               iSTATE180 |                         10010010 |                         10110101
               iSTATE243 |                         10010011 |                         11110100
               iSTATE179 |                         10010100 |                         10110100
               iSTATE242 |                         10010101 |                         11110011
               iSTATE178 |                         10010110 |                         10110011
               iSTATE241 |                         10010111 |                         11110010
               iSTATE177 |                         10011000 |                         10110010
               iSTATE240 |                         10011001 |                         11110001
               iSTATE176 |                         10011010 |                         10110001
               iSTATE239 |                         10011011 |                         11110000
               iSTATE175 |                         10011100 |                         10110000
               iSTATE238 |                         10011101 |                         11101111
               iSTATE174 |                         10011110 |                         10101111
               iSTATE237 |                         10011111 |                         11101110
               iSTATE173 |                         10100000 |                         10101110
               iSTATE236 |                         10100001 |                         11101101
               iSTATE172 |                         10100010 |                         10101101
               iSTATE235 |                         10100011 |                         11101100
               iSTATE171 |                         10100100 |                         10101100
               iSTATE234 |                         10100101 |                         11101011
               iSTATE170 |                         10100110 |                         10101011
               iSTATE233 |                         10100111 |                         11101010
               iSTATE169 |                         10101000 |                         10101010
               iSTATE232 |                         10101001 |                         11101001
               iSTATE168 |                         10101010 |                         10101001
               iSTATE231 |                         10101011 |                         11101000
               iSTATE167 |                         10101100 |                         10101000
               iSTATE230 |                         10101101 |                         11100111
               iSTATE166 |                         10101110 |                         10100111
               iSTATE229 |                         10101111 |                         11100110
               iSTATE165 |                         10110000 |                         10100110
               iSTATE228 |                         10110001 |                         11100101
               iSTATE164 |                         10110010 |                         10100101
               iSTATE227 |                         10110011 |                         11100100
               iSTATE163 |                         10110100 |                         10100100
               iSTATE226 |                         10110101 |                         11100011
               iSTATE162 |                         10110110 |                         10100011
               iSTATE225 |                         10110111 |                         11100010
               iSTATE161 |                         10111000 |                         10100010
               iSTATE224 |                         10111001 |                         11100001
               iSTATE160 |                         10111010 |                         10100001
               iSTATE223 |                         10111011 |                         11100000
               iSTATE159 |                         10111100 |                         10100000
               iSTATE222 |                         10111101 |                         11011111
               iSTATE158 |                         10111110 |                         10011111
               iSTATE221 |                         10111111 |                         11011110
               iSTATE157 |                         11000000 |                         10011110
               iSTATE220 |                         11000001 |                         11011101
               iSTATE156 |                         11000010 |                         10011101
               iSTATE219 |                         11000011 |                         11011100
               iSTATE155 |                         11000100 |                         10011100
               iSTATE218 |                         11000101 |                         11011011
               iSTATE154 |                         11000110 |                         10011011
               iSTATE217 |                         11000111 |                         11011010
               iSTATE153 |                         11001000 |                         10011010
               iSTATE216 |                         11001001 |                         11011001
               iSTATE152 |                         11001010 |                         10011001
               iSTATE215 |                         11001011 |                         11011000
               iSTATE151 |                         11001100 |                         10011000
               iSTATE214 |                         11001101 |                         11010111
               iSTATE150 |                         11001110 |                         10010111
               iSTATE213 |                         11001111 |                         11010110
               iSTATE149 |                         11010000 |                         10010110
               iSTATE212 |                         11010001 |                         11010101
               iSTATE148 |                         11010010 |                         10010101
               iSTATE211 |                         11010011 |                         11010100
               iSTATE147 |                         11010100 |                         10010100
               iSTATE210 |                         11010101 |                         11010011
               iSTATE146 |                         11010110 |                         10010011
               iSTATE209 |                         11010111 |                         11010010
               iSTATE145 |                         11011000 |                         10010010
               iSTATE208 |                         11011001 |                         11010001
               iSTATE144 |                         11011010 |                         10010001
               iSTATE207 |                         11011011 |                         11010000
               iSTATE143 |                         11011100 |                         10010000
               iSTATE206 |                         11011101 |                         11001111
               iSTATE142 |                         11011110 |                         10001111
               iSTATE205 |                         11011111 |                         11001110
               iSTATE141 |                         11100000 |                         10001110
               iSTATE204 |                         11100001 |                         11001101
               iSTATE140 |                         11100010 |                         10001101
               iSTATE203 |                         11100011 |                         11001100
               iSTATE139 |                         11100100 |                         10001100
               iSTATE202 |                         11100101 |                         11001011
               iSTATE138 |                         11100110 |                         10001011
               iSTATE201 |                         11100111 |                         11001010
               iSTATE137 |                         11101000 |                         10001010
               iSTATE200 |                         11101001 |                         11001001
               iSTATE136 |                         11101010 |                         10001001
               iSTATE199 |                         11101011 |                         11001000
               iSTATE135 |                         11101100 |                         10001000
               iSTATE198 |                         11101101 |                         11000111
               iSTATE134 |                         11101110 |                         10000111
               iSTATE197 |                         11101111 |                         11000110
               iSTATE133 |                         11110000 |                         10000110
               iSTATE196 |                         11110001 |                         11000101
               iSTATE132 |                         11110010 |                         10000101
               iSTATE195 |                         11110011 |                         11000100
               iSTATE131 |                         11110100 |                         10000100
               iSTATE194 |                         11110101 |                         11000011
               iSTATE130 |                         11110110 |                         10000011
               iSTATE193 |                         11110111 |                         11000010
               iSTATE129 |                         11111000 |                         10000010
               iSTATE192 |                         11111001 |                         11000001
               iSTATE128 |                         11111010 |                         10000001
               iSTATE191 |                         11111011 |                         11000000
               iSTATE127 |                         11111100 |                         10000000
               iSTATE190 |                         11111101 |                         10111111
               iSTATE253 |                         11111110 |                         11111110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bits_in_buffer_reg' using encoding 'sequential' in module 'word_compressor_127IN_to_64OUT'
WARNING: [Synth 8-6014] Unused sequential element bits_in_buffer_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/word_compressor_127IN_to_64OUT.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element bits_in_buffer_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/word_compressor_113IN_to_64OUT.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element bits_in_buffer_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/word_compressor_113IN_to_64OUT.vhd:98]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                         00000000 |                         00000000
                iSTATE48 |                         00000001 |                         00110001
                iSTATE97 |                         00000010 |                         01100010
                iSTATE33 |                         00000011 |                         00100010
                iSTATE82 |                         00000100 |                         01010011
                iSTATE18 |                         00000101 |                         00010011
                iSTATE67 |                         00000110 |                         01000100
                 iSTATE3 |                         00000111 |                         00000100
                iSTATE52 |                         00001000 |                         00110101
               iSTATE101 |                         00001001 |                         01100110
                iSTATE37 |                         00001010 |                         00100110
                iSTATE86 |                         00001011 |                         01010111
                iSTATE22 |                         00001100 |                         00010111
                iSTATE71 |                         00001101 |                         01001000
                 iSTATE7 |                         00001110 |                         00001000
                iSTATE56 |                         00001111 |                         00111001
               iSTATE105 |                         00010000 |                         01101010
                iSTATE41 |                         00010001 |                         00101010
                iSTATE90 |                         00010010 |                         01011011
                iSTATE26 |                         00010011 |                         00011011
                iSTATE75 |                         00010100 |                         01001100
                iSTATE11 |                         00010101 |                         00001100
                iSTATE60 |                         00010110 |                         00111101
               iSTATE109 |                         00010111 |                         01101110
                iSTATE45 |                         00011000 |                         00101110
                iSTATE94 |                         00011001 |                         01011111
                iSTATE30 |                         00011010 |                         00011111
                iSTATE79 |                         00011011 |                         01010000
                iSTATE15 |                         00011100 |                         00010000
                iSTATE64 |                         00011101 |                         01000001
                 iSTATE0 |                         00011110 |                         00000001
                iSTATE49 |                         00011111 |                         00110010
                iSTATE98 |                         00100000 |                         01100011
                iSTATE34 |                         00100001 |                         00100011
                iSTATE83 |                         00100010 |                         01010100
                iSTATE19 |                         00100011 |                         00010100
                iSTATE68 |                         00100100 |                         01000101
                 iSTATE4 |                         00100101 |                         00000101
                iSTATE53 |                         00100110 |                         00110110
               iSTATE102 |                         00100111 |                         01100111
                iSTATE38 |                         00101000 |                         00100111
                iSTATE87 |                         00101001 |                         01011000
                iSTATE23 |                         00101010 |                         00011000
                iSTATE72 |                         00101011 |                         01001001
                 iSTATE8 |                         00101100 |                         00001001
                iSTATE57 |                         00101101 |                         00111010
               iSTATE106 |                         00101110 |                         01101011
                iSTATE42 |                         00101111 |                         00101011
                iSTATE91 |                         00110000 |                         01011100
                iSTATE27 |                         00110001 |                         00011100
                iSTATE76 |                         00110010 |                         01001101
                iSTATE12 |                         00110011 |                         00001101
                iSTATE61 |                         00110100 |                         00111110
               iSTATE110 |                         00110101 |                         01101111
                iSTATE46 |                         00110110 |                         00101111
                iSTATE95 |                         00110111 |                         01100000
                iSTATE31 |                         00111000 |                         00100000
                iSTATE80 |                         00111001 |                         01010001
                iSTATE16 |                         00111010 |                         00010001
                iSTATE65 |                         00111011 |                         01000010
                 iSTATE1 |                         00111100 |                         00000010
                iSTATE50 |                         00111101 |                         00110011
                iSTATE99 |                         00111110 |                         01100100
                iSTATE35 |                         00111111 |                         00100100
                iSTATE84 |                         01000000 |                         01010101
                iSTATE20 |                         01000001 |                         00010101
                iSTATE69 |                         01000010 |                         01000110
                 iSTATE5 |                         01000011 |                         00000110
                iSTATE54 |                         01000100 |                         00110111
               iSTATE103 |                         01000101 |                         01101000
                iSTATE39 |                         01000110 |                         00101000
                iSTATE88 |                         01000111 |                         01011001
                iSTATE24 |                         01001000 |                         00011001
                iSTATE73 |                         01001001 |                         01001010
                 iSTATE9 |                         01001010 |                         00001010
                iSTATE58 |                         01001011 |                         00111011
               iSTATE107 |                         01001100 |                         01101100
                iSTATE43 |                         01001101 |                         00101100
                iSTATE92 |                         01001110 |                         01011101
                iSTATE28 |                         01001111 |                         00011101
                iSTATE77 |                         01010000 |                         01001110
                iSTATE13 |                         01010001 |                         00001110
                iSTATE62 |                         01010010 |                         00111111
               iSTATE111 |                         01010011 |                         01110000
                iSTATE47 |                         01010100 |                         00110000
                iSTATE96 |                         01010101 |                         01100001
                iSTATE32 |                         01010110 |                         00100001
                iSTATE81 |                         01010111 |                         01010010
                iSTATE17 |                         01011000 |                         00010010
                iSTATE66 |                         01011001 |                         01000011
                 iSTATE2 |                         01011010 |                         00000011
                iSTATE51 |                         01011011 |                         00110100
               iSTATE100 |                         01011100 |                         01100101
                iSTATE36 |                         01011101 |                         00100101
                iSTATE85 |                         01011110 |                         01010110
                iSTATE21 |                         01011111 |                         00010110
                iSTATE70 |                         01100000 |                         01000111
                 iSTATE6 |                         01100001 |                         00000111
                iSTATE55 |                         01100010 |                         00111000
               iSTATE104 |                         01100011 |                         01101001
                iSTATE40 |                         01100100 |                         00101001
                iSTATE89 |                         01100101 |                         01011010
                iSTATE25 |                         01100110 |                         00011010
                iSTATE74 |                         01100111 |                         01001011
                iSTATE10 |                         01101000 |                         00001011
                iSTATE59 |                         01101001 |                         00111100
               iSTATE108 |                         01101010 |                         01101101
                iSTATE44 |                         01101011 |                         00101101
                iSTATE93 |                         01101100 |                         01011110
                iSTATE29 |                         01101101 |                         00011110
                iSTATE78 |                         01101110 |                         01001111
                iSTATE14 |                         01101111 |                         00001111
                iSTATE63 |                         01110000 |                         01000000
               iSTATE112 |                         01110001 |                         01110001
               iSTATE161 |                         01110010 |                         10100010
               iSTATE210 |                         01110011 |                         11010011
               iSTATE146 |                         01110100 |                         10010011
               iSTATE195 |                         01110101 |                         11000100
               iSTATE131 |                         01110110 |                         10000100
               iSTATE180 |                         01110111 |                         10110101
               iSTATE116 |                         01111000 |                         01110101
               iSTATE165 |                         01111001 |                         10100110
               iSTATE214 |                         01111010 |                         11010111
               iSTATE150 |                         01111011 |                         10010111
               iSTATE199 |                         01111100 |                         11001000
               iSTATE135 |                         01111101 |                         10001000
               iSTATE184 |                         01111110 |                         10111001
               iSTATE120 |                         01111111 |                         01111001
               iSTATE169 |                         10000000 |                         10101010
               iSTATE218 |                         10000001 |                         11011011
               iSTATE154 |                         10000010 |                         10011011
               iSTATE203 |                         10000011 |                         11001100
               iSTATE139 |                         10000100 |                         10001100
               iSTATE188 |                         10000101 |                         10111101
               iSTATE124 |                         10000110 |                         01111101
               iSTATE173 |                         10000111 |                         10101110
               iSTATE222 |                         10001000 |                         11011111
               iSTATE158 |                         10001001 |                         10011111
               iSTATE207 |                         10001010 |                         11010000
               iSTATE143 |                         10001011 |                         10010000
               iSTATE192 |                         10001100 |                         11000001
               iSTATE128 |                         10001101 |                         10000001
               iSTATE177 |                         10001110 |                         10110010
               iSTATE113 |                         10001111 |                         01110010
               iSTATE162 |                         10010000 |                         10100011
               iSTATE211 |                         10010001 |                         11010100
               iSTATE147 |                         10010010 |                         10010100
               iSTATE196 |                         10010011 |                         11000101
               iSTATE132 |                         10010100 |                         10000101
               iSTATE181 |                         10010101 |                         10110110
               iSTATE117 |                         10010110 |                         01110110
               iSTATE166 |                         10010111 |                         10100111
               iSTATE215 |                         10011000 |                         11011000
               iSTATE151 |                         10011001 |                         10011000
               iSTATE200 |                         10011010 |                         11001001
               iSTATE136 |                         10011011 |                         10001001
               iSTATE185 |                         10011100 |                         10111010
               iSTATE121 |                         10011101 |                         01111010
               iSTATE170 |                         10011110 |                         10101011
               iSTATE219 |                         10011111 |                         11011100
               iSTATE155 |                         10100000 |                         10011100
               iSTATE204 |                         10100001 |                         11001101
               iSTATE140 |                         10100010 |                         10001101
               iSTATE189 |                         10100011 |                         10111110
               iSTATE125 |                         10100100 |                         01111110
               iSTATE174 |                         10100101 |                         10101111
               iSTATE223 |                         10100110 |                         11100000
               iSTATE159 |                         10100111 |                         10100000
               iSTATE208 |                         10101000 |                         11010001
               iSTATE144 |                         10101001 |                         10010001
               iSTATE193 |                         10101010 |                         11000010
               iSTATE129 |                         10101011 |                         10000010
               iSTATE178 |                         10101100 |                         10110011
               iSTATE114 |                         10101101 |                         01110011
               iSTATE163 |                         10101110 |                         10100100
               iSTATE212 |                         10101111 |                         11010101
               iSTATE148 |                         10110000 |                         10010101
               iSTATE197 |                         10110001 |                         11000110
               iSTATE133 |                         10110010 |                         10000110
               iSTATE182 |                         10110011 |                         10110111
               iSTATE118 |                         10110100 |                         01110111
               iSTATE167 |                         10110101 |                         10101000
               iSTATE216 |                         10110110 |                         11011001
               iSTATE152 |                         10110111 |                         10011001
               iSTATE201 |                         10111000 |                         11001010
               iSTATE137 |                         10111001 |                         10001010
               iSTATE186 |                         10111010 |                         10111011
               iSTATE122 |                         10111011 |                         01111011
               iSTATE171 |                         10111100 |                         10101100
               iSTATE220 |                         10111101 |                         11011101
               iSTATE156 |                         10111110 |                         10011101
               iSTATE205 |                         10111111 |                         11001110
               iSTATE141 |                         11000000 |                         10001110
               iSTATE190 |                         11000001 |                         10111111
               iSTATE126 |                         11000010 |                         01111111
               iSTATE175 |                         11000011 |                         10110000
               iSTATE224 |                         11000100 |                         11100001
               iSTATE160 |                         11000101 |                         10100001
               iSTATE209 |                         11000110 |                         11010010
               iSTATE145 |                         11000111 |                         10010010
               iSTATE194 |                         11001000 |                         11000011
               iSTATE130 |                         11001001 |                         10000011
               iSTATE179 |                         11001010 |                         10110100
               iSTATE115 |                         11001011 |                         01110100
               iSTATE164 |                         11001100 |                         10100101
               iSTATE213 |                         11001101 |                         11010110
               iSTATE149 |                         11001110 |                         10010110
               iSTATE198 |                         11001111 |                         11000111
               iSTATE134 |                         11010000 |                         10000111
               iSTATE183 |                         11010001 |                         10111000
               iSTATE119 |                         11010010 |                         01111000
               iSTATE168 |                         11010011 |                         10101001
               iSTATE217 |                         11010100 |                         11011010
               iSTATE153 |                         11010101 |                         10011010
               iSTATE202 |                         11010110 |                         11001011
               iSTATE138 |                         11010111 |                         10001011
               iSTATE187 |                         11011000 |                         10111100
               iSTATE123 |                         11011001 |                         01111100
               iSTATE172 |                         11011010 |                         10101101
               iSTATE221 |                         11011011 |                         11011110
               iSTATE157 |                         11011100 |                         10011110
               iSTATE206 |                         11011101 |                         11001111
               iSTATE142 |                         11011110 |                         10001111
               iSTATE191 |                         11011111 |                         11000000
               iSTATE127 |                         11100000 |                         10000000
               iSTATE176 |                         11100001 |                         10110001
               iSTATE225 |                         11100010 |                         11100010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bits_in_buffer_reg' using encoding 'sequential' in module 'word_compressor_113IN_to_64OUT'
WARNING: [Synth 8-6014] Unused sequential element bits_in_buffer_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/word_compressor_113IN_to_64OUT.vhd:98]
WARNING: [Synth 8-6014] Unused sequential element FBERT_STATE_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/FBERT.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element FBERT_STATE_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/FBERT.vhd:82]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 sync_rx |                              001 |                              001
               rx_synced |                              010 |                              010
     sync_ber_calculator |                              011 |                              011
               fbert_run |                              100 |                              100
               fbert_end |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'FBERT_STATE_reg' using encoding 'sequential' in module 'FBERT'
WARNING: [Synth 8-6014] Unused sequential element FBERT_STATE_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/FBERT.vhd:82]
WARNING: [Synth 8-327] inferring latch for variable 'LED_reg' [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_exdes.vhd:2164]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:22 ; elapsed = 00:01:21 . Memory (MB): peak = 3126.523 ; gain = 1986.582 ; free physical = 1483 ; free virtual = 19136
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |case__78__GD                        |           1|     64531|
|2     |case__80__GD                        |           1|     16271|
|3     |case__77__GD                        |           1|     64531|
|4     |fsm__1__GB3                         |           1|      2358|
|5     |word_compressor_127IN_to_64OUT__GC0 |           1|      1089|
|6     |case__151__GD                       |           1|     51077|
|7     |case__153__GD                       |           1|     14465|
|8     |case__150__GD                       |           1|     51077|
|9     |fsm__2__GB3                         |           1|      3825|
|10    |word_compressor_113IN_to_64OUT__GC0 |           1|      1005|
|11    |transceiver_module__GCBM0           |           1|     31118|
|12    |transceiver_module__GCBM1           |           1|     32764|
|13    |transceiver_module__GCBM2           |           1|     25355|
|14    |gtwizard_0_exdes__GC0               |           1|     14799|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 6     
	   2 Input     10 Bit       Adders := 11    
	   2 Input      9 Bit       Adders := 11    
	   2 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 29    
	   2 Input      3 Bit       Adders := 35    
+---XORs : 
	   2 Input    113 Bit         XORs := 2     
	   2 Input     64 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 2     
	   3 Input      7 Bit         XORs := 254   
	   2 Input      1 Bit         XORs := 578   
	  50 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 1546  
	  58 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 1542  
	  49 Input      1 Bit         XORs := 2     
	  11 Input      1 Bit         XORs := 2     
	  45 Input      1 Bit         XORs := 2     
	  20 Input      1 Bit         XORs := 2     
	  41 Input      1 Bit         XORs := 2     
	  42 Input      1 Bit         XORs := 2     
	  59 Input      1 Bit         XORs := 4     
	  21 Input      1 Bit         XORs := 2     
	  29 Input      1 Bit         XORs := 2     
	  31 Input      1 Bit         XORs := 2     
	  35 Input      1 Bit         XORs := 2     
	  54 Input      1 Bit         XORs := 4     
	  53 Input      1 Bit         XORs := 2     
	  18 Input      1 Bit         XORs := 2     
	  44 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 520   
	  16 Input      1 Bit         XORs := 8     
	  27 Input      1 Bit         XORs := 2     
	  55 Input      1 Bit         XORs := 4     
	  32 Input      1 Bit         XORs := 2     
	  62 Input      1 Bit         XORs := 4     
	  43 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 514   
	  61 Input      1 Bit         XORs := 4     
	  63 Input      1 Bit         XORs := 2     
	  46 Input      1 Bit         XORs := 2     
	  47 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 512   
	   8 Input      1 Bit         XORs := 1536  
+---Registers : 
	              127 Bit    Registers := 8     
	              126 Bit    Registers := 2     
	              113 Bit    Registers := 8     
	              112 Bit    Registers := 2     
	               80 Bit    Registers := 4     
	               64 Bit    Registers := 102   
	               58 Bit    Registers := 8     
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 14    
	               31 Bit    Registers := 5     
	               28 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 11    
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 22    
	                7 Bit    Registers := 15    
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 203   
+---Muxes : 
	 255 Input    254 Bit        Muxes := 4     
	   2 Input    254 Bit        Muxes := 2     
	 227 Input    226 Bit        Muxes := 4     
	   2 Input    226 Bit        Muxes := 2     
	  65 Input    127 Bit        Muxes := 2     
	  66 Input    126 Bit        Muxes := 2     
	   2 Input    126 Bit        Muxes := 8     
	  65 Input    126 Bit        Muxes := 2     
	  65 Input    113 Bit        Muxes := 2     
	   2 Input    112 Bit        Muxes := 8     
	  66 Input    112 Bit        Muxes := 2     
	  65 Input    112 Bit        Muxes := 2     
	 513 Input     80 Bit        Muxes := 4     
	 255 Input     64 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 10    
	 227 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 4     
	  19 Input     31 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 6     
	  21 Input     31 Bit        Muxes := 1     
	   4 Input     31 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	 384 Input      8 Bit        Muxes := 2     
	 341 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	   6 Input      8 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 2     
	  21 Input      8 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 1     
	  65 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 6     
	  51 Input      7 Bit        Muxes := 2     
	  20 Input      7 Bit        Muxes := 1     
	  65 Input      6 Bit        Muxes := 4     
	  19 Input      5 Bit        Muxes := 2     
	  24 Input      5 Bit        Muxes := 1     
	  21 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 16    
	  19 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 68    
	  21 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	 255 Input      1 Bit        Muxes := 6     
	 227 Input      1 Bit        Muxes := 6     
	  65 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 155   
	   4 Input      1 Bit        Muxes := 29    
	   6 Input      1 Bit        Muxes := 23    
	   5 Input      1 Bit        Muxes := 4     
	  51 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	  19 Input      1 Bit        Muxes := 12    
	  21 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gtwizard_0_exdes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               31 Bit    Registers := 4     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 6     
	  21 Input     31 Bit        Muxes := 1     
	   4 Input     31 Bit        Muxes := 1     
	  21 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  24 Input      5 Bit        Muxes := 1     
	  21 Input      5 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	  21 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module word_compressor_127IN_to_64OUT 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	 255 Input    254 Bit        Muxes := 2     
	   2 Input    254 Bit        Muxes := 1     
	 255 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 1     
	 384 Input      8 Bit        Muxes := 1     
	 255 Input      1 Bit        Muxes := 3     
Module word_compressor_113IN_to_64OUT 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	 227 Input    226 Bit        Muxes := 2     
	   2 Input    226 Bit        Muxes := 1     
	 227 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 1     
	 341 Input      8 Bit        Muxes := 1     
	 227 Input      1 Bit        Muxes := 3     
Module word_expander_64IN_to_127OUT 
Detailed RTL Component Info : 
+---Registers : 
	              127 Bit    Registers := 2     
	              126 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  65 Input    127 Bit        Muxes := 1     
	  66 Input    126 Bit        Muxes := 1     
	   2 Input    126 Bit        Muxes := 4     
	  65 Input    126 Bit        Muxes := 1     
	  65 Input      7 Bit        Muxes := 1     
	  65 Input      6 Bit        Muxes := 1     
	  65 Input      1 Bit        Muxes := 2     
Module synenc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	  50 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
	  49 Input      1 Bit         XORs := 1     
	  11 Input      1 Bit         XORs := 1     
	  45 Input      1 Bit         XORs := 1     
	  20 Input      1 Bit         XORs := 1     
	  41 Input      1 Bit         XORs := 1     
	  42 Input      1 Bit         XORs := 1     
	  59 Input      1 Bit         XORs := 1     
	  21 Input      1 Bit         XORs := 1     
	  29 Input      1 Bit         XORs := 1     
	  31 Input      1 Bit         XORs := 1     
	  35 Input      1 Bit         XORs := 1     
	  54 Input      1 Bit         XORs := 1     
	  53 Input      1 Bit         XORs := 1     
Module synenc_reg 
Detailed RTL Component Info : 
+---Registers : 
	              127 Bit    Registers := 1     
Module compressor_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 33    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 46    
Module gtwizard_0_SCRAMBLER_alt 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module TX_syncronizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module gtwizard_0_DESCRAMBLER_alt 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module RX_syncronizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module syncalc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 23    
	  18 Input      1 Bit         XORs := 1     
	  44 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 4     
	  16 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 4     
	  27 Input      1 Bit         XORs := 1     
	  55 Input      1 Bit         XORs := 2     
	  59 Input      1 Bit         XORs := 1     
	  32 Input      1 Bit         XORs := 1     
	  58 Input      1 Bit         XORs := 1     
	  62 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
	  43 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	  54 Input      1 Bit         XORs := 1     
	  61 Input      1 Bit         XORs := 2     
	  63 Input      1 Bit         XORs := 1     
	  46 Input      1 Bit         XORs := 1     
	  50 Input      1 Bit         XORs := 1     
	  47 Input      1 Bit         XORs := 1     
Module gfmul__255 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module peterson 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
Module gfmul__1 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__2 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__3 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__4 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__5 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__6 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__7 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__8 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__9 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__10 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__11 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__12 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__13 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__14 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__15 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__16 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__17 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__18 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__19 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__20 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__21 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__22 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__23 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__24 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__25 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__26 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__27 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__28 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__29 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__30 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__31 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__32 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__33 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__34 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__35 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__36 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__37 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__38 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__39 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__40 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__41 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__42 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__43 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__44 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__45 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__46 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__47 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__48 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__49 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__50 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__51 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__52 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__53 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__54 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__55 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__56 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__57 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__58 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__59 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__60 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__61 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__62 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__63 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__64 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__65 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__66 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__67 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__68 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__69 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__70 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__71 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__72 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__73 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__74 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__75 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__76 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__77 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__78 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__79 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__80 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__81 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__82 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__83 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__84 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__85 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__86 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__87 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__88 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__89 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__90 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__91 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__92 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__93 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__94 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__95 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__96 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__97 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__98 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__99 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__100 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__101 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__102 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__103 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__104 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__105 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__106 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__107 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__108 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__109 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__110 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__111 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__112 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__113 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__114 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__115 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__116 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__117 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__118 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__119 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__120 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__121 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__122 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__123 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__124 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__125 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__126 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__127 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__128 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__129 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__130 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__131 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__132 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__133 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__134 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__135 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__136 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__137 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__138 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__139 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__140 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__141 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__142 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__143 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__144 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__145 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__146 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__147 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__148 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__149 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__150 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__151 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__152 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__153 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__154 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__155 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__156 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__157 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__158 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__159 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__160 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__161 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__162 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__163 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__164 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__165 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__166 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__167 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__168 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__169 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__170 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__171 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__172 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__173 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__174 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__175 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__176 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__177 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__178 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__179 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__180 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__181 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__182 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__183 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__184 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__185 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__186 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__187 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__188 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__189 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__190 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__191 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__192 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__193 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__194 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__195 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__196 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__197 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__198 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__199 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__200 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__201 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__202 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__203 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__204 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__205 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__206 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__207 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__208 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__209 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__210 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__211 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__212 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__213 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__214 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__215 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__216 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__217 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__218 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__219 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__220 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__221 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__222 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__223 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__224 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__225 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__226 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__227 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__228 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__229 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__230 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__231 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__232 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__233 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__234 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__235 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__236 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__237 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__238 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__239 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__240 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__241 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__242 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__243 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__244 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__245 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__246 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__247 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__248 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__249 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__250 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__251 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__252 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__253 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module gfmul__254 
Detailed RTL Component Info : 
+---XORs : 
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module chien 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      7 Bit         XORs := 127   
Module bch_peterson 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    113 Bit         XORs := 1     
+---Registers : 
	              127 Bit    Registers := 1     
	              113 Bit    Registers := 2     
	               28 Bit    Registers := 1     
Module BER_circuit_64_bit_input 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 16    
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 32    
Module BER_calculator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module FBERT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 8     
Module gtwizard_0_BLOCK_SYNC_SM_alt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module exdes_TX_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module word_expander_64IN_to_113OUT 
Detailed RTL Component Info : 
+---Registers : 
	              113 Bit    Registers := 2     
	              112 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  65 Input    113 Bit        Muxes := 1     
	   2 Input    112 Bit        Muxes := 4     
	  66 Input    112 Bit        Muxes := 1     
	  65 Input    112 Bit        Muxes := 1     
	  51 Input      7 Bit        Muxes := 1     
	  65 Input      6 Bit        Muxes := 1     
	  51 Input      1 Bit        Muxes := 1     
	  65 Input      1 Bit        Muxes := 1     
Module data_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module transceiver_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module UART 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 2     
Module i2c_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	  19 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 4     
Module VC709_I2C_inits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  19 Input     31 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  20 Input      7 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 12    
Module gtwizard_0_common_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module gtwizard_0_GT_FRAME_GEN__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	 513 Input     80 Bit        Muxes := 1     
Module gtwizard_0_GT_FRAME_GEN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	 513 Input     80 Bit        Muxes := 1     
Module gtwizard_0_GT_FRAME_CHECK__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	 513 Input     80 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module gtwizard_0_GT_FRAME_CHECK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	 513 Input     80 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module gtwizard_0_BLOCK_SYNC_SM__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module gtwizard_0_DESCRAMBLER__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module gtwizard_0_SCRAMBLER__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module gtwizard_0_BLOCK_SYNC_SM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module gtwizard_0_DESCRAMBLER 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module gtwizard_0_SCRAMBLER 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element words_in_B_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/compressor_buffer.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element words_in_A_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/compressor_buffer.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element output_counter_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/compressor_buffer.vhd:97]
WARNING: [Synth 8-6014] Unused sequential element tx_TX_syncronizer/synq_rdy_r_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/TX_syncronizer.vhd:224]
WARNING: [Synth 8-6014] Unused sequential element tx_TX_syncronizer/synq_rdy_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/TX_syncronizer.vhd:216]
WARNING: [Synth 8-6014] Unused sequential element tx_TX_syncronizer/out_rdy_r_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/TX_syncronizer.vhd:228]
WARNING: [Synth 8-6014] Unused sequential element tx_TX_syncronizer/out_rdy_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/TX_syncronizer.vhd:220]
INFO: [Synth 8-5546] ROM "rx_RX_syncronizer/SYNC_STATE" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tx_TX_syncronizer/loop_cnt_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/TX_syncronizer.vhd:266]
WARNING: [Synth 8-6014] Unused sequential element rx_RX_syncronizer/SYNC_ref_cnt_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/RX_syncronizer.vhd:66]
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[13]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[50]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[51]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[12]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[11]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[52]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[31]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[32]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[49]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[14]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[9]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[54]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[29]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[34]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[47]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[16]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[7]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[56]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[27]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[36]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[45]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[18]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[5]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[58]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[25]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[38]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[43]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[20]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[3]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[60]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[23]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[40]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[41]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[22]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[1]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[62]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[21]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[42]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[39]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[24]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[57]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[6]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[19]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[44]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[37]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[26]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[55]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[8]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[17]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[46]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[35]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[28]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[53]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[10]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[15]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[48]'
INFO: [Synth 8-3886] merging instance 'tx_scrambler_comp/scrambler_reg[33]' (FDRE) to 'tx_scrambler_comp/SCRAMBLED_DATA_OUT_reg[30]'
WARNING: [Synth 8-3936] Found unconnected internal register 'synd_reg_reg' and it is trimmed from '28' to '21' bits. [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/bch_parts_gen_n127_k113/bch_peterson.vhd:46]
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[62]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[46]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[63]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[48]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[60]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[44]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[61]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[45]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[58]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[57]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[59]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[51]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[56]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[57]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[57]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[50]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[50]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[49]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[51]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[43]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[48]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[47]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[49]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[42]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[46]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[38]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[47]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[41]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[44]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[36]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[45]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[37]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[42]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[40]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[43]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[35]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[40]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[34]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[41]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[39]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[38]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[39]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[33]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[36]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[37]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[34]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[35]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[32]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[33]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[33]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[31]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[30]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[31]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[28]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[29]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[26]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[27]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[24]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[25]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[22]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[23]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[20]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[21]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[18]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[19]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[16]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[17]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[15]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[10]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[9]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[2]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[7]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_BER_calculator/BER_circuit_ref_in_i_reg[2] )
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_ref_in_i_reg[0]' (FDCE) to 'rx_BER_calculator/BER_circuit_ref_in_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[7]' (FDC) to 'rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[8]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[8]' (FDC) to 'rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[9]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[9]' (FDC) to 'rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[10]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[10]' (FDC) to 'rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[11]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[11]' (FDC) to 'rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[12]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[12]' (FDC) to 'rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[13]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[13]' (FDC) to 'rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[14]'
INFO: [Synth 8-3886] merging instance 'rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[14]' (FDC) to 'rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rx_BER_calculator/BER_circuit_64_bit_input_comp_0/errors_reg[15] )
INFO: [Synth 8-5546] ROM "rx_block_sync/sh_invalid_cnt_equals_zero_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_block_sync/sh_invalid_cnt_equals_max_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_block_sync/sh_count_equals_max_i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element rx_block_sync/sync_header_invalid_count_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/gtwizard_0_block_sync_sm_alt.vhd:199]
WARNING: [Synth 8-6014] Unused sequential element rx_block_sync/sync_header_count_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/gtwizard_0_block_sync_sm_alt.vhd:184]
WARNING: [Synth 8-6014] Unused sequential element tx_data_generator/rom_cnt_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/loopback_files/data_generator.vhd:79]
WARNING: [Synth 8-3917] design transceiver_module__GCBM2 has port TXSEQ[6] driven by constant 0
INFO: [Synth 8-3886] merging instance 'tx_data_generator/data_out_r_reg[0]' (FDCE) to 'tx_data_generator/data_out_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'tx_data_generator/data_out_r_reg[1]' (FDCE) to 'tx_data_generator/data_out_r_reg[7]'
INFO: [Synth 8-3886] merging instance 'tx_data_generator/data_out_r_reg[2]' (FDCE) to 'tx_data_generator/data_out_r_reg[9]'
INFO: [Synth 8-3886] merging instance 'tx_data_generator/data_out_r_reg[8]' (FDCE) to 'tx_data_generator/data_out_r_reg[17]'
INFO: [Synth 8-3886] merging instance 'tx_data_generator/data_out_r_reg[9]' (FDCE) to 'tx_data_generator/data_out_r_reg[10]'
INFO: [Synth 8-3886] merging instance 'tx_data_generator/data_out_r_reg[10]' (FDCE) to 'tx_data_generator/data_out_r_reg[15]'
INFO: [Synth 8-3886] merging instance 'tx_data_generator/data_out_r_reg[11]' (FDCE) to 'tx_data_generator/data_out_r_reg[19]'
INFO: [Synth 8-3886] merging instance 'tx_data_generator/data_out_r_reg[12]' (FDCE) to 'tx_data_generator/data_out_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'tx_data_generator/data_out_r_reg[13]' (FDCE) to 'tx_data_generator/data_out_r_reg[21]'
INFO: [Synth 8-3886] merging instance 'tx_data_generator/data_out_r_reg[14]' (FDCE) to 'tx_data_generator/data_out_r_reg[22]'
INFO: [Synth 8-3886] merging instance 'tx_data_generator/data_out_r_reg[15]' (FDCE) to 'tx_data_generator/data_out_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'tx_data_generator/data_out_r_reg[16]' (FDCE) to 'tx_data_generator/data_out_r_reg[18]'
INFO: [Synth 8-3886] merging instance 'tx_data_generator/data_out_r_reg[17]' (FDCE) to 'tx_data_generator/data_out_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'tx_data_generator/data_out_r_reg[18]' (FDCE) to 'tx_data_generator/data_out_r_reg[23]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_data_generator/data_out_r_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tx_data_generator/data_out_r_reg[63] )
WARNING: [Synth 8-3332] Sequential element (buf_input_r_reg[111]) is unused and will be removed from module word_expander_64IN_to_113OUT.
INFO: [Synth 8-5546] ROM "curr_RX_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "mux_rst_cnt" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "curr_state" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "rw" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "curr_state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element mux_rst_cnt_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/transceiver_files/VC709_I2C_inits.vhd:249]
WARNING: [Synth 8-6014] Unused sequential element read_counter_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.vhd:163]
WARNING: [Synth 8-6014] Unused sequential element read_counter_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_gen.vhd:163]
WARNING: [Synth 8-6014] Unused sequential element error_count_r_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:371]
WARNING: [Synth 8-6014] Unused sequential element link_ctr_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:396]
WARNING: [Synth 8-6014] Unused sequential element error_count_r_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:371]
WARNING: [Synth 8-6014] Unused sequential element link_ctr_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_gt_frame_check.vhd:396]
INFO: [Synth 8-5546] ROM "sh_invalid_cnt_equals_zero_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sh_invalid_cnt_equals_max_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sh_count_equals_max_i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element sync_header_invalid_count_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_block_sync_sm.vhd:200]
WARNING: [Synth 8-6014] Unused sequential element sync_header_count_i_reg was removed.  [/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.srcs/sources_1/imports/example_design/gtwizard_0_block_sync_sm.vhd:185]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "sh_invalid_cnt_equals_zero_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sh_invalid_cnt_equals_max_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sh_count_equals_max_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "fan_out" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CURR_SERIAL_STATE" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CURR_SERIAL_STATE" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "READ_ALL_A2h_1_counter" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CURR_SERIAL_STATE" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CURR_SERIAL_STATE" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design gtwizard_0_BLOCK_SYNC_SM has unconnected port RXHEADER_IN[2]
WARNING: [Synth 8-3331] design gtwizard_0_BLOCK_SYNC_SM__1 has unconnected port RXHEADER_IN[2]
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt2_frame_check/rx_data_ram_r_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2C_index_start_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gt2_frame_gen/tx_data_ram_r_reg[79] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\serial_header_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\serial_header_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I2C_comp/addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2C_comp/addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2C_comp/i_start_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I2C_comp/I2C_comp/addr_rw_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I2C_comp/I2C_comp/addr_rw_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:29 . Memory (MB): peak = 3130.441 ; gain = 1990.500 ; free physical = 1197 ; free virtual = 16561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------------+-----------------------+---------------+----------------+
|Module Name                  | RTL Object            | Depth x Width | Implemented As | 
+-----------------------------+-----------------------+---------------+----------------+
|VC709_I2C_inits              | read_done             | 32x1          | LUT            | 
|VC709_I2C_inits              | ena                   | 32x1          | LUT            | 
|VC709_I2C_inits              | data_wr               | 32x1          | LUT            | 
|VC709_I2C_inits              | SI5324_REG_INDEXES[0] | 64x8          | LUT            | 
|VC709_I2C_inits              | SI5324_REG_DATA[0]    | 64x8          | LUT            | 
|word_expander_64IN_to_113OUT | bits_in_buffer        | 128x7         | LUT            | 
|TX_syncronizer               | sync_vector_64[0]     | 128x64        | LUT            | 
|word_expander_64IN_to_127OUT | bits_in_buffer        | 128x7         | LUT            | 
|word_expander_64IN_to_127OUT | buf_input_r           | 128x126       | LUT            | 
|gtwizard_0_exdes             | I2C_start             | 32x1          | LUT            | 
|gtwizard_0_exdes             | TX_start              | 32x1          | LUT            | 
+-----------------------------+-----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |case__78__GD                           |           2|     45934|
|2     |case__80__GD                           |           2|      2415|
|3     |case__77__GD                           |           2|      1397|
|4     |fsm__1__GB3                            |           2|       113|
|5     |word_compressor_127IN_to_64OUT__GC0    |           2|      1215|
|6     |case__151__GD                          |           2|     38898|
|7     |case__153__GD                          |           2|      3402|
|8     |case__150__GD                          |           2|      1628|
|9     |fsm__2__GB3                            |           2|       399|
|10    |word_compressor_113IN_to_64OUT__GC0    |           1|       647|
|11    |transceiver_module__GCBM0              |           2|     10879|
|12    |transceiver_module__GCBM1              |           2|     10862|
|13    |transceiver_module__GCBM2              |           2|      3338|
|14    |gtwizard_0_exdes__GC0                  |           1|      5364|
|15    |word_compressor_113IN_to_64OUT__GC0__1 |           1|       647|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtwizard_0_support_i/gtwizard_0_init_i/gt0_rxoutclk_out' to pin 'gtwizard_0_support_i/gtwizard_0_init_i/bbstub_gt0_rxoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtwizard_0_support_i/gtwizard_0_init_i/gt0_rxoutclkfabric_out' to pin 'gtwizard_0_support_i/gtwizard_0_init_i/bbstub_gt0_rxoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtwizard_0_support_i/gtwizard_0_init_i/gt0_txoutclk_out' to pin 'gtwizard_0_support_i/gtwizard_0_init_i/bbstub_gt0_txoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtwizard_0_support_i/gtwizard_0_init_i/gt0_txoutclkfabric_out' to pin 'gtwizard_0_support_i/gtwizard_0_init_i/bbstub_gt0_txoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtwizard_0_support_i/gtwizard_0_init_i/gt1_rxoutclk_out' to pin 'gtwizard_0_support_i/gtwizard_0_init_i/bbstub_gt1_rxoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtwizard_0_support_i/gtwizard_0_init_i/gt1_rxoutclkfabric_out' to pin 'gtwizard_0_support_i/gtwizard_0_init_i/bbstub_gt1_rxoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtwizard_0_support_i/gtwizard_0_init_i/gt1_txoutclk_out' to pin 'gtwizard_0_support_i/gtwizard_0_init_i/bbstub_gt1_txoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtwizard_0_support_i/gtwizard_0_init_i/gt1_txoutclkfabric_out' to pin 'gtwizard_0_support_i/gtwizard_0_init_i/bbstub_gt1_txoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtwizard_0_support_i/gtwizard_0_init_i/gt2_rxoutclk_out' to pin 'gtwizard_0_support_i/gtwizard_0_init_i/bbstub_gt2_rxoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtwizard_0_support_i/gtwizard_0_init_i/gt2_rxoutclkfabric_out' to pin 'gtwizard_0_support_i/gtwizard_0_init_i/bbstub_gt2_rxoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtwizard_0_support_i/gtwizard_0_init_i/gt2_txoutclk_out' to pin 'gtwizard_0_support_i/gtwizard_0_init_i/bbstub_gt2_txoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtwizard_0_support_i/gtwizard_0_init_i/gt2_txoutclkfabric_out' to pin 'gtwizard_0_support_i/gtwizard_0_init_i/bbstub_gt2_txoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtwizard_0_support_i/gtwizard_0_init_i/gt3_rxoutclk_out' to pin 'gtwizard_0_support_i/gtwizard_0_init_i/bbstub_gt3_rxoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtwizard_0_support_i/gtwizard_0_init_i/gt3_rxoutclkfabric_out' to pin 'gtwizard_0_support_i/gtwizard_0_init_i/bbstub_gt3_rxoutclkfabric_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtwizard_0_support_i/gtwizard_0_init_i/gt3_txoutclk_out' to pin 'gtwizard_0_support_i/gtwizard_0_init_i/bbstub_gt3_txoutclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'gtwizard_0_support_i/gtwizard_0_init_i/gt3_txoutclkfabric_out' to pin 'gtwizard_0_support_i/gtwizard_0_init_i/bbstub_gt3_txoutclkfabric_out/O'
INFO: [Synth 8-5819] Moved 16 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:06 ; elapsed = 00:02:36 . Memory (MB): peak = 3130.441 ; gain = 1990.500 ; free physical = 1049 ; free virtual = 16433
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tm0i_5/\rx_FBERT/clock_max_reg[31] )
WARNING: [Synth 8-115] binding instance 'i_13' in module 'gtwizard_0_exdes' to reference 'gtwizard_0_exdes_GT4' which has no pins
WARNING: [Synth 8-115] binding instance 'i_14' in module 'gtwizard_0_exdes' to reference 'gtwizard_0_exdes_GT5' which has no pins
WARNING: [Synth 8-115] binding instance 'i_15' in module 'gtwizard_0_exdes' to reference 'gtwizard_0_exdes_GT6' which has no pins
WARNING: [Synth 8-115] binding instance 'i_16' in module 'gtwizard_0_exdes' to reference 'gtwizard_0_exdes_GT7' which has no pins
WARNING: [Synth 8-115] binding instance 'i_17' in module 'gtwizard_0_exdes' to reference 'gtwizard_0_exdes_GT8' which has no pins
WARNING: [Synth 8-115] binding instance 'i_18' in module 'gtwizard_0_exdes' to reference 'gtwizard_0_exdes_GT9' which has no pins
WARNING: [Synth 8-115] binding instance 'i_19' in module 'gtwizard_0_exdes' to reference 'gtwizard_0_exdes_GT10' which has no pins
WARNING: [Synth 8-115] binding instance 'i_20' in module 'gtwizard_0_exdes' to reference 'gtwizard_0_exdes_GT11' which has no pins
WARNING: [Synth 8-115] binding instance 'i_21' in module 'gtwizard_0_exdes' to reference 'gtwizard_0_exdes_GT12' which has no pins
WARNING: [Synth 8-115] binding instance 'i_22' in module 'gtwizard_0_exdes' to reference 'gtwizard_0_exdes_GT13' which has no pins
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:03:16 . Memory (MB): peak = 3130.441 ; gain = 1990.500 ; free physical = 996 ; free virtual = 16408
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |case__78__GD                           |           2|     16004|
|2     |case__80__GD                           |           2|      2415|
|3     |case__77__GD                           |           2|      1397|
|4     |fsm__1__GB3                            |           2|       113|
|5     |case__151__GD                          |           2|     15480|
|6     |case__153__GD                          |           2|      3402|
|7     |case__150__GD                          |           2|      1628|
|8     |fsm__2__GB3                            |           2|       399|
|9     |word_compressor_113IN_to_64OUT__GC0    |           1|       647|
|10    |word_compressor_113IN_to_64OUT__GC0__1 |           1|       647|
|11    |transceiver_module__GCBM1__1           |           1|      9562|
|12    |gtwizard_0_exdes_GT1                   |           1|         2|
|13    |gtwizard_0_exdes_GT3                   |           1|         2|
|14    |gtwizard_0_exdes_GT5__1                |           1|      1946|
|15    |gtwizard_0_exdes_GT6__1                |           1|       654|
|16    |gtwizard_0_exdes_GT7__1                |           1|         9|
|17    |gtwizard_0_exdes_GT8__1                |           1|         9|
|18    |gtwizard_0_exdes_GT0                   |           1|     43782|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'gtwizard_0_support_i/q3_clk1_refclk_i_IBUFDS_GTE2_GENERATED'
WARNING: [Synth 8-565] redefining clock 'gtwizard_0_support_i/q3_clk1_refclk_i_IBUFDS_GTE2_GENERATED'
WARNING: [Synth 8-565] redefining clock 'gtwizard_0_support_i/q3_clk1_refclk_i_IBUFDS_GTE2_GENERATED'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:00 ; elapsed = 00:03:39 . Memory (MB): peak = 3138.445 ; gain = 1998.504 ; free physical = 588 ; free virtual = 16016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |case__78__GD         |           2|      7276|
|2     |case__151__GD        |           2|      7286|
|3     |gtwizard_0_exdes_GT0 |           1|     21495|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin gt_txfsmresetdone_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt_txfsmresetdone_r2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxfsmresetdone_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt0_rxfsmresetdone_r2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt1_rxfsmresetdone_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt1_rxfsmresetdone_r2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt2_rxfsmresetdone_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt2_rxfsmresetdone_r2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt3_rxfsmresetdone_r_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin gt3_rxfsmresetdone_r2_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:07 ; elapsed = 00:03:47 . Memory (MB): peak = 3138.445 ; gain = 1998.504 ; free physical = 609 ; free virtual = 16038
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:08 ; elapsed = 00:03:47 . Memory (MB): peak = 3138.445 ; gain = 1998.504 ; free physical = 609 ; free virtual = 16038
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:14 ; elapsed = 00:03:53 . Memory (MB): peak = 3138.445 ; gain = 1998.504 ; free physical = 612 ; free virtual = 16041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:14 ; elapsed = 00:03:53 . Memory (MB): peak = 3138.445 ; gain = 1998.504 ; free physical = 612 ; free virtual = 16041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:16 ; elapsed = 00:03:55 . Memory (MB): peak = 3138.445 ; gain = 1998.504 ; free physical = 611 ; free virtual = 16040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:16 ; elapsed = 00:03:55 . Memory (MB): peak = 3138.445 ; gain = 1998.504 ; free physical = 611 ; free virtual = 16041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gtwizard_0_exdes | tm0/rx_BER_calculator/BER_circuit_64_bit_input_comp_0/out_rdy_reg | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------+-------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |gtwizard_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |gtwizard_0_bbox |     1|
|2     |BUFG            |     7|
|3     |CARRY4          |   147|
|4     |GTHE2_COMMON    |     1|
|5     |IBUFDS_GTE2     |     1|
|6     |LUT1            |   419|
|7     |LUT2            |  1031|
|8     |LUT3            |  3360|
|9     |LUT4            |  2373|
|10    |LUT5            | 15835|
|11    |LUT6            | 19969|
|12    |MMCME2_ADV      |     2|
|13    |MUXF7           |  6347|
|14    |MUXF8           |  2200|
|15    |SRL16E          |     1|
|16    |FDCE            |  8362|
|17    |FDPE            |    14|
|18    |FDRE            |  2645|
|19    |FDSE            |   239|
|20    |LD              |     8|
|21    |IBUF            |    21|
|22    |IBUFDS          |     1|
|23    |IOBUF           |     2|
|24    |OBUF            |    24|
+------+----------------+------+

Report Instance Areas: 
+------+--------------------------------------+----------------------------------+------+
|      |Instance                              |Module                            |Cells |
+------+--------------------------------------+----------------------------------+------+
|1     |top                                   |                                  | 63522|
|2     |  I2C_comp                            |VC709_I2C_inits                   |   493|
|3     |    I2C_comp                          |i2c_master                        |   165|
|4     |  UART_comp                           |UART                              |    44|
|5     |  block_sync_sm_2_i                   |gtwizard_0_BLOCK_SYNC_SM          |   102|
|6     |  block_sync_sm_3_i                   |gtwizard_0_BLOCK_SYNC_SM_0        |   102|
|7     |  descrambler_2_i                     |gtwizard_0_DESCRAMBLER            |   179|
|8     |  descrambler_3_i                     |gtwizard_0_DESCRAMBLER_1          |   179|
|9     |  gt2_frame_check                     |gtwizard_0_GT_FRAME_CHECK         |   261|
|10    |  gt2_frame_gen                       |gtwizard_0_GT_FRAME_GEN           |    55|
|11    |  gt3_frame_check                     |gtwizard_0_GT_FRAME_CHECK_2       |   261|
|12    |  gt3_frame_gen                       |gtwizard_0_GT_FRAME_GEN_3         |    55|
|13    |  gtwizard_0_support_i                |gtwizard_0_support                |   713|
|14    |    common0_i                         |gtwizard_0_common                 |     1|
|15    |    common_reset_i                    |gtwizard_0_common_reset           |    29|
|16    |    gt_usrclk_source                  |gtwizard_0_GT_USRCLK_SOURCE       |     9|
|17    |      rxoutclk_mmcm1_i                |gtwizard_0_CLOCK_MODULE           |     4|
|18    |      txoutclk_mmcm0_i                |gtwizard_0_CLOCK_MODULE_27        |     4|
|19    |  scrambler_2_i                       |gtwizard_0_SCRAMBLER              |   153|
|20    |  scrambler_3_i                       |gtwizard_0_SCRAMBLER_4            |   153|
|21    |  tm0                                 |transceiver_module                | 30302|
|22    |    rx_BER_calculator                 |BER_calculator                    |   606|
|23    |      BER_circuit_64_bit_input_comp_0 |BER_circuit_64_bit_input          |   504|
|24    |    rx_FBERT                          |FBERT_8                           |   313|
|25    |    rx_RX_syncronizer                 |RX_syncronizer_9                  |    38|
|26    |    rx_bch_peterson                   |bch_peterson_10                   |  4259|
|27    |      chi                             |chien_23                          |     3|
|28    |        mulc_2_62                     |gfmul_25                          |     1|
|29    |        mulc_2_82                     |gfmul_26                          |     2|
|30    |      synd                            |syncalc_24                        |   176|
|31    |    rx_block_sync                     |gtwizard_0_BLOCK_SYNC_SM_alt_11   |   103|
|32    |    rx_descrambler                    |gtwizard_0_DESCRAMBLER_alt_12     |  1051|
|33    |    rx_word_compressor                |word_compressor_113IN_to_64OUT_13 |  7698|
|34    |    rx_word_expander                  |word_expander_64IN_to_127OUT_14   |  1221|
|35    |    tx_64b66b_logic                   |exdes_TX_logic_15                 |    37|
|36    |    tx_TX_syncronizer                 |TX_syncronizer_16                 |   379|
|37    |    tx_compressor_buffer              |compressor_buffer_17              |  3120|
|38    |    tx_data_generator                 |data_generator_18                 |   483|
|39    |    tx_scrambler_comp                 |gtwizard_0_SCRAMBLER_alt_19       |   151|
|40    |    tx_synenc_reg                     |synenc_reg_20                     |  1610|
|41    |    tx_word_compressor                |word_compressor_127IN_to_64OUT_21 |  7937|
|42    |    tx_word_expander                  |word_expander_64IN_to_113OUT_22   |  1217|
|43    |  tm1                                 |transceiver_module_5              | 29674|
|44    |    rx_FBERT                          |FBERT                             |   148|
|45    |    rx_RX_syncronizer                 |RX_syncronizer                    |    24|
|46    |    rx_bch_peterson                   |bch_peterson                      |  4418|
|47    |      chi                             |chien                             |     4|
|48    |        mulc_2_62                     |gfmul                             |     1|
|49    |        mulc_2_82                     |gfmul_6                           |     2|
|50    |        mulc_3_41                     |gfmul_7                           |     1|
|51    |      synd                            |syncalc                           |   177|
|52    |    rx_block_sync                     |gtwizard_0_BLOCK_SYNC_SM_alt      |   103|
|53    |    rx_descrambler                    |gtwizard_0_DESCRAMBLER_alt        |  1051|
|54    |    rx_word_compressor                |word_compressor_113IN_to_64OUT    |  7697|
|55    |    rx_word_expander                  |word_expander_64IN_to_127OUT      |  1221|
|56    |    tx_64b66b_logic                   |exdes_TX_logic                    |    37|
|57    |    tx_TX_syncronizer                 |TX_syncronizer                    |   379|
|58    |    tx_compressor_buffer              |compressor_buffer                 |  3120|
|59    |    tx_data_generator                 |data_generator                    |   483|
|60    |    tx_scrambler_comp                 |gtwizard_0_SCRAMBLER_alt          |   151|
|61    |    tx_synenc_reg                     |synenc_reg                        |  1610|
|62    |    tx_word_compressor                |word_compressor_127IN_to_64OUT    |  7937|
|63    |    tx_word_expander                  |word_expander_64IN_to_113OUT      |  1217|
+------+--------------------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:16 ; elapsed = 00:03:55 . Memory (MB): peak = 3138.445 ; gain = 1998.504 ; free physical = 611 ; free virtual = 16041
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 83 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:49 ; elapsed = 00:03:33 . Memory (MB): peak = 3138.445 ; gain = 1273.227 ; free physical = 3611 ; free virtual = 19053
Synthesis Optimization Complete : Time (s): cpu = 00:03:16 ; elapsed = 00:03:57 . Memory (MB): peak = 3138.445 ; gain = 1998.504 ; free physical = 3633 ; free virtual = 19053
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 8 instances

494 Infos, 157 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:25 ; elapsed = 00:04:06 . Memory (MB): peak = 3182.551 ; gain = 2093.039 ; free physical = 3649 ; free virtual = 19073
INFO: [Common 17-1381] The checkpoint '/home/freakuency/Vivado/April/VC709_transceiver_k113_n127_t2/gtwizard_0_example/gtwizard_0_example.runs/synth_1/gtwizard_0_exdes.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3206.566 ; gain = 24.016 ; free physical = 3645 ; free virtual = 19075
report_utilization: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3206.566 ; gain = 0.000 ; free physical = 3636 ; free virtual = 19075
INFO: [Common 17-206] Exiting Vivado at Tue Jun 20 13:11:29 2017...
