
NHIET_DO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000055f0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003cc  08005700  08005700  00006700  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005acc  08005acc  000071d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005acc  08005acc  00006acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005ad4  08005ad4  000071d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ad4  08005ad4  00006ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005ad8  08005ad8  00006ad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08005adc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  200001d4  08005cb0  000071d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000038c  08005cb0  0000738c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000071d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007f7c  00000000  00000000  000071fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017bc  00000000  00000000  0000f179  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a80  00000000  00000000  00010938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000080b  00000000  00000000  000113b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017f40  00000000  00000000  00011bc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ace1  00000000  00000000  00029b03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089c6d  00000000  00000000  000347e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000be451  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003cd4  00000000  00000000  000be494  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000c2168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	080056e8 	.word	0x080056e8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	080056e8 	.word	0x080056e8

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <LCD_Enable>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//--------------------LCD----------------------LCD--------------------LCD--------------------
void LCD_Enable(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
   HAL_GPIO_WritePin(LCD_Port, E_Pin, GPIO_PIN_SET);
 8000ca8:	2201      	movs	r2, #1
 8000caa:	2104      	movs	r1, #4
 8000cac:	4807      	ldr	r0, [pc, #28]	@ (8000ccc <LCD_Enable+0x28>)
 8000cae:	f001 f808 	bl	8001cc2 <HAL_GPIO_WritePin>
   HAL_Delay(1);
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	f000 fd62 	bl	800177c <HAL_Delay>
   HAL_GPIO_WritePin(LCD_Port, E_Pin, GPIO_PIN_RESET);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	2104      	movs	r1, #4
 8000cbc:	4803      	ldr	r0, [pc, #12]	@ (8000ccc <LCD_Enable+0x28>)
 8000cbe:	f001 f800 	bl	8001cc2 <HAL_GPIO_WritePin>
   HAL_Delay(1);
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	f000 fd5a 	bl	800177c <HAL_Delay>
}
 8000cc8:	bf00      	nop
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	40010800 	.word	0x40010800

08000cd0 <LCD_Send4Bits>:
void LCD_Send4Bits(uint8_t data)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	71fb      	strb	r3, [r7, #7]
   HAL_GPIO_WritePin(LCD_Port, D4_Pin, (data & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000cda:	79fb      	ldrb	r3, [r7, #7]
 8000cdc:	f003 0301 	and.w	r3, r3, #1
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	461a      	mov	r2, r3
 8000ce4:	2110      	movs	r1, #16
 8000ce6:	4815      	ldr	r0, [pc, #84]	@ (8000d3c <LCD_Send4Bits+0x6c>)
 8000ce8:	f000 ffeb 	bl	8001cc2 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(LCD_Port, D5_Pin, (data & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000cec:	79fb      	ldrb	r3, [r7, #7]
 8000cee:	105b      	asrs	r3, r3, #1
 8000cf0:	b2db      	uxtb	r3, r3
 8000cf2:	f003 0301 	and.w	r3, r3, #1
 8000cf6:	b2db      	uxtb	r3, r3
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	2120      	movs	r1, #32
 8000cfc:	480f      	ldr	r0, [pc, #60]	@ (8000d3c <LCD_Send4Bits+0x6c>)
 8000cfe:	f000 ffe0 	bl	8001cc2 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(LCD_Port, D6_Pin, (data & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000d02:	79fb      	ldrb	r3, [r7, #7]
 8000d04:	109b      	asrs	r3, r3, #2
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	f003 0301 	and.w	r3, r3, #1
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	461a      	mov	r2, r3
 8000d10:	2140      	movs	r1, #64	@ 0x40
 8000d12:	480a      	ldr	r0, [pc, #40]	@ (8000d3c <LCD_Send4Bits+0x6c>)
 8000d14:	f000 ffd5 	bl	8001cc2 <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(LCD_Port, D7_Pin, (data & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000d18:	79fb      	ldrb	r3, [r7, #7]
 8000d1a:	10db      	asrs	r3, r3, #3
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	f003 0301 	and.w	r3, r3, #1
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	461a      	mov	r2, r3
 8000d26:	2180      	movs	r1, #128	@ 0x80
 8000d28:	4804      	ldr	r0, [pc, #16]	@ (8000d3c <LCD_Send4Bits+0x6c>)
 8000d2a:	f000 ffca 	bl	8001cc2 <HAL_GPIO_WritePin>
   LCD_Enable();
 8000d2e:	f7ff ffb9 	bl	8000ca4 <LCD_Enable>
}
 8000d32:	bf00      	nop
 8000d34:	3708      	adds	r7, #8
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	40010800 	.word	0x40010800

08000d40 <LCD_SendCmd>:
void LCD_SendCmd(uint8_t cmd)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	4603      	mov	r3, r0
 8000d48:	71fb      	strb	r3, [r7, #7]
   HAL_GPIO_WritePin(LCD_Port, RS_Pin, GPIO_PIN_RESET);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	2102      	movs	r1, #2
 8000d4e:	480a      	ldr	r0, [pc, #40]	@ (8000d78 <LCD_SendCmd+0x38>)
 8000d50:	f000 ffb7 	bl	8001cc2 <HAL_GPIO_WritePin>
   LCD_Send4Bits(cmd >> 4);
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	091b      	lsrs	r3, r3, #4
 8000d58:	b2db      	uxtb	r3, r3
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f7ff ffb8 	bl	8000cd0 <LCD_Send4Bits>
   LCD_Send4Bits(cmd & 0x0F);
 8000d60:	79fb      	ldrb	r3, [r7, #7]
 8000d62:	f003 030f 	and.w	r3, r3, #15
 8000d66:	b2db      	uxtb	r3, r3
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f7ff ffb1 	bl	8000cd0 <LCD_Send4Bits>
}
 8000d6e:	bf00      	nop
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	40010800 	.word	0x40010800

08000d7c <LCD_MoveCursor>:
void LCD_MoveCursor(uint8_t row, uint8_t col)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b084      	sub	sp, #16
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	460a      	mov	r2, r1
 8000d86:	71fb      	strb	r3, [r7, #7]
 8000d88:	4613      	mov	r3, r2
 8000d8a:	71bb      	strb	r3, [r7, #6]
	uint8_t address = (row == 0) ? (0x80 + col) : (0xC0 + col);
 8000d8c:	79fb      	ldrb	r3, [r7, #7]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d103      	bne.n	8000d9a <LCD_MoveCursor+0x1e>
 8000d92:	79bb      	ldrb	r3, [r7, #6]
 8000d94:	3b80      	subs	r3, #128	@ 0x80
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	e002      	b.n	8000da0 <LCD_MoveCursor+0x24>
 8000d9a:	79bb      	ldrb	r3, [r7, #6]
 8000d9c:	3b40      	subs	r3, #64	@ 0x40
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	73fb      	strb	r3, [r7, #15]
	LCD_SendCmd(address);
 8000da2:	7bfb      	ldrb	r3, [r7, #15]
 8000da4:	4618      	mov	r0, r3
 8000da6:	f7ff ffcb 	bl	8000d40 <LCD_SendCmd>
}
 8000daa:	bf00      	nop
 8000dac:	3710      	adds	r7, #16
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
	...

08000db4 <LCD_SendChar>:
void LCD_SendChar(uint8_t data) {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	4603      	mov	r3, r0
 8000dbc:	71fb      	strb	r3, [r7, #7]
   HAL_GPIO_WritePin(LCD_Port, RS_Pin, GPIO_PIN_SET); // Đặt chân RS lên 1 để gửi dữ liệu
 8000dbe:	2201      	movs	r2, #1
 8000dc0:	2102      	movs	r1, #2
 8000dc2:	480a      	ldr	r0, [pc, #40]	@ (8000dec <LCD_SendChar+0x38>)
 8000dc4:	f000 ff7d 	bl	8001cc2 <HAL_GPIO_WritePin>
   LCD_Send4Bits(data >> 4);                          // Gửi 4 bit cao
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	091b      	lsrs	r3, r3, #4
 8000dcc:	b2db      	uxtb	r3, r3
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f7ff ff7e 	bl	8000cd0 <LCD_Send4Bits>
   LCD_Send4Bits(data & 0x0F);                        // Gửi 4 bit thấp
 8000dd4:	79fb      	ldrb	r3, [r7, #7]
 8000dd6:	f003 030f 	and.w	r3, r3, #15
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f7ff ff77 	bl	8000cd0 <LCD_Send4Bits>
}
 8000de2:	bf00      	nop
 8000de4:	3708      	adds	r7, #8
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	40010800 	.word	0x40010800

08000df0 <LCD_Init>:
void LCD_Init(void) {
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
   HAL_Delay(20);      // đợi ổn định sau khi cấp nguồn
 8000df4:	2014      	movs	r0, #20
 8000df6:	f000 fcc1 	bl	800177c <HAL_Delay>
   // Gửi 0x03 (nibble) 3 lần để đảm bảo LCD về chế độ 8-bit (theo datasheet)
   HAL_GPIO_WritePin(LCD_Port, RS_Pin, GPIO_PIN_RESET);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2102      	movs	r1, #2
 8000dfe:	481a      	ldr	r0, [pc, #104]	@ (8000e68 <LCD_Init+0x78>)
 8000e00:	f000 ff5f 	bl	8001cc2 <HAL_GPIO_WritePin>
   LCD_Send4Bits(0x03);
 8000e04:	2003      	movs	r0, #3
 8000e06:	f7ff ff63 	bl	8000cd0 <LCD_Send4Bits>
   HAL_Delay(5);
 8000e0a:	2005      	movs	r0, #5
 8000e0c:	f000 fcb6 	bl	800177c <HAL_Delay>
   LCD_Send4Bits(0x03);
 8000e10:	2003      	movs	r0, #3
 8000e12:	f7ff ff5d 	bl	8000cd0 <LCD_Send4Bits>
   HAL_Delay(5);
 8000e16:	2005      	movs	r0, #5
 8000e18:	f000 fcb0 	bl	800177c <HAL_Delay>
   LCD_Send4Bits(0x03);
 8000e1c:	2003      	movs	r0, #3
 8000e1e:	f7ff ff57 	bl	8000cd0 <LCD_Send4Bits>
   HAL_Delay(1);
 8000e22:	2001      	movs	r0, #1
 8000e24:	f000 fcaa 	bl	800177c <HAL_Delay>
   // Gửi 0x02 để chuyển sang chế độ 4-bit
   LCD_Send4Bits(0x02);
 8000e28:	2002      	movs	r0, #2
 8000e2a:	f7ff ff51 	bl	8000cd0 <LCD_Send4Bits>
   HAL_Delay(1);
 8000e2e:	2001      	movs	r0, #1
 8000e30:	f000 fca4 	bl	800177c <HAL_Delay>
   // Bây giờ LCD ở chế độ 4-bit, gửi các lệnh chuẩn
   LCD_SendCmd(0x28);  // Function set: 4-bit, 2 line, 5x8 dots
 8000e34:	2028      	movs	r0, #40	@ 0x28
 8000e36:	f7ff ff83 	bl	8000d40 <LCD_SendCmd>
   HAL_Delay(1);
 8000e3a:	2001      	movs	r0, #1
 8000e3c:	f000 fc9e 	bl	800177c <HAL_Delay>
   LCD_SendCmd(0x0C);  // Display ON, cursor off, blink off
 8000e40:	200c      	movs	r0, #12
 8000e42:	f7ff ff7d 	bl	8000d40 <LCD_SendCmd>
   HAL_Delay(1);
 8000e46:	2001      	movs	r0, #1
 8000e48:	f000 fc98 	bl	800177c <HAL_Delay>
   LCD_SendCmd(0x01);  // Clear display
 8000e4c:	2001      	movs	r0, #1
 8000e4e:	f7ff ff77 	bl	8000d40 <LCD_SendCmd>
   HAL_Delay(2);       // Clear cần thời gian lâu hơn
 8000e52:	2002      	movs	r0, #2
 8000e54:	f000 fc92 	bl	800177c <HAL_Delay>
   // (tùy chọn) Entry mode
   LCD_SendCmd(0x06);  // Entry mode: cursor moves right
 8000e58:	2006      	movs	r0, #6
 8000e5a:	f7ff ff71 	bl	8000d40 <LCD_SendCmd>
   HAL_Delay(1);
 8000e5e:	2001      	movs	r0, #1
 8000e60:	f000 fc8c 	bl	800177c <HAL_Delay>
}
 8000e64:	bf00      	nop
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	40010800 	.word	0x40010800

08000e6c <LCD_Puts>:
void LCD_Puts(char* str)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
   while (*str) {                              // Trong khi chuỗi chưa kết thúc (ký tự '\0')
 8000e74:	e007      	b.n	8000e86 <LCD_Puts+0x1a>
       LCD_SendChar((uint8_t)(*str));          // Gửi ký tự hiện tại lên LCD
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f7ff ff9a 	bl	8000db4 <LCD_SendChar>
       str++;                                  // Di chuyển đến ký tự tiếp theo
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	3301      	adds	r3, #1
 8000e84:	607b      	str	r3, [r7, #4]
   while (*str) {                              // Trong khi chuỗi chưa kết thúc (ký tự '\0')
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d1f3      	bne.n	8000e76 <LCD_Puts+0xa>
   }
}
 8000e8e:	bf00      	nop
 8000e90:	bf00      	nop
 8000e92:	3708      	adds	r7, #8
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <lcd_clear>:

void lcd_clear (void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	af00      	add	r7, sp, #0
	LCD_SendCmd(0x01);
 8000e9c:	2001      	movs	r0, #1
 8000e9e:	f7ff ff4f 	bl	8000d40 <LCD_SendCmd>
	HAL_Delay(10);
 8000ea2:	200a      	movs	r0, #10
 8000ea4:	f000 fc6a 	bl	800177c <HAL_Delay>
}
 8000ea8:	bf00      	nop
 8000eaa:	bd80      	pop	{r7, pc}

08000eac <Display_Temp>:

void Display_Temp (float Temp)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b088      	sub	sp, #32
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
	char str[20] = {0};
 8000eb4:	f107 030c 	add.w	r3, r7, #12
 8000eb8:	2200      	movs	r2, #0
 8000eba:	601a      	str	r2, [r3, #0]
 8000ebc:	605a      	str	r2, [r3, #4]
 8000ebe:	609a      	str	r2, [r3, #8]
 8000ec0:	60da      	str	r2, [r3, #12]
 8000ec2:	611a      	str	r2, [r3, #16]
	LCD_MoveCursor(0, 0);
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	2000      	movs	r0, #0
 8000ec8:	f7ff ff58 	bl	8000d7c <LCD_MoveCursor>

	sprintf (str, "TEMP: %2.1f ", Temp);
 8000ecc:	6878      	ldr	r0, [r7, #4]
 8000ece:	f7ff faab 	bl	8000428 <__aeabi_f2d>
 8000ed2:	4602      	mov	r2, r0
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	f107 000c 	add.w	r0, r7, #12
 8000eda:	4907      	ldr	r1, [pc, #28]	@ (8000ef8 <Display_Temp+0x4c>)
 8000edc:	f002 fac8 	bl	8003470 <siprintf>
	LCD_Puts(str);
 8000ee0:	f107 030c 	add.w	r3, r7, #12
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff ffc1 	bl	8000e6c <LCD_Puts>
	LCD_Puts("C");
 8000eea:	4804      	ldr	r0, [pc, #16]	@ (8000efc <Display_Temp+0x50>)
 8000eec:	f7ff ffbe 	bl	8000e6c <LCD_Puts>
}
 8000ef0:	bf00      	nop
 8000ef2:	3720      	adds	r7, #32
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	08005700 	.word	0x08005700
 8000efc:	08005710 	.word	0x08005710

08000f00 <Display_Rh>:

void Display_Rh (float Rh)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b088      	sub	sp, #32
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
	char str[20] = {0};
 8000f08:	f107 030c 	add.w	r3, r7, #12
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]
 8000f16:	611a      	str	r2, [r3, #16]
	LCD_MoveCursor(1, 0);
 8000f18:	2100      	movs	r1, #0
 8000f1a:	2001      	movs	r0, #1
 8000f1c:	f7ff ff2e 	bl	8000d7c <LCD_MoveCursor>

	sprintf (str, "RH  : %2.1f ", Rh);
 8000f20:	6878      	ldr	r0, [r7, #4]
 8000f22:	f7ff fa81 	bl	8000428 <__aeabi_f2d>
 8000f26:	4602      	mov	r2, r0
 8000f28:	460b      	mov	r3, r1
 8000f2a:	f107 000c 	add.w	r0, r7, #12
 8000f2e:	4907      	ldr	r1, [pc, #28]	@ (8000f4c <Display_Rh+0x4c>)
 8000f30:	f002 fa9e 	bl	8003470 <siprintf>
	LCD_Puts(str);
 8000f34:	f107 030c 	add.w	r3, r7, #12
 8000f38:	4618      	mov	r0, r3
 8000f3a:	f7ff ff97 	bl	8000e6c <LCD_Puts>
	LCD_Puts("%");
 8000f3e:	4804      	ldr	r0, [pc, #16]	@ (8000f50 <Display_Rh+0x50>)
 8000f40:	f7ff ff94 	bl	8000e6c <LCD_Puts>
}
 8000f44:	bf00      	nop
 8000f46:	3720      	adds	r7, #32
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	08005714 	.word	0x08005714
 8000f50:	08005724 	.word	0x08005724

08000f54 <DELAY_us>:
//	{
//		HAL_TIM_Base_Stop (&htim2);
//	}
//}

void DELAY_us(uint16_t us){
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000f5e:	4b08      	ldr	r3, [pc, #32]	@ (8000f80 <DELAY_us+0x2c>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	2200      	movs	r2, #0
 8000f64:	625a      	str	r2, [r3, #36]	@ 0x24
    while(__HAL_TIM_GET_COUNTER(&htim2) < us);
 8000f66:	bf00      	nop
 8000f68:	4b05      	ldr	r3, [pc, #20]	@ (8000f80 <DELAY_us+0x2c>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f6e:	88fb      	ldrh	r3, [r7, #6]
 8000f70:	429a      	cmp	r2, r3
 8000f72:	d3f9      	bcc.n	8000f68 <DELAY_us+0x14>
}
 8000f74:	bf00      	nop
 8000f76:	bf00      	nop
 8000f78:	370c      	adds	r7, #12
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bc80      	pop	{r7}
 8000f7e:	4770      	bx	lr
 8000f80:	200001f0 	.word	0x200001f0

08000f84 <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b086      	sub	sp, #24
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f90:	f107 0308 	add.w	r3, r7, #8
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
 8000f98:	605a      	str	r2, [r3, #4]
 8000f9a:	609a      	str	r2, [r3, #8]
 8000f9c:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000f9e:	887b      	ldrh	r3, [r7, #2]
 8000fa0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000faa:	f107 0308 	add.w	r3, r7, #8
 8000fae:	4619      	mov	r1, r3
 8000fb0:	6878      	ldr	r0, [r7, #4]
 8000fb2:	f000 fceb 	bl	800198c <HAL_GPIO_Init>
}
 8000fb6:	bf00      	nop
 8000fb8:	3718      	adds	r7, #24
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}

08000fbe <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000fbe:	b580      	push	{r7, lr}
 8000fc0:	b086      	sub	sp, #24
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fca:	f107 0308 	add.w	r3, r7, #8
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	605a      	str	r2, [r3, #4]
 8000fd4:	609a      	str	r2, [r3, #8]
 8000fd6:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8000fd8:	887b      	ldrh	r3, [r7, #2]
 8000fda:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8000fe4:	f107 0308 	add.w	r3, r7, #8
 8000fe8:	4619      	mov	r1, r3
 8000fea:	6878      	ldr	r0, [r7, #4]
 8000fec:	f000 fcce 	bl	800198c <HAL_GPIO_Init>
}
 8000ff0:	bf00      	nop
 8000ff2:	3718      	adds	r7, #24
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <DHT11_Start>:

void DHT11_Start (void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0

	Set_Pin_Output (DHT11_PORT, DHT11_PIN);  // set the pin as output
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	480c      	ldr	r0, [pc, #48]	@ (8001030 <DHT11_Start+0x38>)
 8001000:	f7ff ffc0 	bl	8000f84 <Set_Pin_Output>

	HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 0);   // pull the pin low
 8001004:	2200      	movs	r2, #0
 8001006:	2101      	movs	r1, #1
 8001008:	4809      	ldr	r0, [pc, #36]	@ (8001030 <DHT11_Start+0x38>)
 800100a:	f000 fe5a 	bl	8001cc2 <HAL_GPIO_WritePin>
	HAL_Delay(18);   // wait for 18ms
 800100e:	2012      	movs	r0, #18
 8001010:	f000 fbb4 	bl	800177c <HAL_Delay>

    HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 8001014:	2201      	movs	r2, #1
 8001016:	2101      	movs	r1, #1
 8001018:	4805      	ldr	r0, [pc, #20]	@ (8001030 <DHT11_Start+0x38>)
 800101a:	f000 fe52 	bl	8001cc2 <HAL_GPIO_WritePin>
    DELAY_us(20);   // wait for 20us
 800101e:	2014      	movs	r0, #20
 8001020:	f7ff ff98 	bl	8000f54 <DELAY_us>
//    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 1);
	Set_Pin_Input(DHT11_PORT, DHT11_PIN);    // set as input
 8001024:	2101      	movs	r1, #1
 8001026:	4802      	ldr	r0, [pc, #8]	@ (8001030 <DHT11_Start+0x38>)
 8001028:	f7ff ffc9 	bl	8000fbe <Set_Pin_Input>
}
 800102c:	bf00      	nop
 800102e:	bd80      	pop	{r7, pc}
 8001030:	40010c00 	.word	0x40010c00

08001034 <DHT11_Check_Response>:

uint8_t DHT11_Check_Response (void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 800103a:	2300      	movs	r3, #0
 800103c:	71fb      	strb	r3, [r7, #7]
	DELAY_us (40);
 800103e:	2028      	movs	r0, #40	@ 0x28
 8001040:	f7ff ff88 	bl	8000f54 <DELAY_us>
	if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 8001044:	2101      	movs	r1, #1
 8001046:	4811      	ldr	r0, [pc, #68]	@ (800108c <DHT11_Check_Response+0x58>)
 8001048:	f000 fe24 	bl	8001c94 <HAL_GPIO_ReadPin>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d10e      	bne.n	8001070 <DHT11_Check_Response+0x3c>
	{
		DELAY_us (80);
 8001052:	2050      	movs	r0, #80	@ 0x50
 8001054:	f7ff ff7e 	bl	8000f54 <DELAY_us>
		if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))) Response = 1;
 8001058:	2101      	movs	r1, #1
 800105a:	480c      	ldr	r0, [pc, #48]	@ (800108c <DHT11_Check_Response+0x58>)
 800105c:	f000 fe1a 	bl	8001c94 <HAL_GPIO_ReadPin>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d002      	beq.n	800106c <DHT11_Check_Response+0x38>
 8001066:	2301      	movs	r3, #1
 8001068:	71fb      	strb	r3, [r7, #7]
 800106a:	e001      	b.n	8001070 <DHT11_Check_Response+0x3c>
		else Response = -1; // 255
 800106c:	23ff      	movs	r3, #255	@ 0xff
 800106e:	71fb      	strb	r3, [r7, #7]
	}
	while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));   // wait for the pin to go low
 8001070:	bf00      	nop
 8001072:	2101      	movs	r1, #1
 8001074:	4805      	ldr	r0, [pc, #20]	@ (800108c <DHT11_Check_Response+0x58>)
 8001076:	f000 fe0d 	bl	8001c94 <HAL_GPIO_ReadPin>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d1f8      	bne.n	8001072 <DHT11_Check_Response+0x3e>

	return Response;
 8001080:	79fb      	ldrb	r3, [r7, #7]
}
 8001082:	4618      	mov	r0, r3
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40010c00 	.word	0x40010c00

08001090 <DHT11_Read>:

uint8_t DHT11_Read (void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
	uint8_t i,j;
//	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
	for (j=0;j<8;j++)
 8001096:	2300      	movs	r3, #0
 8001098:	71bb      	strb	r3, [r7, #6]
 800109a:	e037      	b.n	800110c <DHT11_Read+0x7c>
	{
//		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
		while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));   // wait for the pin to go high
 800109c:	bf00      	nop
 800109e:	2101      	movs	r1, #1
 80010a0:	481e      	ldr	r0, [pc, #120]	@ (800111c <DHT11_Read+0x8c>)
 80010a2:	f000 fdf7 	bl	8001c94 <HAL_GPIO_ReadPin>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d0f8      	beq.n	800109e <DHT11_Read+0xe>
		DELAY_us (40);   // wait for 40 us
 80010ac:	2028      	movs	r0, #40	@ 0x28
 80010ae:	f7ff ff51 	bl	8000f54 <DELAY_us>
//		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
		if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))   // if the pin is low
 80010b2:	2101      	movs	r1, #1
 80010b4:	4819      	ldr	r0, [pc, #100]	@ (800111c <DHT11_Read+0x8c>)
 80010b6:	f000 fded 	bl	8001c94 <HAL_GPIO_ReadPin>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d10e      	bne.n	80010de <DHT11_Read+0x4e>
		{
			i&= ~(1<<(7-j));   // write 0
 80010c0:	79bb      	ldrb	r3, [r7, #6]
 80010c2:	f1c3 0307 	rsb	r3, r3, #7
 80010c6:	2201      	movs	r2, #1
 80010c8:	fa02 f303 	lsl.w	r3, r2, r3
 80010cc:	b25b      	sxtb	r3, r3
 80010ce:	43db      	mvns	r3, r3
 80010d0:	b25a      	sxtb	r2, r3
 80010d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d6:	4013      	ands	r3, r2
 80010d8:	b25b      	sxtb	r3, r3
 80010da:	71fb      	strb	r3, [r7, #7]
 80010dc:	e00b      	b.n	80010f6 <DHT11_Read+0x66>
//			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 0);
		}
		else{
			i|= (1<<(7-j));  // if the pin is high, write 1
 80010de:	79bb      	ldrb	r3, [r7, #6]
 80010e0:	f1c3 0307 	rsb	r3, r3, #7
 80010e4:	2201      	movs	r2, #1
 80010e6:	fa02 f303 	lsl.w	r3, r2, r3
 80010ea:	b25a      	sxtb	r2, r3
 80010ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f0:	4313      	orrs	r3, r2
 80010f2:	b25b      	sxtb	r3, r3
 80010f4:	71fb      	strb	r3, [r7, #7]
//			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, 1);
		}
		while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)));  // wait for the pin to go low
 80010f6:	bf00      	nop
 80010f8:	2101      	movs	r1, #1
 80010fa:	4808      	ldr	r0, [pc, #32]	@ (800111c <DHT11_Read+0x8c>)
 80010fc:	f000 fdca 	bl	8001c94 <HAL_GPIO_ReadPin>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d1f8      	bne.n	80010f8 <DHT11_Read+0x68>
	for (j=0;j<8;j++)
 8001106:	79bb      	ldrb	r3, [r7, #6]
 8001108:	3301      	adds	r3, #1
 800110a:	71bb      	strb	r3, [r7, #6]
 800110c:	79bb      	ldrb	r3, [r7, #6]
 800110e:	2b07      	cmp	r3, #7
 8001110:	d9c4      	bls.n	800109c <DHT11_Read+0xc>
	}
	return i;
 8001112:	79fb      	ldrb	r3, [r7, #7]
}
 8001114:	4618      	mov	r0, r3
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}
 800111c:	40010c00 	.word	0x40010c00

08001120 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	uint8_t Rh_byte1, Rh_byte2, Temp_byte1, Temp_byte2;
	uint8_t SUM, RH, TEMP;

	float Temperature = 0;
 8001126:	f04f 0300 	mov.w	r3, #0
 800112a:	60fb      	str	r3, [r7, #12]
	float Humidity = 0;
 800112c:	f04f 0300 	mov.w	r3, #0
 8001130:	60bb      	str	r3, [r7, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001132:	f000 fac1 	bl	80016b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001136:	f000 f859 	bl	80011ec <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */

  MX_GPIO_Init();
 800113a:	f000 f8e5 	bl	8001308 <MX_GPIO_Init>
  MX_TIM2_Init();
 800113e:	f000 f897 	bl	8001270 <MX_TIM2_Init>
  HAL_TIM_Base_Start(&htim2);
 8001142:	4827      	ldr	r0, [pc, #156]	@ (80011e0 <main+0xc0>)
 8001144:	f001 fa04 	bl	8002550 <HAL_TIM_Base_Start>
  LCD_Init();
 8001148:	f7ff fe52 	bl	8000df0 <LCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
  LCD_MoveCursor(0, 1);
 800114c:	2101      	movs	r1, #1
 800114e:	2000      	movs	r0, #0
 8001150:	f7ff fe14 	bl	8000d7c <LCD_MoveCursor>
  LCD_Puts("Nhom 12 - L14");
 8001154:	4823      	ldr	r0, [pc, #140]	@ (80011e4 <main+0xc4>)
 8001156:	f7ff fe89 	bl	8000e6c <LCD_Puts>
  HAL_Delay(2000);
 800115a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800115e:	f000 fb0d 	bl	800177c <HAL_Delay>
  lcd_clear ();
 8001162:	f7ff fe99 	bl	8000e98 <lcd_clear>
    /* USER CODE END WHILE */
	  /* USER CODE END WHILE */

	        /* USER CODE BEGIN 3 */
//	  	  Temperature+=1;
	  lcd_clear ();
 8001166:	f7ff fe97 	bl	8000e98 <lcd_clear>
	    	Display_Temp(Temperature);
 800116a:	68f8      	ldr	r0, [r7, #12]
 800116c:	f7ff fe9e 	bl	8000eac <Display_Temp>
	    	Display_Rh(Humidity);
 8001170:	68b8      	ldr	r0, [r7, #8]
 8001172:	f7ff fec5 	bl	8000f00 <Display_Rh>

	        HAL_Delay(1000);
 8001176:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800117a:	f000 faff 	bl	800177c <HAL_Delay>


	        DHT11_Start();
 800117e:	f7ff ff3b 	bl	8000ff8 <DHT11_Start>
	        Presence = DHT11_Check_Response();
 8001182:	f7ff ff57 	bl	8001034 <DHT11_Check_Response>
 8001186:	4603      	mov	r3, r0
 8001188:	71fb      	strb	r3, [r7, #7]

	        // 4. KIỂM TRA PHẢN HỒI
	        if (1)
	        {

	            Rh_byte1 = DHT11_Read();
 800118a:	f7ff ff81 	bl	8001090 <DHT11_Read>
 800118e:	4603      	mov	r3, r0
 8001190:	71bb      	strb	r3, [r7, #6]
	            Rh_byte2 = DHT11_Read();
 8001192:	f7ff ff7d 	bl	8001090 <DHT11_Read>
 8001196:	4603      	mov	r3, r0
 8001198:	717b      	strb	r3, [r7, #5]
	            Temp_byte1 = DHT11_Read();
 800119a:	f7ff ff79 	bl	8001090 <DHT11_Read>
 800119e:	4603      	mov	r3, r0
 80011a0:	713b      	strb	r3, [r7, #4]
	            Temp_byte2 = DHT11_Read();
 80011a2:	f7ff ff75 	bl	8001090 <DHT11_Read>
 80011a6:	4603      	mov	r3, r0
 80011a8:	70fb      	strb	r3, [r7, #3]
//	            SUM = DHT11_Read();
	            HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 80011aa:	2201      	movs	r2, #1
 80011ac:	2180      	movs	r1, #128	@ 0x80
 80011ae:	480e      	ldr	r0, [pc, #56]	@ (80011e8 <main+0xc8>)
 80011b0:	f000 fd87 	bl	8001cc2 <HAL_GPIO_WritePin>
//	            HAL_Delay(1000);
	            // 5. KIỂM TRA CHECKSUM
//	            if (SUM == (Rh_byte1 + Rh_byte2 + Temp_byte1 + Temp_byte2))
	            if (1)
	            {
	                RH = Rh_byte1;
 80011b4:	79bb      	ldrb	r3, [r7, #6]
 80011b6:	70bb      	strb	r3, [r7, #2]
	                TEMP = Temp_byte1;
 80011b8:	793b      	ldrb	r3, [r7, #4]
 80011ba:	707b      	strb	r3, [r7, #1]

	                Temperature = (float)TEMP;
 80011bc:	787b      	ldrb	r3, [r7, #1]
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff fd18 	bl	8000bf4 <__aeabi_ui2f>
 80011c4:	4603      	mov	r3, r0
 80011c6:	60fb      	str	r3, [r7, #12]
	                Humidity = (float)RH;
 80011c8:	78bb      	ldrb	r3, [r7, #2]
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff fd12 	bl	8000bf4 <__aeabi_ui2f>
 80011d0:	4603      	mov	r3, r0
 80011d2:	60bb      	str	r3, [r7, #8]
	                HAL_Delay(1000);
 80011d4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011d8:	f000 fad0 	bl	800177c <HAL_Delay>
	  lcd_clear ();
 80011dc:	e7c3      	b.n	8001166 <main+0x46>
 80011de:	bf00      	nop
 80011e0:	200001f0 	.word	0x200001f0
 80011e4:	08005728 	.word	0x08005728
 80011e8:	40010c00 	.word	0x40010c00

080011ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b090      	sub	sp, #64	@ 0x40
 80011f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011f2:	f107 0318 	add.w	r3, r7, #24
 80011f6:	2228      	movs	r2, #40	@ 0x28
 80011f8:	2100      	movs	r1, #0
 80011fa:	4618      	mov	r0, r3
 80011fc:	f002 f99d 	bl	800353a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001200:	1d3b      	adds	r3, r7, #4
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
 8001206:	605a      	str	r2, [r3, #4]
 8001208:	609a      	str	r2, [r3, #8]
 800120a:	60da      	str	r2, [r3, #12]
 800120c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800120e:	2302      	movs	r3, #2
 8001210:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001212:	2301      	movs	r3, #1
 8001214:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001216:	2310      	movs	r3, #16
 8001218:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800121a:	2302      	movs	r3, #2
 800121c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800121e:	2300      	movs	r3, #0
 8001220:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8001222:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001226:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001228:	f107 0318 	add.w	r3, r7, #24
 800122c:	4618      	mov	r0, r3
 800122e:	f000 fd61 	bl	8001cf4 <HAL_RCC_OscConfig>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001238:	f000 f8d0 	bl	80013dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800123c:	230f      	movs	r3, #15
 800123e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001240:	2302      	movs	r3, #2
 8001242:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001244:	2300      	movs	r3, #0
 8001246:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001248:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800124c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800124e:	2300      	movs	r3, #0
 8001250:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001252:	1d3b      	adds	r3, r7, #4
 8001254:	2102      	movs	r1, #2
 8001256:	4618      	mov	r0, r3
 8001258:	f000 ffce 	bl	80021f8 <HAL_RCC_ClockConfig>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8001262:	f000 f8bb 	bl	80013dc <Error_Handler>
  }
}
 8001266:	bf00      	nop
 8001268:	3740      	adds	r7, #64	@ 0x40
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
	...

08001270 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001276:	f107 0308 	add.w	r3, r7, #8
 800127a:	2200      	movs	r2, #0
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	605a      	str	r2, [r3, #4]
 8001280:	609a      	str	r2, [r3, #8]
 8001282:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001284:	463b      	mov	r3, r7
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800128c:	4b1d      	ldr	r3, [pc, #116]	@ (8001304 <MX_TIM2_Init+0x94>)
 800128e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001292:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64-1;
 8001294:	4b1b      	ldr	r3, [pc, #108]	@ (8001304 <MX_TIM2_Init+0x94>)
 8001296:	223f      	movs	r2, #63	@ 0x3f
 8001298:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800129a:	4b1a      	ldr	r3, [pc, #104]	@ (8001304 <MX_TIM2_Init+0x94>)
 800129c:	2200      	movs	r2, #0
 800129e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80012a0:	4b18      	ldr	r3, [pc, #96]	@ (8001304 <MX_TIM2_Init+0x94>)
 80012a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80012a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012a8:	4b16      	ldr	r3, [pc, #88]	@ (8001304 <MX_TIM2_Init+0x94>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012ae:	4b15      	ldr	r3, [pc, #84]	@ (8001304 <MX_TIM2_Init+0x94>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012b4:	4813      	ldr	r0, [pc, #76]	@ (8001304 <MX_TIM2_Init+0x94>)
 80012b6:	f001 f8fb 	bl	80024b0 <HAL_TIM_Base_Init>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80012c0:	f000 f88c 	bl	80013dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012c4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012ca:	f107 0308 	add.w	r3, r7, #8
 80012ce:	4619      	mov	r1, r3
 80012d0:	480c      	ldr	r0, [pc, #48]	@ (8001304 <MX_TIM2_Init+0x94>)
 80012d2:	f001 f987 	bl	80025e4 <HAL_TIM_ConfigClockSource>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d001      	beq.n	80012e0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80012dc:	f000 f87e 	bl	80013dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012e0:	2300      	movs	r3, #0
 80012e2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012e4:	2300      	movs	r3, #0
 80012e6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012e8:	463b      	mov	r3, r7
 80012ea:	4619      	mov	r1, r3
 80012ec:	4805      	ldr	r0, [pc, #20]	@ (8001304 <MX_TIM2_Init+0x94>)
 80012ee:	f001 fb45 	bl	800297c <HAL_TIMEx_MasterConfigSynchronization>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80012f8:	f000 f870 	bl	80013dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012fc:	bf00      	nop
 80012fe:	3718      	adds	r7, #24
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	200001f0 	.word	0x200001f0

08001308 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b088      	sub	sp, #32
 800130c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800130e:	f107 0310 	add.w	r3, r7, #16
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]
 8001318:	609a      	str	r2, [r3, #8]
 800131a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800131c:	4b2c      	ldr	r3, [pc, #176]	@ (80013d0 <MX_GPIO_Init+0xc8>)
 800131e:	699b      	ldr	r3, [r3, #24]
 8001320:	4a2b      	ldr	r2, [pc, #172]	@ (80013d0 <MX_GPIO_Init+0xc8>)
 8001322:	f043 0320 	orr.w	r3, r3, #32
 8001326:	6193      	str	r3, [r2, #24]
 8001328:	4b29      	ldr	r3, [pc, #164]	@ (80013d0 <MX_GPIO_Init+0xc8>)
 800132a:	699b      	ldr	r3, [r3, #24]
 800132c:	f003 0320 	and.w	r3, r3, #32
 8001330:	60fb      	str	r3, [r7, #12]
 8001332:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001334:	4b26      	ldr	r3, [pc, #152]	@ (80013d0 <MX_GPIO_Init+0xc8>)
 8001336:	699b      	ldr	r3, [r3, #24]
 8001338:	4a25      	ldr	r2, [pc, #148]	@ (80013d0 <MX_GPIO_Init+0xc8>)
 800133a:	f043 0304 	orr.w	r3, r3, #4
 800133e:	6193      	str	r3, [r2, #24]
 8001340:	4b23      	ldr	r3, [pc, #140]	@ (80013d0 <MX_GPIO_Init+0xc8>)
 8001342:	699b      	ldr	r3, [r3, #24]
 8001344:	f003 0304 	and.w	r3, r3, #4
 8001348:	60bb      	str	r3, [r7, #8]
 800134a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800134c:	4b20      	ldr	r3, [pc, #128]	@ (80013d0 <MX_GPIO_Init+0xc8>)
 800134e:	699b      	ldr	r3, [r3, #24]
 8001350:	4a1f      	ldr	r2, [pc, #124]	@ (80013d0 <MX_GPIO_Init+0xc8>)
 8001352:	f043 0308 	orr.w	r3, r3, #8
 8001356:	6193      	str	r3, [r2, #24]
 8001358:	4b1d      	ldr	r3, [pc, #116]	@ (80013d0 <MX_GPIO_Init+0xc8>)
 800135a:	699b      	ldr	r3, [r3, #24]
 800135c:	f003 0308 	and.w	r3, r3, #8
 8001360:	607b      	str	r3, [r7, #4]
 8001362:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Outpu++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++0
   * t Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
 8001364:	2200      	movs	r2, #0
 8001366:	21f6      	movs	r1, #246	@ 0xf6
 8001368:	481a      	ldr	r0, [pc, #104]	@ (80013d4 <MX_GPIO_Init+0xcc>)
 800136a:	f000 fcaa 	bl	8001cc2 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 800136e:	2200      	movs	r2, #0
 8001370:	2102      	movs	r1, #2
 8001372:	4819      	ldr	r0, [pc, #100]	@ (80013d8 <MX_GPIO_Init+0xd0>)
 8001374:	f000 fca5 	bl	8001cc2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA2 PA4 PA5
                           PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
 8001378:	23f6      	movs	r3, #246	@ 0xf6
 800137a:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800137c:	2301      	movs	r3, #1
 800137e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001380:	2300      	movs	r3, #0
 8001382:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001384:	2302      	movs	r3, #2
 8001386:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001388:	f107 0310 	add.w	r3, r7, #16
 800138c:	4619      	mov	r1, r3
 800138e:	4811      	ldr	r0, [pc, #68]	@ (80013d4 <MX_GPIO_Init+0xcc>)
 8001390:	f000 fafc 	bl	800198c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001394:	2301      	movs	r3, #1
 8001396:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001398:	2300      	movs	r3, #0
 800139a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139c:	2300      	movs	r3, #0
 800139e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013a0:	f107 0310 	add.w	r3, r7, #16
 80013a4:	4619      	mov	r1, r3
 80013a6:	480c      	ldr	r0, [pc, #48]	@ (80013d8 <MX_GPIO_Init+0xd0>)
 80013a8:	f000 faf0 	bl	800198c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80013ac:	2302      	movs	r3, #2
 80013ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b0:	2301      	movs	r3, #1
 80013b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b4:	2300      	movs	r3, #0
 80013b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b8:	2302      	movs	r3, #2
 80013ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013bc:	f107 0310 	add.w	r3, r7, #16
 80013c0:	4619      	mov	r1, r3
 80013c2:	4805      	ldr	r0, [pc, #20]	@ (80013d8 <MX_GPIO_Init+0xd0>)
 80013c4:	f000 fae2 	bl	800198c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80013c8:	bf00      	nop
 80013ca:	3720      	adds	r7, #32
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	40021000 	.word	0x40021000
 80013d4:	40010800 	.word	0x40010800
 80013d8:	40010c00 	.word	0x40010c00

080013dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013e0:	b672      	cpsid	i
}
 80013e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013e4:	bf00      	nop
 80013e6:	e7fd      	b.n	80013e4 <Error_Handler+0x8>

080013e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b085      	sub	sp, #20
 80013ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80013ee:	4b15      	ldr	r3, [pc, #84]	@ (8001444 <HAL_MspInit+0x5c>)
 80013f0:	699b      	ldr	r3, [r3, #24]
 80013f2:	4a14      	ldr	r2, [pc, #80]	@ (8001444 <HAL_MspInit+0x5c>)
 80013f4:	f043 0301 	orr.w	r3, r3, #1
 80013f8:	6193      	str	r3, [r2, #24]
 80013fa:	4b12      	ldr	r3, [pc, #72]	@ (8001444 <HAL_MspInit+0x5c>)
 80013fc:	699b      	ldr	r3, [r3, #24]
 80013fe:	f003 0301 	and.w	r3, r3, #1
 8001402:	60bb      	str	r3, [r7, #8]
 8001404:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001406:	4b0f      	ldr	r3, [pc, #60]	@ (8001444 <HAL_MspInit+0x5c>)
 8001408:	69db      	ldr	r3, [r3, #28]
 800140a:	4a0e      	ldr	r2, [pc, #56]	@ (8001444 <HAL_MspInit+0x5c>)
 800140c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001410:	61d3      	str	r3, [r2, #28]
 8001412:	4b0c      	ldr	r3, [pc, #48]	@ (8001444 <HAL_MspInit+0x5c>)
 8001414:	69db      	ldr	r3, [r3, #28]
 8001416:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800141a:	607b      	str	r3, [r7, #4]
 800141c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800141e:	4b0a      	ldr	r3, [pc, #40]	@ (8001448 <HAL_MspInit+0x60>)
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	60fb      	str	r3, [r7, #12]
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001432:	60fb      	str	r3, [r7, #12]
 8001434:	4a04      	ldr	r2, [pc, #16]	@ (8001448 <HAL_MspInit+0x60>)
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800143a:	bf00      	nop
 800143c:	3714      	adds	r7, #20
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr
 8001444:	40021000 	.word	0x40021000
 8001448:	40010000 	.word	0x40010000

0800144c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800144c:	b480      	push	{r7}
 800144e:	b085      	sub	sp, #20
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800145c:	d10b      	bne.n	8001476 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800145e:	4b08      	ldr	r3, [pc, #32]	@ (8001480 <HAL_TIM_Base_MspInit+0x34>)
 8001460:	69db      	ldr	r3, [r3, #28]
 8001462:	4a07      	ldr	r2, [pc, #28]	@ (8001480 <HAL_TIM_Base_MspInit+0x34>)
 8001464:	f043 0301 	orr.w	r3, r3, #1
 8001468:	61d3      	str	r3, [r2, #28]
 800146a:	4b05      	ldr	r3, [pc, #20]	@ (8001480 <HAL_TIM_Base_MspInit+0x34>)
 800146c:	69db      	ldr	r3, [r3, #28]
 800146e:	f003 0301 	and.w	r3, r3, #1
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001476:	bf00      	nop
 8001478:	3714      	adds	r7, #20
 800147a:	46bd      	mov	sp, r7
 800147c:	bc80      	pop	{r7}
 800147e:	4770      	bx	lr
 8001480:	40021000 	.word	0x40021000

08001484 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001484:	b480      	push	{r7}
 8001486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001488:	bf00      	nop
 800148a:	e7fd      	b.n	8001488 <NMI_Handler+0x4>

0800148c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001490:	bf00      	nop
 8001492:	e7fd      	b.n	8001490 <HardFault_Handler+0x4>

08001494 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001498:	bf00      	nop
 800149a:	e7fd      	b.n	8001498 <MemManage_Handler+0x4>

0800149c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014a0:	bf00      	nop
 80014a2:	e7fd      	b.n	80014a0 <BusFault_Handler+0x4>

080014a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014a8:	bf00      	nop
 80014aa:	e7fd      	b.n	80014a8 <UsageFault_Handler+0x4>

080014ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014b0:	bf00      	nop
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bc80      	pop	{r7}
 80014b6:	4770      	bx	lr

080014b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014bc:	bf00      	nop
 80014be:	46bd      	mov	sp, r7
 80014c0:	bc80      	pop	{r7}
 80014c2:	4770      	bx	lr

080014c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014c8:	bf00      	nop
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bc80      	pop	{r7}
 80014ce:	4770      	bx	lr

080014d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014d4:	f000 f936 	bl	8001744 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014d8:	bf00      	nop
 80014da:	bd80      	pop	{r7, pc}

080014dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0
  return 1;
 80014e0:	2301      	movs	r3, #1
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bc80      	pop	{r7}
 80014e8:	4770      	bx	lr

080014ea <_kill>:

int _kill(int pid, int sig)
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b082      	sub	sp, #8
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	6078      	str	r0, [r7, #4]
 80014f2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80014f4:	f002 f874 	bl	80035e0 <__errno>
 80014f8:	4603      	mov	r3, r0
 80014fa:	2216      	movs	r2, #22
 80014fc:	601a      	str	r2, [r3, #0]
  return -1;
 80014fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001502:	4618      	mov	r0, r3
 8001504:	3708      	adds	r7, #8
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}

0800150a <_exit>:

void _exit (int status)
{
 800150a:	b580      	push	{r7, lr}
 800150c:	b082      	sub	sp, #8
 800150e:	af00      	add	r7, sp, #0
 8001510:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001512:	f04f 31ff 	mov.w	r1, #4294967295
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7ff ffe7 	bl	80014ea <_kill>
  while (1) {}    /* Make sure we hang here */
 800151c:	bf00      	nop
 800151e:	e7fd      	b.n	800151c <_exit+0x12>

08001520 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b086      	sub	sp, #24
 8001524:	af00      	add	r7, sp, #0
 8001526:	60f8      	str	r0, [r7, #12]
 8001528:	60b9      	str	r1, [r7, #8]
 800152a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800152c:	2300      	movs	r3, #0
 800152e:	617b      	str	r3, [r7, #20]
 8001530:	e00a      	b.n	8001548 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001532:	f3af 8000 	nop.w
 8001536:	4601      	mov	r1, r0
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	1c5a      	adds	r2, r3, #1
 800153c:	60ba      	str	r2, [r7, #8]
 800153e:	b2ca      	uxtb	r2, r1
 8001540:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	3301      	adds	r3, #1
 8001546:	617b      	str	r3, [r7, #20]
 8001548:	697a      	ldr	r2, [r7, #20]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	429a      	cmp	r2, r3
 800154e:	dbf0      	blt.n	8001532 <_read+0x12>
  }

  return len;
 8001550:	687b      	ldr	r3, [r7, #4]
}
 8001552:	4618      	mov	r0, r3
 8001554:	3718      	adds	r7, #24
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}

0800155a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800155a:	b580      	push	{r7, lr}
 800155c:	b086      	sub	sp, #24
 800155e:	af00      	add	r7, sp, #0
 8001560:	60f8      	str	r0, [r7, #12]
 8001562:	60b9      	str	r1, [r7, #8]
 8001564:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001566:	2300      	movs	r3, #0
 8001568:	617b      	str	r3, [r7, #20]
 800156a:	e009      	b.n	8001580 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	1c5a      	adds	r2, r3, #1
 8001570:	60ba      	str	r2, [r7, #8]
 8001572:	781b      	ldrb	r3, [r3, #0]
 8001574:	4618      	mov	r0, r3
 8001576:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800157a:	697b      	ldr	r3, [r7, #20]
 800157c:	3301      	adds	r3, #1
 800157e:	617b      	str	r3, [r7, #20]
 8001580:	697a      	ldr	r2, [r7, #20]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	429a      	cmp	r2, r3
 8001586:	dbf1      	blt.n	800156c <_write+0x12>
  }
  return len;
 8001588:	687b      	ldr	r3, [r7, #4]
}
 800158a:	4618      	mov	r0, r3
 800158c:	3718      	adds	r7, #24
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}

08001592 <_close>:

int _close(int file)
{
 8001592:	b480      	push	{r7}
 8001594:	b083      	sub	sp, #12
 8001596:	af00      	add	r7, sp, #0
 8001598:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800159a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800159e:	4618      	mov	r0, r3
 80015a0:	370c      	adds	r7, #12
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bc80      	pop	{r7}
 80015a6:	4770      	bx	lr

080015a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
 80015b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015b8:	605a      	str	r2, [r3, #4]
  return 0;
 80015ba:	2300      	movs	r3, #0
}
 80015bc:	4618      	mov	r0, r3
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bc80      	pop	{r7}
 80015c4:	4770      	bx	lr

080015c6 <_isatty>:

int _isatty(int file)
{
 80015c6:	b480      	push	{r7}
 80015c8:	b083      	sub	sp, #12
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015ce:	2301      	movs	r3, #1
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bc80      	pop	{r7}
 80015d8:	4770      	bx	lr

080015da <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015da:	b480      	push	{r7}
 80015dc:	b085      	sub	sp, #20
 80015de:	af00      	add	r7, sp, #0
 80015e0:	60f8      	str	r0, [r7, #12]
 80015e2:	60b9      	str	r1, [r7, #8]
 80015e4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015e6:	2300      	movs	r3, #0
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3714      	adds	r7, #20
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bc80      	pop	{r7}
 80015f0:	4770      	bx	lr
	...

080015f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b086      	sub	sp, #24
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015fc:	4a14      	ldr	r2, [pc, #80]	@ (8001650 <_sbrk+0x5c>)
 80015fe:	4b15      	ldr	r3, [pc, #84]	@ (8001654 <_sbrk+0x60>)
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001604:	697b      	ldr	r3, [r7, #20]
 8001606:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001608:	4b13      	ldr	r3, [pc, #76]	@ (8001658 <_sbrk+0x64>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d102      	bne.n	8001616 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001610:	4b11      	ldr	r3, [pc, #68]	@ (8001658 <_sbrk+0x64>)
 8001612:	4a12      	ldr	r2, [pc, #72]	@ (800165c <_sbrk+0x68>)
 8001614:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001616:	4b10      	ldr	r3, [pc, #64]	@ (8001658 <_sbrk+0x64>)
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	4413      	add	r3, r2
 800161e:	693a      	ldr	r2, [r7, #16]
 8001620:	429a      	cmp	r2, r3
 8001622:	d207      	bcs.n	8001634 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001624:	f001 ffdc 	bl	80035e0 <__errno>
 8001628:	4603      	mov	r3, r0
 800162a:	220c      	movs	r2, #12
 800162c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800162e:	f04f 33ff 	mov.w	r3, #4294967295
 8001632:	e009      	b.n	8001648 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001634:	4b08      	ldr	r3, [pc, #32]	@ (8001658 <_sbrk+0x64>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800163a:	4b07      	ldr	r3, [pc, #28]	@ (8001658 <_sbrk+0x64>)
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	4413      	add	r3, r2
 8001642:	4a05      	ldr	r2, [pc, #20]	@ (8001658 <_sbrk+0x64>)
 8001644:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001646:	68fb      	ldr	r3, [r7, #12]
}
 8001648:	4618      	mov	r0, r3
 800164a:	3718      	adds	r7, #24
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20005000 	.word	0x20005000
 8001654:	00000400 	.word	0x00000400
 8001658:	20000238 	.word	0x20000238
 800165c:	20000390 	.word	0x20000390

08001660 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001664:	bf00      	nop
 8001666:	46bd      	mov	sp, r7
 8001668:	bc80      	pop	{r7}
 800166a:	4770      	bx	lr

0800166c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800166c:	f7ff fff8 	bl	8001660 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001670:	480b      	ldr	r0, [pc, #44]	@ (80016a0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001672:	490c      	ldr	r1, [pc, #48]	@ (80016a4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001674:	4a0c      	ldr	r2, [pc, #48]	@ (80016a8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001676:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001678:	e002      	b.n	8001680 <LoopCopyDataInit>

0800167a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800167a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800167c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800167e:	3304      	adds	r3, #4

08001680 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001680:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001682:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001684:	d3f9      	bcc.n	800167a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001686:	4a09      	ldr	r2, [pc, #36]	@ (80016ac <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001688:	4c09      	ldr	r4, [pc, #36]	@ (80016b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800168a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800168c:	e001      	b.n	8001692 <LoopFillZerobss>

0800168e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800168e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001690:	3204      	adds	r2, #4

08001692 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001692:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001694:	d3fb      	bcc.n	800168e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001696:	f001 ffa9 	bl	80035ec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800169a:	f7ff fd41 	bl	8001120 <main>
  bx lr
 800169e:	4770      	bx	lr
  ldr r0, =_sdata
 80016a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016a4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80016a8:	08005adc 	.word	0x08005adc
  ldr r2, =_sbss
 80016ac:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80016b0:	2000038c 	.word	0x2000038c

080016b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016b4:	e7fe      	b.n	80016b4 <ADC1_2_IRQHandler>
	...

080016b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016bc:	4b08      	ldr	r3, [pc, #32]	@ (80016e0 <HAL_Init+0x28>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a07      	ldr	r2, [pc, #28]	@ (80016e0 <HAL_Init+0x28>)
 80016c2:	f043 0310 	orr.w	r3, r3, #16
 80016c6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016c8:	2003      	movs	r0, #3
 80016ca:	f000 f92b 	bl	8001924 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016ce:	200f      	movs	r0, #15
 80016d0:	f000 f808 	bl	80016e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016d4:	f7ff fe88 	bl	80013e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016d8:	2300      	movs	r3, #0
}
 80016da:	4618      	mov	r0, r3
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40022000 	.word	0x40022000

080016e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b082      	sub	sp, #8
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016ec:	4b12      	ldr	r3, [pc, #72]	@ (8001738 <HAL_InitTick+0x54>)
 80016ee:	681a      	ldr	r2, [r3, #0]
 80016f0:	4b12      	ldr	r3, [pc, #72]	@ (800173c <HAL_InitTick+0x58>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	4619      	mov	r1, r3
 80016f6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80016fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80016fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001702:	4618      	mov	r0, r3
 8001704:	f000 f935 	bl	8001972 <HAL_SYSTICK_Config>
 8001708:	4603      	mov	r3, r0
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800170e:	2301      	movs	r3, #1
 8001710:	e00e      	b.n	8001730 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2b0f      	cmp	r3, #15
 8001716:	d80a      	bhi.n	800172e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001718:	2200      	movs	r2, #0
 800171a:	6879      	ldr	r1, [r7, #4]
 800171c:	f04f 30ff 	mov.w	r0, #4294967295
 8001720:	f000 f90b 	bl	800193a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001724:	4a06      	ldr	r2, [pc, #24]	@ (8001740 <HAL_InitTick+0x5c>)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800172a:	2300      	movs	r3, #0
 800172c:	e000      	b.n	8001730 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800172e:	2301      	movs	r3, #1
}
 8001730:	4618      	mov	r0, r3
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	20000000 	.word	0x20000000
 800173c:	20000008 	.word	0x20000008
 8001740:	20000004 	.word	0x20000004

08001744 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001748:	4b05      	ldr	r3, [pc, #20]	@ (8001760 <HAL_IncTick+0x1c>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	461a      	mov	r2, r3
 800174e:	4b05      	ldr	r3, [pc, #20]	@ (8001764 <HAL_IncTick+0x20>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4413      	add	r3, r2
 8001754:	4a03      	ldr	r2, [pc, #12]	@ (8001764 <HAL_IncTick+0x20>)
 8001756:	6013      	str	r3, [r2, #0]
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	bc80      	pop	{r7}
 800175e:	4770      	bx	lr
 8001760:	20000008 	.word	0x20000008
 8001764:	2000023c 	.word	0x2000023c

08001768 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  return uwTick;
 800176c:	4b02      	ldr	r3, [pc, #8]	@ (8001778 <HAL_GetTick+0x10>)
 800176e:	681b      	ldr	r3, [r3, #0]
}
 8001770:	4618      	mov	r0, r3
 8001772:	46bd      	mov	sp, r7
 8001774:	bc80      	pop	{r7}
 8001776:	4770      	bx	lr
 8001778:	2000023c 	.word	0x2000023c

0800177c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001784:	f7ff fff0 	bl	8001768 <HAL_GetTick>
 8001788:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001794:	d005      	beq.n	80017a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001796:	4b0a      	ldr	r3, [pc, #40]	@ (80017c0 <HAL_Delay+0x44>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	461a      	mov	r2, r3
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	4413      	add	r3, r2
 80017a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017a2:	bf00      	nop
 80017a4:	f7ff ffe0 	bl	8001768 <HAL_GetTick>
 80017a8:	4602      	mov	r2, r0
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	68fa      	ldr	r2, [r7, #12]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d8f7      	bhi.n	80017a4 <HAL_Delay+0x28>
  {
  }
}
 80017b4:	bf00      	nop
 80017b6:	bf00      	nop
 80017b8:	3710      	adds	r7, #16
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000008 	.word	0x20000008

080017c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b085      	sub	sp, #20
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f003 0307 	and.w	r3, r3, #7
 80017d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001808 <__NVIC_SetPriorityGrouping+0x44>)
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017da:	68ba      	ldr	r2, [r7, #8]
 80017dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80017e0:	4013      	ands	r3, r2
 80017e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017e8:	68bb      	ldr	r3, [r7, #8]
 80017ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017f6:	4a04      	ldr	r2, [pc, #16]	@ (8001808 <__NVIC_SetPriorityGrouping+0x44>)
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	60d3      	str	r3, [r2, #12]
}
 80017fc:	bf00      	nop
 80017fe:	3714      	adds	r7, #20
 8001800:	46bd      	mov	sp, r7
 8001802:	bc80      	pop	{r7}
 8001804:	4770      	bx	lr
 8001806:	bf00      	nop
 8001808:	e000ed00 	.word	0xe000ed00

0800180c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001810:	4b04      	ldr	r3, [pc, #16]	@ (8001824 <__NVIC_GetPriorityGrouping+0x18>)
 8001812:	68db      	ldr	r3, [r3, #12]
 8001814:	0a1b      	lsrs	r3, r3, #8
 8001816:	f003 0307 	and.w	r3, r3, #7
}
 800181a:	4618      	mov	r0, r3
 800181c:	46bd      	mov	sp, r7
 800181e:	bc80      	pop	{r7}
 8001820:	4770      	bx	lr
 8001822:	bf00      	nop
 8001824:	e000ed00 	.word	0xe000ed00

08001828 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	4603      	mov	r3, r0
 8001830:	6039      	str	r1, [r7, #0]
 8001832:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001834:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001838:	2b00      	cmp	r3, #0
 800183a:	db0a      	blt.n	8001852 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	b2da      	uxtb	r2, r3
 8001840:	490c      	ldr	r1, [pc, #48]	@ (8001874 <__NVIC_SetPriority+0x4c>)
 8001842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001846:	0112      	lsls	r2, r2, #4
 8001848:	b2d2      	uxtb	r2, r2
 800184a:	440b      	add	r3, r1
 800184c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001850:	e00a      	b.n	8001868 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	b2da      	uxtb	r2, r3
 8001856:	4908      	ldr	r1, [pc, #32]	@ (8001878 <__NVIC_SetPriority+0x50>)
 8001858:	79fb      	ldrb	r3, [r7, #7]
 800185a:	f003 030f 	and.w	r3, r3, #15
 800185e:	3b04      	subs	r3, #4
 8001860:	0112      	lsls	r2, r2, #4
 8001862:	b2d2      	uxtb	r2, r2
 8001864:	440b      	add	r3, r1
 8001866:	761a      	strb	r2, [r3, #24]
}
 8001868:	bf00      	nop
 800186a:	370c      	adds	r7, #12
 800186c:	46bd      	mov	sp, r7
 800186e:	bc80      	pop	{r7}
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	e000e100 	.word	0xe000e100
 8001878:	e000ed00 	.word	0xe000ed00

0800187c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800187c:	b480      	push	{r7}
 800187e:	b089      	sub	sp, #36	@ 0x24
 8001880:	af00      	add	r7, sp, #0
 8001882:	60f8      	str	r0, [r7, #12]
 8001884:	60b9      	str	r1, [r7, #8]
 8001886:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	f003 0307 	and.w	r3, r3, #7
 800188e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	f1c3 0307 	rsb	r3, r3, #7
 8001896:	2b04      	cmp	r3, #4
 8001898:	bf28      	it	cs
 800189a:	2304      	movcs	r3, #4
 800189c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	3304      	adds	r3, #4
 80018a2:	2b06      	cmp	r3, #6
 80018a4:	d902      	bls.n	80018ac <NVIC_EncodePriority+0x30>
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	3b03      	subs	r3, #3
 80018aa:	e000      	b.n	80018ae <NVIC_EncodePriority+0x32>
 80018ac:	2300      	movs	r3, #0
 80018ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b0:	f04f 32ff 	mov.w	r2, #4294967295
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ba:	43da      	mvns	r2, r3
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	401a      	ands	r2, r3
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018c4:	f04f 31ff 	mov.w	r1, #4294967295
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	fa01 f303 	lsl.w	r3, r1, r3
 80018ce:	43d9      	mvns	r1, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018d4:	4313      	orrs	r3, r2
         );
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	3724      	adds	r7, #36	@ 0x24
 80018da:	46bd      	mov	sp, r7
 80018dc:	bc80      	pop	{r7}
 80018de:	4770      	bx	lr

080018e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3b01      	subs	r3, #1
 80018ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018f0:	d301      	bcc.n	80018f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018f2:	2301      	movs	r3, #1
 80018f4:	e00f      	b.n	8001916 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001920 <SysTick_Config+0x40>)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	3b01      	subs	r3, #1
 80018fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018fe:	210f      	movs	r1, #15
 8001900:	f04f 30ff 	mov.w	r0, #4294967295
 8001904:	f7ff ff90 	bl	8001828 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001908:	4b05      	ldr	r3, [pc, #20]	@ (8001920 <SysTick_Config+0x40>)
 800190a:	2200      	movs	r2, #0
 800190c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800190e:	4b04      	ldr	r3, [pc, #16]	@ (8001920 <SysTick_Config+0x40>)
 8001910:	2207      	movs	r2, #7
 8001912:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001914:	2300      	movs	r3, #0
}
 8001916:	4618      	mov	r0, r3
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	e000e010 	.word	0xe000e010

08001924 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f7ff ff49 	bl	80017c4 <__NVIC_SetPriorityGrouping>
}
 8001932:	bf00      	nop
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800193a:	b580      	push	{r7, lr}
 800193c:	b086      	sub	sp, #24
 800193e:	af00      	add	r7, sp, #0
 8001940:	4603      	mov	r3, r0
 8001942:	60b9      	str	r1, [r7, #8]
 8001944:	607a      	str	r2, [r7, #4]
 8001946:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800194c:	f7ff ff5e 	bl	800180c <__NVIC_GetPriorityGrouping>
 8001950:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001952:	687a      	ldr	r2, [r7, #4]
 8001954:	68b9      	ldr	r1, [r7, #8]
 8001956:	6978      	ldr	r0, [r7, #20]
 8001958:	f7ff ff90 	bl	800187c <NVIC_EncodePriority>
 800195c:	4602      	mov	r2, r0
 800195e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001962:	4611      	mov	r1, r2
 8001964:	4618      	mov	r0, r3
 8001966:	f7ff ff5f 	bl	8001828 <__NVIC_SetPriority>
}
 800196a:	bf00      	nop
 800196c:	3718      	adds	r7, #24
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}

08001972 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001972:	b580      	push	{r7, lr}
 8001974:	b082      	sub	sp, #8
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f7ff ffb0 	bl	80018e0 <SysTick_Config>
 8001980:	4603      	mov	r3, r0
}
 8001982:	4618      	mov	r0, r3
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
	...

0800198c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800198c:	b480      	push	{r7}
 800198e:	b08b      	sub	sp, #44	@ 0x2c
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001996:	2300      	movs	r3, #0
 8001998:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800199a:	2300      	movs	r3, #0
 800199c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800199e:	e169      	b.n	8001c74 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80019a0:	2201      	movs	r2, #1
 80019a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a4:	fa02 f303 	lsl.w	r3, r2, r3
 80019a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	69fa      	ldr	r2, [r7, #28]
 80019b0:	4013      	ands	r3, r2
 80019b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019b4:	69ba      	ldr	r2, [r7, #24]
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	429a      	cmp	r2, r3
 80019ba:	f040 8158 	bne.w	8001c6e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	4a9a      	ldr	r2, [pc, #616]	@ (8001c2c <HAL_GPIO_Init+0x2a0>)
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d05e      	beq.n	8001a86 <HAL_GPIO_Init+0xfa>
 80019c8:	4a98      	ldr	r2, [pc, #608]	@ (8001c2c <HAL_GPIO_Init+0x2a0>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d875      	bhi.n	8001aba <HAL_GPIO_Init+0x12e>
 80019ce:	4a98      	ldr	r2, [pc, #608]	@ (8001c30 <HAL_GPIO_Init+0x2a4>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d058      	beq.n	8001a86 <HAL_GPIO_Init+0xfa>
 80019d4:	4a96      	ldr	r2, [pc, #600]	@ (8001c30 <HAL_GPIO_Init+0x2a4>)
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d86f      	bhi.n	8001aba <HAL_GPIO_Init+0x12e>
 80019da:	4a96      	ldr	r2, [pc, #600]	@ (8001c34 <HAL_GPIO_Init+0x2a8>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d052      	beq.n	8001a86 <HAL_GPIO_Init+0xfa>
 80019e0:	4a94      	ldr	r2, [pc, #592]	@ (8001c34 <HAL_GPIO_Init+0x2a8>)
 80019e2:	4293      	cmp	r3, r2
 80019e4:	d869      	bhi.n	8001aba <HAL_GPIO_Init+0x12e>
 80019e6:	4a94      	ldr	r2, [pc, #592]	@ (8001c38 <HAL_GPIO_Init+0x2ac>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d04c      	beq.n	8001a86 <HAL_GPIO_Init+0xfa>
 80019ec:	4a92      	ldr	r2, [pc, #584]	@ (8001c38 <HAL_GPIO_Init+0x2ac>)
 80019ee:	4293      	cmp	r3, r2
 80019f0:	d863      	bhi.n	8001aba <HAL_GPIO_Init+0x12e>
 80019f2:	4a92      	ldr	r2, [pc, #584]	@ (8001c3c <HAL_GPIO_Init+0x2b0>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d046      	beq.n	8001a86 <HAL_GPIO_Init+0xfa>
 80019f8:	4a90      	ldr	r2, [pc, #576]	@ (8001c3c <HAL_GPIO_Init+0x2b0>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d85d      	bhi.n	8001aba <HAL_GPIO_Init+0x12e>
 80019fe:	2b12      	cmp	r3, #18
 8001a00:	d82a      	bhi.n	8001a58 <HAL_GPIO_Init+0xcc>
 8001a02:	2b12      	cmp	r3, #18
 8001a04:	d859      	bhi.n	8001aba <HAL_GPIO_Init+0x12e>
 8001a06:	a201      	add	r2, pc, #4	@ (adr r2, 8001a0c <HAL_GPIO_Init+0x80>)
 8001a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a0c:	08001a87 	.word	0x08001a87
 8001a10:	08001a61 	.word	0x08001a61
 8001a14:	08001a73 	.word	0x08001a73
 8001a18:	08001ab5 	.word	0x08001ab5
 8001a1c:	08001abb 	.word	0x08001abb
 8001a20:	08001abb 	.word	0x08001abb
 8001a24:	08001abb 	.word	0x08001abb
 8001a28:	08001abb 	.word	0x08001abb
 8001a2c:	08001abb 	.word	0x08001abb
 8001a30:	08001abb 	.word	0x08001abb
 8001a34:	08001abb 	.word	0x08001abb
 8001a38:	08001abb 	.word	0x08001abb
 8001a3c:	08001abb 	.word	0x08001abb
 8001a40:	08001abb 	.word	0x08001abb
 8001a44:	08001abb 	.word	0x08001abb
 8001a48:	08001abb 	.word	0x08001abb
 8001a4c:	08001abb 	.word	0x08001abb
 8001a50:	08001a69 	.word	0x08001a69
 8001a54:	08001a7d 	.word	0x08001a7d
 8001a58:	4a79      	ldr	r2, [pc, #484]	@ (8001c40 <HAL_GPIO_Init+0x2b4>)
 8001a5a:	4293      	cmp	r3, r2
 8001a5c:	d013      	beq.n	8001a86 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a5e:	e02c      	b.n	8001aba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	623b      	str	r3, [r7, #32]
          break;
 8001a66:	e029      	b.n	8001abc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	3304      	adds	r3, #4
 8001a6e:	623b      	str	r3, [r7, #32]
          break;
 8001a70:	e024      	b.n	8001abc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	68db      	ldr	r3, [r3, #12]
 8001a76:	3308      	adds	r3, #8
 8001a78:	623b      	str	r3, [r7, #32]
          break;
 8001a7a:	e01f      	b.n	8001abc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	330c      	adds	r3, #12
 8001a82:	623b      	str	r3, [r7, #32]
          break;
 8001a84:	e01a      	b.n	8001abc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d102      	bne.n	8001a94 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a8e:	2304      	movs	r3, #4
 8001a90:	623b      	str	r3, [r7, #32]
          break;
 8001a92:	e013      	b.n	8001abc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	689b      	ldr	r3, [r3, #8]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d105      	bne.n	8001aa8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a9c:	2308      	movs	r3, #8
 8001a9e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	69fa      	ldr	r2, [r7, #28]
 8001aa4:	611a      	str	r2, [r3, #16]
          break;
 8001aa6:	e009      	b.n	8001abc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001aa8:	2308      	movs	r3, #8
 8001aaa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	69fa      	ldr	r2, [r7, #28]
 8001ab0:	615a      	str	r2, [r3, #20]
          break;
 8001ab2:	e003      	b.n	8001abc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	623b      	str	r3, [r7, #32]
          break;
 8001ab8:	e000      	b.n	8001abc <HAL_GPIO_Init+0x130>
          break;
 8001aba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001abc:	69bb      	ldr	r3, [r7, #24]
 8001abe:	2bff      	cmp	r3, #255	@ 0xff
 8001ac0:	d801      	bhi.n	8001ac6 <HAL_GPIO_Init+0x13a>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	e001      	b.n	8001aca <HAL_GPIO_Init+0x13e>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	3304      	adds	r3, #4
 8001aca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001acc:	69bb      	ldr	r3, [r7, #24]
 8001ace:	2bff      	cmp	r3, #255	@ 0xff
 8001ad0:	d802      	bhi.n	8001ad8 <HAL_GPIO_Init+0x14c>
 8001ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	e002      	b.n	8001ade <HAL_GPIO_Init+0x152>
 8001ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ada:	3b08      	subs	r3, #8
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	210f      	movs	r1, #15
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	fa01 f303 	lsl.w	r3, r1, r3
 8001aec:	43db      	mvns	r3, r3
 8001aee:	401a      	ands	r2, r3
 8001af0:	6a39      	ldr	r1, [r7, #32]
 8001af2:	693b      	ldr	r3, [r7, #16]
 8001af4:	fa01 f303 	lsl.w	r3, r1, r3
 8001af8:	431a      	orrs	r2, r3
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	f000 80b1 	beq.w	8001c6e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b0c:	4b4d      	ldr	r3, [pc, #308]	@ (8001c44 <HAL_GPIO_Init+0x2b8>)
 8001b0e:	699b      	ldr	r3, [r3, #24]
 8001b10:	4a4c      	ldr	r2, [pc, #304]	@ (8001c44 <HAL_GPIO_Init+0x2b8>)
 8001b12:	f043 0301 	orr.w	r3, r3, #1
 8001b16:	6193      	str	r3, [r2, #24]
 8001b18:	4b4a      	ldr	r3, [pc, #296]	@ (8001c44 <HAL_GPIO_Init+0x2b8>)
 8001b1a:	699b      	ldr	r3, [r3, #24]
 8001b1c:	f003 0301 	and.w	r3, r3, #1
 8001b20:	60bb      	str	r3, [r7, #8]
 8001b22:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b24:	4a48      	ldr	r2, [pc, #288]	@ (8001c48 <HAL_GPIO_Init+0x2bc>)
 8001b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b28:	089b      	lsrs	r3, r3, #2
 8001b2a:	3302      	adds	r3, #2
 8001b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b30:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b34:	f003 0303 	and.w	r3, r3, #3
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	220f      	movs	r2, #15
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	43db      	mvns	r3, r3
 8001b42:	68fa      	ldr	r2, [r7, #12]
 8001b44:	4013      	ands	r3, r2
 8001b46:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	4a40      	ldr	r2, [pc, #256]	@ (8001c4c <HAL_GPIO_Init+0x2c0>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d013      	beq.n	8001b78 <HAL_GPIO_Init+0x1ec>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	4a3f      	ldr	r2, [pc, #252]	@ (8001c50 <HAL_GPIO_Init+0x2c4>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d00d      	beq.n	8001b74 <HAL_GPIO_Init+0x1e8>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	4a3e      	ldr	r2, [pc, #248]	@ (8001c54 <HAL_GPIO_Init+0x2c8>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d007      	beq.n	8001b70 <HAL_GPIO_Init+0x1e4>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4a3d      	ldr	r2, [pc, #244]	@ (8001c58 <HAL_GPIO_Init+0x2cc>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d101      	bne.n	8001b6c <HAL_GPIO_Init+0x1e0>
 8001b68:	2303      	movs	r3, #3
 8001b6a:	e006      	b.n	8001b7a <HAL_GPIO_Init+0x1ee>
 8001b6c:	2304      	movs	r3, #4
 8001b6e:	e004      	b.n	8001b7a <HAL_GPIO_Init+0x1ee>
 8001b70:	2302      	movs	r3, #2
 8001b72:	e002      	b.n	8001b7a <HAL_GPIO_Init+0x1ee>
 8001b74:	2301      	movs	r3, #1
 8001b76:	e000      	b.n	8001b7a <HAL_GPIO_Init+0x1ee>
 8001b78:	2300      	movs	r3, #0
 8001b7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b7c:	f002 0203 	and.w	r2, r2, #3
 8001b80:	0092      	lsls	r2, r2, #2
 8001b82:	4093      	lsls	r3, r2
 8001b84:	68fa      	ldr	r2, [r7, #12]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b8a:	492f      	ldr	r1, [pc, #188]	@ (8001c48 <HAL_GPIO_Init+0x2bc>)
 8001b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b8e:	089b      	lsrs	r3, r3, #2
 8001b90:	3302      	adds	r3, #2
 8001b92:	68fa      	ldr	r2, [r7, #12]
 8001b94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d006      	beq.n	8001bb2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ba4:	4b2d      	ldr	r3, [pc, #180]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001ba6:	689a      	ldr	r2, [r3, #8]
 8001ba8:	492c      	ldr	r1, [pc, #176]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	4313      	orrs	r3, r2
 8001bae:	608b      	str	r3, [r1, #8]
 8001bb0:	e006      	b.n	8001bc0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001bb2:	4b2a      	ldr	r3, [pc, #168]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bb4:	689a      	ldr	r2, [r3, #8]
 8001bb6:	69bb      	ldr	r3, [r7, #24]
 8001bb8:	43db      	mvns	r3, r3
 8001bba:	4928      	ldr	r1, [pc, #160]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bbc:	4013      	ands	r3, r2
 8001bbe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d006      	beq.n	8001bda <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001bcc:	4b23      	ldr	r3, [pc, #140]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bce:	68da      	ldr	r2, [r3, #12]
 8001bd0:	4922      	ldr	r1, [pc, #136]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bd2:	69bb      	ldr	r3, [r7, #24]
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	60cb      	str	r3, [r1, #12]
 8001bd8:	e006      	b.n	8001be8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001bda:	4b20      	ldr	r3, [pc, #128]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bdc:	68da      	ldr	r2, [r3, #12]
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	43db      	mvns	r3, r3
 8001be2:	491e      	ldr	r1, [pc, #120]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001be4:	4013      	ands	r3, r2
 8001be6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d006      	beq.n	8001c02 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001bf4:	4b19      	ldr	r3, [pc, #100]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bf6:	685a      	ldr	r2, [r3, #4]
 8001bf8:	4918      	ldr	r1, [pc, #96]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	604b      	str	r3, [r1, #4]
 8001c00:	e006      	b.n	8001c10 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c02:	4b16      	ldr	r3, [pc, #88]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001c04:	685a      	ldr	r2, [r3, #4]
 8001c06:	69bb      	ldr	r3, [r7, #24]
 8001c08:	43db      	mvns	r3, r3
 8001c0a:	4914      	ldr	r1, [pc, #80]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d021      	beq.n	8001c60 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001c1c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001c1e:	681a      	ldr	r2, [r3, #0]
 8001c20:	490e      	ldr	r1, [pc, #56]	@ (8001c5c <HAL_GPIO_Init+0x2d0>)
 8001c22:	69bb      	ldr	r3, [r7, #24]
 8001c24:	4313      	orrs	r3, r2
 8001c26:	600b      	str	r3, [r1, #0]
 8001c28:	e021      	b.n	8001c6e <HAL_GPIO_Init+0x2e2>
 8001c2a:	bf00      	nop
 8001c2c:	10320000 	.word	0x10320000
 8001c30:	10310000 	.word	0x10310000
 8001c34:	10220000 	.word	0x10220000
 8001c38:	10210000 	.word	0x10210000
 8001c3c:	10120000 	.word	0x10120000
 8001c40:	10110000 	.word	0x10110000
 8001c44:	40021000 	.word	0x40021000
 8001c48:	40010000 	.word	0x40010000
 8001c4c:	40010800 	.word	0x40010800
 8001c50:	40010c00 	.word	0x40010c00
 8001c54:	40011000 	.word	0x40011000
 8001c58:	40011400 	.word	0x40011400
 8001c5c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c60:	4b0b      	ldr	r3, [pc, #44]	@ (8001c90 <HAL_GPIO_Init+0x304>)
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	43db      	mvns	r3, r3
 8001c68:	4909      	ldr	r1, [pc, #36]	@ (8001c90 <HAL_GPIO_Init+0x304>)
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c70:	3301      	adds	r3, #1
 8001c72:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	681a      	ldr	r2, [r3, #0]
 8001c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c7a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	f47f ae8e 	bne.w	80019a0 <HAL_GPIO_Init+0x14>
  }
}
 8001c84:	bf00      	nop
 8001c86:	bf00      	nop
 8001c88:	372c      	adds	r7, #44	@ 0x2c
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bc80      	pop	{r7}
 8001c8e:	4770      	bx	lr
 8001c90:	40010400 	.word	0x40010400

08001c94 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c94:	b480      	push	{r7}
 8001c96:	b085      	sub	sp, #20
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	689a      	ldr	r2, [r3, #8]
 8001ca4:	887b      	ldrh	r3, [r7, #2]
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d002      	beq.n	8001cb2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001cac:	2301      	movs	r3, #1
 8001cae:	73fb      	strb	r3, [r7, #15]
 8001cb0:	e001      	b.n	8001cb6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3714      	adds	r7, #20
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bc80      	pop	{r7}
 8001cc0:	4770      	bx	lr

08001cc2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001cc2:	b480      	push	{r7}
 8001cc4:	b083      	sub	sp, #12
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	6078      	str	r0, [r7, #4]
 8001cca:	460b      	mov	r3, r1
 8001ccc:	807b      	strh	r3, [r7, #2]
 8001cce:	4613      	mov	r3, r2
 8001cd0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cd2:	787b      	ldrb	r3, [r7, #1]
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d003      	beq.n	8001ce0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cd8:	887a      	ldrh	r2, [r7, #2]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001cde:	e003      	b.n	8001ce8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001ce0:	887b      	ldrh	r3, [r7, #2]
 8001ce2:	041a      	lsls	r2, r3, #16
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	611a      	str	r2, [r3, #16]
}
 8001ce8:	bf00      	nop
 8001cea:	370c      	adds	r7, #12
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bc80      	pop	{r7}
 8001cf0:	4770      	bx	lr
	...

08001cf4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b086      	sub	sp, #24
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d101      	bne.n	8001d06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e272      	b.n	80021ec <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 0301 	and.w	r3, r3, #1
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	f000 8087 	beq.w	8001e22 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d14:	4b92      	ldr	r3, [pc, #584]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f003 030c 	and.w	r3, r3, #12
 8001d1c:	2b04      	cmp	r3, #4
 8001d1e:	d00c      	beq.n	8001d3a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d20:	4b8f      	ldr	r3, [pc, #572]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f003 030c 	and.w	r3, r3, #12
 8001d28:	2b08      	cmp	r3, #8
 8001d2a:	d112      	bne.n	8001d52 <HAL_RCC_OscConfig+0x5e>
 8001d2c:	4b8c      	ldr	r3, [pc, #560]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d38:	d10b      	bne.n	8001d52 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d3a:	4b89      	ldr	r3, [pc, #548]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d06c      	beq.n	8001e20 <HAL_RCC_OscConfig+0x12c>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d168      	bne.n	8001e20 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e24c      	b.n	80021ec <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d5a:	d106      	bne.n	8001d6a <HAL_RCC_OscConfig+0x76>
 8001d5c:	4b80      	ldr	r3, [pc, #512]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a7f      	ldr	r2, [pc, #508]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001d62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d66:	6013      	str	r3, [r2, #0]
 8001d68:	e02e      	b.n	8001dc8 <HAL_RCC_OscConfig+0xd4>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d10c      	bne.n	8001d8c <HAL_RCC_OscConfig+0x98>
 8001d72:	4b7b      	ldr	r3, [pc, #492]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a7a      	ldr	r2, [pc, #488]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001d78:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d7c:	6013      	str	r3, [r2, #0]
 8001d7e:	4b78      	ldr	r3, [pc, #480]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4a77      	ldr	r2, [pc, #476]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001d84:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d88:	6013      	str	r3, [r2, #0]
 8001d8a:	e01d      	b.n	8001dc8 <HAL_RCC_OscConfig+0xd4>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001d94:	d10c      	bne.n	8001db0 <HAL_RCC_OscConfig+0xbc>
 8001d96:	4b72      	ldr	r3, [pc, #456]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a71      	ldr	r2, [pc, #452]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001d9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001da0:	6013      	str	r3, [r2, #0]
 8001da2:	4b6f      	ldr	r3, [pc, #444]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a6e      	ldr	r2, [pc, #440]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001da8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dac:	6013      	str	r3, [r2, #0]
 8001dae:	e00b      	b.n	8001dc8 <HAL_RCC_OscConfig+0xd4>
 8001db0:	4b6b      	ldr	r3, [pc, #428]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a6a      	ldr	r2, [pc, #424]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001db6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001dba:	6013      	str	r3, [r2, #0]
 8001dbc:	4b68      	ldr	r3, [pc, #416]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a67      	ldr	r2, [pc, #412]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001dc2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001dc6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d013      	beq.n	8001df8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dd0:	f7ff fcca 	bl	8001768 <HAL_GetTick>
 8001dd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dd6:	e008      	b.n	8001dea <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dd8:	f7ff fcc6 	bl	8001768 <HAL_GetTick>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	2b64      	cmp	r3, #100	@ 0x64
 8001de4:	d901      	bls.n	8001dea <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001de6:	2303      	movs	r3, #3
 8001de8:	e200      	b.n	80021ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dea:	4b5d      	ldr	r3, [pc, #372]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d0f0      	beq.n	8001dd8 <HAL_RCC_OscConfig+0xe4>
 8001df6:	e014      	b.n	8001e22 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df8:	f7ff fcb6 	bl	8001768 <HAL_GetTick>
 8001dfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dfe:	e008      	b.n	8001e12 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e00:	f7ff fcb2 	bl	8001768 <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	1ad3      	subs	r3, r2, r3
 8001e0a:	2b64      	cmp	r3, #100	@ 0x64
 8001e0c:	d901      	bls.n	8001e12 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e0e:	2303      	movs	r3, #3
 8001e10:	e1ec      	b.n	80021ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e12:	4b53      	ldr	r3, [pc, #332]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d1f0      	bne.n	8001e00 <HAL_RCC_OscConfig+0x10c>
 8001e1e:	e000      	b.n	8001e22 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0302 	and.w	r3, r3, #2
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d063      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e2e:	4b4c      	ldr	r3, [pc, #304]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	f003 030c 	and.w	r3, r3, #12
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d00b      	beq.n	8001e52 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e3a:	4b49      	ldr	r3, [pc, #292]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	f003 030c 	and.w	r3, r3, #12
 8001e42:	2b08      	cmp	r3, #8
 8001e44:	d11c      	bne.n	8001e80 <HAL_RCC_OscConfig+0x18c>
 8001e46:	4b46      	ldr	r3, [pc, #280]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d116      	bne.n	8001e80 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e52:	4b43      	ldr	r3, [pc, #268]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0302 	and.w	r3, r3, #2
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d005      	beq.n	8001e6a <HAL_RCC_OscConfig+0x176>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	691b      	ldr	r3, [r3, #16]
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d001      	beq.n	8001e6a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e1c0      	b.n	80021ec <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e6a:	4b3d      	ldr	r3, [pc, #244]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	695b      	ldr	r3, [r3, #20]
 8001e76:	00db      	lsls	r3, r3, #3
 8001e78:	4939      	ldr	r1, [pc, #228]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e7e:	e03a      	b.n	8001ef6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	691b      	ldr	r3, [r3, #16]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d020      	beq.n	8001eca <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e88:	4b36      	ldr	r3, [pc, #216]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e8e:	f7ff fc6b 	bl	8001768 <HAL_GetTick>
 8001e92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e94:	e008      	b.n	8001ea8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e96:	f7ff fc67 	bl	8001768 <HAL_GetTick>
 8001e9a:	4602      	mov	r2, r0
 8001e9c:	693b      	ldr	r3, [r7, #16]
 8001e9e:	1ad3      	subs	r3, r2, r3
 8001ea0:	2b02      	cmp	r3, #2
 8001ea2:	d901      	bls.n	8001ea8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ea4:	2303      	movs	r3, #3
 8001ea6:	e1a1      	b.n	80021ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ea8:	4b2d      	ldr	r3, [pc, #180]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 0302 	and.w	r3, r3, #2
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d0f0      	beq.n	8001e96 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001eb4:	4b2a      	ldr	r3, [pc, #168]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	695b      	ldr	r3, [r3, #20]
 8001ec0:	00db      	lsls	r3, r3, #3
 8001ec2:	4927      	ldr	r1, [pc, #156]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	600b      	str	r3, [r1, #0]
 8001ec8:	e015      	b.n	8001ef6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eca:	4b26      	ldr	r3, [pc, #152]	@ (8001f64 <HAL_RCC_OscConfig+0x270>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed0:	f7ff fc4a 	bl	8001768 <HAL_GetTick>
 8001ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ed6:	e008      	b.n	8001eea <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ed8:	f7ff fc46 	bl	8001768 <HAL_GetTick>
 8001edc:	4602      	mov	r2, r0
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	1ad3      	subs	r3, r2, r3
 8001ee2:	2b02      	cmp	r3, #2
 8001ee4:	d901      	bls.n	8001eea <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e180      	b.n	80021ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eea:	4b1d      	ldr	r3, [pc, #116]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0302 	and.w	r3, r3, #2
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d1f0      	bne.n	8001ed8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0308 	and.w	r3, r3, #8
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d03a      	beq.n	8001f78 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	699b      	ldr	r3, [r3, #24]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d019      	beq.n	8001f3e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f0a:	4b17      	ldr	r3, [pc, #92]	@ (8001f68 <HAL_RCC_OscConfig+0x274>)
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f10:	f7ff fc2a 	bl	8001768 <HAL_GetTick>
 8001f14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f16:	e008      	b.n	8001f2a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f18:	f7ff fc26 	bl	8001768 <HAL_GetTick>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d901      	bls.n	8001f2a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f26:	2303      	movs	r3, #3
 8001f28:	e160      	b.n	80021ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8001f60 <HAL_RCC_OscConfig+0x26c>)
 8001f2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d0f0      	beq.n	8001f18 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f36:	2001      	movs	r0, #1
 8001f38:	f000 fa9c 	bl	8002474 <RCC_Delay>
 8001f3c:	e01c      	b.n	8001f78 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001f68 <HAL_RCC_OscConfig+0x274>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f44:	f7ff fc10 	bl	8001768 <HAL_GetTick>
 8001f48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f4a:	e00f      	b.n	8001f6c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f4c:	f7ff fc0c 	bl	8001768 <HAL_GetTick>
 8001f50:	4602      	mov	r2, r0
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	2b02      	cmp	r3, #2
 8001f58:	d908      	bls.n	8001f6c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	e146      	b.n	80021ec <HAL_RCC_OscConfig+0x4f8>
 8001f5e:	bf00      	nop
 8001f60:	40021000 	.word	0x40021000
 8001f64:	42420000 	.word	0x42420000
 8001f68:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f6c:	4b92      	ldr	r3, [pc, #584]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 8001f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f70:	f003 0302 	and.w	r3, r3, #2
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d1e9      	bne.n	8001f4c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0304 	and.w	r3, r3, #4
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	f000 80a6 	beq.w	80020d2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f86:	2300      	movs	r3, #0
 8001f88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f8a:	4b8b      	ldr	r3, [pc, #556]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 8001f8c:	69db      	ldr	r3, [r3, #28]
 8001f8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d10d      	bne.n	8001fb2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f96:	4b88      	ldr	r3, [pc, #544]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 8001f98:	69db      	ldr	r3, [r3, #28]
 8001f9a:	4a87      	ldr	r2, [pc, #540]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 8001f9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fa0:	61d3      	str	r3, [r2, #28]
 8001fa2:	4b85      	ldr	r3, [pc, #532]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 8001fa4:	69db      	ldr	r3, [r3, #28]
 8001fa6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001faa:	60bb      	str	r3, [r7, #8]
 8001fac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb2:	4b82      	ldr	r3, [pc, #520]	@ (80021bc <HAL_RCC_OscConfig+0x4c8>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d118      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fbe:	4b7f      	ldr	r3, [pc, #508]	@ (80021bc <HAL_RCC_OscConfig+0x4c8>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	4a7e      	ldr	r2, [pc, #504]	@ (80021bc <HAL_RCC_OscConfig+0x4c8>)
 8001fc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fca:	f7ff fbcd 	bl	8001768 <HAL_GetTick>
 8001fce:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fd0:	e008      	b.n	8001fe4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fd2:	f7ff fbc9 	bl	8001768 <HAL_GetTick>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	2b64      	cmp	r3, #100	@ 0x64
 8001fde:	d901      	bls.n	8001fe4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	e103      	b.n	80021ec <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fe4:	4b75      	ldr	r3, [pc, #468]	@ (80021bc <HAL_RCC_OscConfig+0x4c8>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d0f0      	beq.n	8001fd2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	68db      	ldr	r3, [r3, #12]
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d106      	bne.n	8002006 <HAL_RCC_OscConfig+0x312>
 8001ff8:	4b6f      	ldr	r3, [pc, #444]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 8001ffa:	6a1b      	ldr	r3, [r3, #32]
 8001ffc:	4a6e      	ldr	r2, [pc, #440]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 8001ffe:	f043 0301 	orr.w	r3, r3, #1
 8002002:	6213      	str	r3, [r2, #32]
 8002004:	e02d      	b.n	8002062 <HAL_RCC_OscConfig+0x36e>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d10c      	bne.n	8002028 <HAL_RCC_OscConfig+0x334>
 800200e:	4b6a      	ldr	r3, [pc, #424]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 8002010:	6a1b      	ldr	r3, [r3, #32]
 8002012:	4a69      	ldr	r2, [pc, #420]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 8002014:	f023 0301 	bic.w	r3, r3, #1
 8002018:	6213      	str	r3, [r2, #32]
 800201a:	4b67      	ldr	r3, [pc, #412]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 800201c:	6a1b      	ldr	r3, [r3, #32]
 800201e:	4a66      	ldr	r2, [pc, #408]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 8002020:	f023 0304 	bic.w	r3, r3, #4
 8002024:	6213      	str	r3, [r2, #32]
 8002026:	e01c      	b.n	8002062 <HAL_RCC_OscConfig+0x36e>
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	2b05      	cmp	r3, #5
 800202e:	d10c      	bne.n	800204a <HAL_RCC_OscConfig+0x356>
 8002030:	4b61      	ldr	r3, [pc, #388]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 8002032:	6a1b      	ldr	r3, [r3, #32]
 8002034:	4a60      	ldr	r2, [pc, #384]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 8002036:	f043 0304 	orr.w	r3, r3, #4
 800203a:	6213      	str	r3, [r2, #32]
 800203c:	4b5e      	ldr	r3, [pc, #376]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 800203e:	6a1b      	ldr	r3, [r3, #32]
 8002040:	4a5d      	ldr	r2, [pc, #372]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 8002042:	f043 0301 	orr.w	r3, r3, #1
 8002046:	6213      	str	r3, [r2, #32]
 8002048:	e00b      	b.n	8002062 <HAL_RCC_OscConfig+0x36e>
 800204a:	4b5b      	ldr	r3, [pc, #364]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 800204c:	6a1b      	ldr	r3, [r3, #32]
 800204e:	4a5a      	ldr	r2, [pc, #360]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 8002050:	f023 0301 	bic.w	r3, r3, #1
 8002054:	6213      	str	r3, [r2, #32]
 8002056:	4b58      	ldr	r3, [pc, #352]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 8002058:	6a1b      	ldr	r3, [r3, #32]
 800205a:	4a57      	ldr	r2, [pc, #348]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 800205c:	f023 0304 	bic.w	r3, r3, #4
 8002060:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	68db      	ldr	r3, [r3, #12]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d015      	beq.n	8002096 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800206a:	f7ff fb7d 	bl	8001768 <HAL_GetTick>
 800206e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002070:	e00a      	b.n	8002088 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002072:	f7ff fb79 	bl	8001768 <HAL_GetTick>
 8002076:	4602      	mov	r2, r0
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002080:	4293      	cmp	r3, r2
 8002082:	d901      	bls.n	8002088 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002084:	2303      	movs	r3, #3
 8002086:	e0b1      	b.n	80021ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002088:	4b4b      	ldr	r3, [pc, #300]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 800208a:	6a1b      	ldr	r3, [r3, #32]
 800208c:	f003 0302 	and.w	r3, r3, #2
 8002090:	2b00      	cmp	r3, #0
 8002092:	d0ee      	beq.n	8002072 <HAL_RCC_OscConfig+0x37e>
 8002094:	e014      	b.n	80020c0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002096:	f7ff fb67 	bl	8001768 <HAL_GetTick>
 800209a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800209c:	e00a      	b.n	80020b4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800209e:	f7ff fb63 	bl	8001768 <HAL_GetTick>
 80020a2:	4602      	mov	r2, r0
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d901      	bls.n	80020b4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80020b0:	2303      	movs	r3, #3
 80020b2:	e09b      	b.n	80021ec <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020b4:	4b40      	ldr	r3, [pc, #256]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 80020b6:	6a1b      	ldr	r3, [r3, #32]
 80020b8:	f003 0302 	and.w	r3, r3, #2
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d1ee      	bne.n	800209e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020c0:	7dfb      	ldrb	r3, [r7, #23]
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d105      	bne.n	80020d2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020c6:	4b3c      	ldr	r3, [pc, #240]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 80020c8:	69db      	ldr	r3, [r3, #28]
 80020ca:	4a3b      	ldr	r2, [pc, #236]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 80020cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80020d0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	69db      	ldr	r3, [r3, #28]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	f000 8087 	beq.w	80021ea <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020dc:	4b36      	ldr	r3, [pc, #216]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	f003 030c 	and.w	r3, r3, #12
 80020e4:	2b08      	cmp	r3, #8
 80020e6:	d061      	beq.n	80021ac <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	69db      	ldr	r3, [r3, #28]
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d146      	bne.n	800217e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020f0:	4b33      	ldr	r3, [pc, #204]	@ (80021c0 <HAL_RCC_OscConfig+0x4cc>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020f6:	f7ff fb37 	bl	8001768 <HAL_GetTick>
 80020fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020fc:	e008      	b.n	8002110 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020fe:	f7ff fb33 	bl	8001768 <HAL_GetTick>
 8002102:	4602      	mov	r2, r0
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	2b02      	cmp	r3, #2
 800210a:	d901      	bls.n	8002110 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e06d      	b.n	80021ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002110:	4b29      	ldr	r3, [pc, #164]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002118:	2b00      	cmp	r3, #0
 800211a:	d1f0      	bne.n	80020fe <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6a1b      	ldr	r3, [r3, #32]
 8002120:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002124:	d108      	bne.n	8002138 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002126:	4b24      	ldr	r3, [pc, #144]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	689b      	ldr	r3, [r3, #8]
 8002132:	4921      	ldr	r1, [pc, #132]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 8002134:	4313      	orrs	r3, r2
 8002136:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002138:	4b1f      	ldr	r3, [pc, #124]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 800213a:	685b      	ldr	r3, [r3, #4]
 800213c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6a19      	ldr	r1, [r3, #32]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002148:	430b      	orrs	r3, r1
 800214a:	491b      	ldr	r1, [pc, #108]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 800214c:	4313      	orrs	r3, r2
 800214e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002150:	4b1b      	ldr	r3, [pc, #108]	@ (80021c0 <HAL_RCC_OscConfig+0x4cc>)
 8002152:	2201      	movs	r2, #1
 8002154:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002156:	f7ff fb07 	bl	8001768 <HAL_GetTick>
 800215a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800215c:	e008      	b.n	8002170 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800215e:	f7ff fb03 	bl	8001768 <HAL_GetTick>
 8002162:	4602      	mov	r2, r0
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	1ad3      	subs	r3, r2, r3
 8002168:	2b02      	cmp	r3, #2
 800216a:	d901      	bls.n	8002170 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800216c:	2303      	movs	r3, #3
 800216e:	e03d      	b.n	80021ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002170:	4b11      	ldr	r3, [pc, #68]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002178:	2b00      	cmp	r3, #0
 800217a:	d0f0      	beq.n	800215e <HAL_RCC_OscConfig+0x46a>
 800217c:	e035      	b.n	80021ea <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800217e:	4b10      	ldr	r3, [pc, #64]	@ (80021c0 <HAL_RCC_OscConfig+0x4cc>)
 8002180:	2200      	movs	r2, #0
 8002182:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002184:	f7ff faf0 	bl	8001768 <HAL_GetTick>
 8002188:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800218a:	e008      	b.n	800219e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800218c:	f7ff faec 	bl	8001768 <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	2b02      	cmp	r3, #2
 8002198:	d901      	bls.n	800219e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e026      	b.n	80021ec <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800219e:	4b06      	ldr	r3, [pc, #24]	@ (80021b8 <HAL_RCC_OscConfig+0x4c4>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d1f0      	bne.n	800218c <HAL_RCC_OscConfig+0x498>
 80021aa:	e01e      	b.n	80021ea <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	69db      	ldr	r3, [r3, #28]
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d107      	bne.n	80021c4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80021b4:	2301      	movs	r3, #1
 80021b6:	e019      	b.n	80021ec <HAL_RCC_OscConfig+0x4f8>
 80021b8:	40021000 	.word	0x40021000
 80021bc:	40007000 	.word	0x40007000
 80021c0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021c4:	4b0b      	ldr	r3, [pc, #44]	@ (80021f4 <HAL_RCC_OscConfig+0x500>)
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6a1b      	ldr	r3, [r3, #32]
 80021d4:	429a      	cmp	r2, r3
 80021d6:	d106      	bne.n	80021e6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d001      	beq.n	80021ea <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	e000      	b.n	80021ec <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80021ea:	2300      	movs	r3, #0
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3718      	adds	r7, #24
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	40021000 	.word	0x40021000

080021f8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d101      	bne.n	800220c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	e0d0      	b.n	80023ae <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800220c:	4b6a      	ldr	r3, [pc, #424]	@ (80023b8 <HAL_RCC_ClockConfig+0x1c0>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0307 	and.w	r3, r3, #7
 8002214:	683a      	ldr	r2, [r7, #0]
 8002216:	429a      	cmp	r2, r3
 8002218:	d910      	bls.n	800223c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800221a:	4b67      	ldr	r3, [pc, #412]	@ (80023b8 <HAL_RCC_ClockConfig+0x1c0>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f023 0207 	bic.w	r2, r3, #7
 8002222:	4965      	ldr	r1, [pc, #404]	@ (80023b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	4313      	orrs	r3, r2
 8002228:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800222a:	4b63      	ldr	r3, [pc, #396]	@ (80023b8 <HAL_RCC_ClockConfig+0x1c0>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 0307 	and.w	r3, r3, #7
 8002232:	683a      	ldr	r2, [r7, #0]
 8002234:	429a      	cmp	r2, r3
 8002236:	d001      	beq.n	800223c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002238:	2301      	movs	r3, #1
 800223a:	e0b8      	b.n	80023ae <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0302 	and.w	r3, r3, #2
 8002244:	2b00      	cmp	r3, #0
 8002246:	d020      	beq.n	800228a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 0304 	and.w	r3, r3, #4
 8002250:	2b00      	cmp	r3, #0
 8002252:	d005      	beq.n	8002260 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002254:	4b59      	ldr	r3, [pc, #356]	@ (80023bc <HAL_RCC_ClockConfig+0x1c4>)
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	4a58      	ldr	r2, [pc, #352]	@ (80023bc <HAL_RCC_ClockConfig+0x1c4>)
 800225a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800225e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0308 	and.w	r3, r3, #8
 8002268:	2b00      	cmp	r3, #0
 800226a:	d005      	beq.n	8002278 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800226c:	4b53      	ldr	r3, [pc, #332]	@ (80023bc <HAL_RCC_ClockConfig+0x1c4>)
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	4a52      	ldr	r2, [pc, #328]	@ (80023bc <HAL_RCC_ClockConfig+0x1c4>)
 8002272:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002276:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002278:	4b50      	ldr	r3, [pc, #320]	@ (80023bc <HAL_RCC_ClockConfig+0x1c4>)
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	494d      	ldr	r1, [pc, #308]	@ (80023bc <HAL_RCC_ClockConfig+0x1c4>)
 8002286:	4313      	orrs	r3, r2
 8002288:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0301 	and.w	r3, r3, #1
 8002292:	2b00      	cmp	r3, #0
 8002294:	d040      	beq.n	8002318 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	2b01      	cmp	r3, #1
 800229c:	d107      	bne.n	80022ae <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800229e:	4b47      	ldr	r3, [pc, #284]	@ (80023bc <HAL_RCC_ClockConfig+0x1c4>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d115      	bne.n	80022d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e07f      	b.n	80023ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	2b02      	cmp	r3, #2
 80022b4:	d107      	bne.n	80022c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022b6:	4b41      	ldr	r3, [pc, #260]	@ (80023bc <HAL_RCC_ClockConfig+0x1c4>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d109      	bne.n	80022d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e073      	b.n	80023ae <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022c6:	4b3d      	ldr	r3, [pc, #244]	@ (80023bc <HAL_RCC_ClockConfig+0x1c4>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0302 	and.w	r3, r3, #2
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d101      	bne.n	80022d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022d2:	2301      	movs	r3, #1
 80022d4:	e06b      	b.n	80023ae <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022d6:	4b39      	ldr	r3, [pc, #228]	@ (80023bc <HAL_RCC_ClockConfig+0x1c4>)
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f023 0203 	bic.w	r2, r3, #3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	4936      	ldr	r1, [pc, #216]	@ (80023bc <HAL_RCC_ClockConfig+0x1c4>)
 80022e4:	4313      	orrs	r3, r2
 80022e6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022e8:	f7ff fa3e 	bl	8001768 <HAL_GetTick>
 80022ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ee:	e00a      	b.n	8002306 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022f0:	f7ff fa3a 	bl	8001768 <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80022fe:	4293      	cmp	r3, r2
 8002300:	d901      	bls.n	8002306 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e053      	b.n	80023ae <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002306:	4b2d      	ldr	r3, [pc, #180]	@ (80023bc <HAL_RCC_ClockConfig+0x1c4>)
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	f003 020c 	and.w	r2, r3, #12
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	429a      	cmp	r2, r3
 8002316:	d1eb      	bne.n	80022f0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002318:	4b27      	ldr	r3, [pc, #156]	@ (80023b8 <HAL_RCC_ClockConfig+0x1c0>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f003 0307 	and.w	r3, r3, #7
 8002320:	683a      	ldr	r2, [r7, #0]
 8002322:	429a      	cmp	r2, r3
 8002324:	d210      	bcs.n	8002348 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002326:	4b24      	ldr	r3, [pc, #144]	@ (80023b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f023 0207 	bic.w	r2, r3, #7
 800232e:	4922      	ldr	r1, [pc, #136]	@ (80023b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	4313      	orrs	r3, r2
 8002334:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002336:	4b20      	ldr	r3, [pc, #128]	@ (80023b8 <HAL_RCC_ClockConfig+0x1c0>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f003 0307 	and.w	r3, r3, #7
 800233e:	683a      	ldr	r2, [r7, #0]
 8002340:	429a      	cmp	r2, r3
 8002342:	d001      	beq.n	8002348 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e032      	b.n	80023ae <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f003 0304 	and.w	r3, r3, #4
 8002350:	2b00      	cmp	r3, #0
 8002352:	d008      	beq.n	8002366 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002354:	4b19      	ldr	r3, [pc, #100]	@ (80023bc <HAL_RCC_ClockConfig+0x1c4>)
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	68db      	ldr	r3, [r3, #12]
 8002360:	4916      	ldr	r1, [pc, #88]	@ (80023bc <HAL_RCC_ClockConfig+0x1c4>)
 8002362:	4313      	orrs	r3, r2
 8002364:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f003 0308 	and.w	r3, r3, #8
 800236e:	2b00      	cmp	r3, #0
 8002370:	d009      	beq.n	8002386 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002372:	4b12      	ldr	r3, [pc, #72]	@ (80023bc <HAL_RCC_ClockConfig+0x1c4>)
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	691b      	ldr	r3, [r3, #16]
 800237e:	00db      	lsls	r3, r3, #3
 8002380:	490e      	ldr	r1, [pc, #56]	@ (80023bc <HAL_RCC_ClockConfig+0x1c4>)
 8002382:	4313      	orrs	r3, r2
 8002384:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002386:	f000 f821 	bl	80023cc <HAL_RCC_GetSysClockFreq>
 800238a:	4602      	mov	r2, r0
 800238c:	4b0b      	ldr	r3, [pc, #44]	@ (80023bc <HAL_RCC_ClockConfig+0x1c4>)
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	091b      	lsrs	r3, r3, #4
 8002392:	f003 030f 	and.w	r3, r3, #15
 8002396:	490a      	ldr	r1, [pc, #40]	@ (80023c0 <HAL_RCC_ClockConfig+0x1c8>)
 8002398:	5ccb      	ldrb	r3, [r1, r3]
 800239a:	fa22 f303 	lsr.w	r3, r2, r3
 800239e:	4a09      	ldr	r2, [pc, #36]	@ (80023c4 <HAL_RCC_ClockConfig+0x1cc>)
 80023a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023a2:	4b09      	ldr	r3, [pc, #36]	@ (80023c8 <HAL_RCC_ClockConfig+0x1d0>)
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7ff f99c 	bl	80016e4 <HAL_InitTick>

  return HAL_OK;
 80023ac:	2300      	movs	r3, #0
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	3710      	adds	r7, #16
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd80      	pop	{r7, pc}
 80023b6:	bf00      	nop
 80023b8:	40022000 	.word	0x40022000
 80023bc:	40021000 	.word	0x40021000
 80023c0:	08005738 	.word	0x08005738
 80023c4:	20000000 	.word	0x20000000
 80023c8:	20000004 	.word	0x20000004

080023cc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b087      	sub	sp, #28
 80023d0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023d2:	2300      	movs	r3, #0
 80023d4:	60fb      	str	r3, [r7, #12]
 80023d6:	2300      	movs	r3, #0
 80023d8:	60bb      	str	r3, [r7, #8]
 80023da:	2300      	movs	r3, #0
 80023dc:	617b      	str	r3, [r7, #20]
 80023de:	2300      	movs	r3, #0
 80023e0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80023e2:	2300      	movs	r3, #0
 80023e4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80023e6:	4b1e      	ldr	r3, [pc, #120]	@ (8002460 <HAL_RCC_GetSysClockFreq+0x94>)
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	f003 030c 	and.w	r3, r3, #12
 80023f2:	2b04      	cmp	r3, #4
 80023f4:	d002      	beq.n	80023fc <HAL_RCC_GetSysClockFreq+0x30>
 80023f6:	2b08      	cmp	r3, #8
 80023f8:	d003      	beq.n	8002402 <HAL_RCC_GetSysClockFreq+0x36>
 80023fa:	e027      	b.n	800244c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023fc:	4b19      	ldr	r3, [pc, #100]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x98>)
 80023fe:	613b      	str	r3, [r7, #16]
      break;
 8002400:	e027      	b.n	8002452 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	0c9b      	lsrs	r3, r3, #18
 8002406:	f003 030f 	and.w	r3, r3, #15
 800240a:	4a17      	ldr	r2, [pc, #92]	@ (8002468 <HAL_RCC_GetSysClockFreq+0x9c>)
 800240c:	5cd3      	ldrb	r3, [r2, r3]
 800240e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d010      	beq.n	800243c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800241a:	4b11      	ldr	r3, [pc, #68]	@ (8002460 <HAL_RCC_GetSysClockFreq+0x94>)
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	0c5b      	lsrs	r3, r3, #17
 8002420:	f003 0301 	and.w	r3, r3, #1
 8002424:	4a11      	ldr	r2, [pc, #68]	@ (800246c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002426:	5cd3      	ldrb	r3, [r2, r3]
 8002428:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a0d      	ldr	r2, [pc, #52]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x98>)
 800242e:	fb03 f202 	mul.w	r2, r3, r2
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	fbb2 f3f3 	udiv	r3, r2, r3
 8002438:	617b      	str	r3, [r7, #20]
 800243a:	e004      	b.n	8002446 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4a0c      	ldr	r2, [pc, #48]	@ (8002470 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002440:	fb02 f303 	mul.w	r3, r2, r3
 8002444:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	613b      	str	r3, [r7, #16]
      break;
 800244a:	e002      	b.n	8002452 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800244c:	4b05      	ldr	r3, [pc, #20]	@ (8002464 <HAL_RCC_GetSysClockFreq+0x98>)
 800244e:	613b      	str	r3, [r7, #16]
      break;
 8002450:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002452:	693b      	ldr	r3, [r7, #16]
}
 8002454:	4618      	mov	r0, r3
 8002456:	371c      	adds	r7, #28
 8002458:	46bd      	mov	sp, r7
 800245a:	bc80      	pop	{r7}
 800245c:	4770      	bx	lr
 800245e:	bf00      	nop
 8002460:	40021000 	.word	0x40021000
 8002464:	007a1200 	.word	0x007a1200
 8002468:	08005748 	.word	0x08005748
 800246c:	08005758 	.word	0x08005758
 8002470:	003d0900 	.word	0x003d0900

08002474 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002474:	b480      	push	{r7}
 8002476:	b085      	sub	sp, #20
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800247c:	4b0a      	ldr	r3, [pc, #40]	@ (80024a8 <RCC_Delay+0x34>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a0a      	ldr	r2, [pc, #40]	@ (80024ac <RCC_Delay+0x38>)
 8002482:	fba2 2303 	umull	r2, r3, r2, r3
 8002486:	0a5b      	lsrs	r3, r3, #9
 8002488:	687a      	ldr	r2, [r7, #4]
 800248a:	fb02 f303 	mul.w	r3, r2, r3
 800248e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002490:	bf00      	nop
  }
  while (Delay --);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	1e5a      	subs	r2, r3, #1
 8002496:	60fa      	str	r2, [r7, #12]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d1f9      	bne.n	8002490 <RCC_Delay+0x1c>
}
 800249c:	bf00      	nop
 800249e:	bf00      	nop
 80024a0:	3714      	adds	r7, #20
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bc80      	pop	{r7}
 80024a6:	4770      	bx	lr
 80024a8:	20000000 	.word	0x20000000
 80024ac:	10624dd3 	.word	0x10624dd3

080024b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d101      	bne.n	80024c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e041      	b.n	8002546 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d106      	bne.n	80024dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	2200      	movs	r2, #0
 80024d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f7fe ffb8 	bl	800144c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2202      	movs	r2, #2
 80024e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	3304      	adds	r3, #4
 80024ec:	4619      	mov	r1, r3
 80024ee:	4610      	mov	r0, r2
 80024f0:	f000 f940 	bl	8002774 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2201      	movs	r2, #1
 80024f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2201      	movs	r2, #1
 8002500:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2201      	movs	r2, #1
 8002508:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2201      	movs	r2, #1
 8002510:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2201      	movs	r2, #1
 8002520:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2201      	movs	r2, #1
 8002528:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2201      	movs	r2, #1
 8002530:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2201      	movs	r2, #1
 8002538:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2201      	movs	r2, #1
 8002540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002544:	2300      	movs	r3, #0
}
 8002546:	4618      	mov	r0, r3
 8002548:	3708      	adds	r7, #8
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
	...

08002550 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002550:	b480      	push	{r7}
 8002552:	b085      	sub	sp, #20
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800255e:	b2db      	uxtb	r3, r3
 8002560:	2b01      	cmp	r3, #1
 8002562:	d001      	beq.n	8002568 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e032      	b.n	80025ce <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2202      	movs	r2, #2
 800256c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a18      	ldr	r2, [pc, #96]	@ (80025d8 <HAL_TIM_Base_Start+0x88>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d00e      	beq.n	8002598 <HAL_TIM_Base_Start+0x48>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002582:	d009      	beq.n	8002598 <HAL_TIM_Base_Start+0x48>
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a14      	ldr	r2, [pc, #80]	@ (80025dc <HAL_TIM_Base_Start+0x8c>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d004      	beq.n	8002598 <HAL_TIM_Base_Start+0x48>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a13      	ldr	r2, [pc, #76]	@ (80025e0 <HAL_TIM_Base_Start+0x90>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d111      	bne.n	80025bc <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	f003 0307 	and.w	r3, r3, #7
 80025a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	2b06      	cmp	r3, #6
 80025a8:	d010      	beq.n	80025cc <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f042 0201 	orr.w	r2, r2, #1
 80025b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025ba:	e007      	b.n	80025cc <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	681a      	ldr	r2, [r3, #0]
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f042 0201 	orr.w	r2, r2, #1
 80025ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025cc:	2300      	movs	r3, #0
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3714      	adds	r7, #20
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bc80      	pop	{r7}
 80025d6:	4770      	bx	lr
 80025d8:	40012c00 	.word	0x40012c00
 80025dc:	40000400 	.word	0x40000400
 80025e0:	40000800 	.word	0x40000800

080025e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025ee:	2300      	movs	r3, #0
 80025f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d101      	bne.n	8002600 <HAL_TIM_ConfigClockSource+0x1c>
 80025fc:	2302      	movs	r3, #2
 80025fe:	e0b4      	b.n	800276a <HAL_TIM_ConfigClockSource+0x186>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2201      	movs	r2, #1
 8002604:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2202      	movs	r2, #2
 800260c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800261e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002626:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	68ba      	ldr	r2, [r7, #8]
 800262e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002630:	683b      	ldr	r3, [r7, #0]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002638:	d03e      	beq.n	80026b8 <HAL_TIM_ConfigClockSource+0xd4>
 800263a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800263e:	f200 8087 	bhi.w	8002750 <HAL_TIM_ConfigClockSource+0x16c>
 8002642:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002646:	f000 8086 	beq.w	8002756 <HAL_TIM_ConfigClockSource+0x172>
 800264a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800264e:	d87f      	bhi.n	8002750 <HAL_TIM_ConfigClockSource+0x16c>
 8002650:	2b70      	cmp	r3, #112	@ 0x70
 8002652:	d01a      	beq.n	800268a <HAL_TIM_ConfigClockSource+0xa6>
 8002654:	2b70      	cmp	r3, #112	@ 0x70
 8002656:	d87b      	bhi.n	8002750 <HAL_TIM_ConfigClockSource+0x16c>
 8002658:	2b60      	cmp	r3, #96	@ 0x60
 800265a:	d050      	beq.n	80026fe <HAL_TIM_ConfigClockSource+0x11a>
 800265c:	2b60      	cmp	r3, #96	@ 0x60
 800265e:	d877      	bhi.n	8002750 <HAL_TIM_ConfigClockSource+0x16c>
 8002660:	2b50      	cmp	r3, #80	@ 0x50
 8002662:	d03c      	beq.n	80026de <HAL_TIM_ConfigClockSource+0xfa>
 8002664:	2b50      	cmp	r3, #80	@ 0x50
 8002666:	d873      	bhi.n	8002750 <HAL_TIM_ConfigClockSource+0x16c>
 8002668:	2b40      	cmp	r3, #64	@ 0x40
 800266a:	d058      	beq.n	800271e <HAL_TIM_ConfigClockSource+0x13a>
 800266c:	2b40      	cmp	r3, #64	@ 0x40
 800266e:	d86f      	bhi.n	8002750 <HAL_TIM_ConfigClockSource+0x16c>
 8002670:	2b30      	cmp	r3, #48	@ 0x30
 8002672:	d064      	beq.n	800273e <HAL_TIM_ConfigClockSource+0x15a>
 8002674:	2b30      	cmp	r3, #48	@ 0x30
 8002676:	d86b      	bhi.n	8002750 <HAL_TIM_ConfigClockSource+0x16c>
 8002678:	2b20      	cmp	r3, #32
 800267a:	d060      	beq.n	800273e <HAL_TIM_ConfigClockSource+0x15a>
 800267c:	2b20      	cmp	r3, #32
 800267e:	d867      	bhi.n	8002750 <HAL_TIM_ConfigClockSource+0x16c>
 8002680:	2b00      	cmp	r3, #0
 8002682:	d05c      	beq.n	800273e <HAL_TIM_ConfigClockSource+0x15a>
 8002684:	2b10      	cmp	r3, #16
 8002686:	d05a      	beq.n	800273e <HAL_TIM_ConfigClockSource+0x15a>
 8002688:	e062      	b.n	8002750 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800269a:	f000 f950 	bl	800293e <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80026ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	68ba      	ldr	r2, [r7, #8]
 80026b4:	609a      	str	r2, [r3, #8]
      break;
 80026b6:	e04f      	b.n	8002758 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80026c8:	f000 f939 	bl	800293e <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	689a      	ldr	r2, [r3, #8]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80026da:	609a      	str	r2, [r3, #8]
      break;
 80026dc:	e03c      	b.n	8002758 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80026ea:	461a      	mov	r2, r3
 80026ec:	f000 f8b0 	bl	8002850 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2150      	movs	r1, #80	@ 0x50
 80026f6:	4618      	mov	r0, r3
 80026f8:	f000 f907 	bl	800290a <TIM_ITRx_SetConfig>
      break;
 80026fc:	e02c      	b.n	8002758 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800270a:	461a      	mov	r2, r3
 800270c:	f000 f8ce 	bl	80028ac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	2160      	movs	r1, #96	@ 0x60
 8002716:	4618      	mov	r0, r3
 8002718:	f000 f8f7 	bl	800290a <TIM_ITRx_SetConfig>
      break;
 800271c:	e01c      	b.n	8002758 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800272a:	461a      	mov	r2, r3
 800272c:	f000 f890 	bl	8002850 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2140      	movs	r1, #64	@ 0x40
 8002736:	4618      	mov	r0, r3
 8002738:	f000 f8e7 	bl	800290a <TIM_ITRx_SetConfig>
      break;
 800273c:	e00c      	b.n	8002758 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4619      	mov	r1, r3
 8002748:	4610      	mov	r0, r2
 800274a:	f000 f8de 	bl	800290a <TIM_ITRx_SetConfig>
      break;
 800274e:	e003      	b.n	8002758 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	73fb      	strb	r3, [r7, #15]
      break;
 8002754:	e000      	b.n	8002758 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002756:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002768:	7bfb      	ldrb	r3, [r7, #15]
}
 800276a:	4618      	mov	r0, r3
 800276c:	3710      	adds	r7, #16
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
	...

08002774 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002774:	b480      	push	{r7}
 8002776:	b085      	sub	sp, #20
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	4a2f      	ldr	r2, [pc, #188]	@ (8002844 <TIM_Base_SetConfig+0xd0>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d00b      	beq.n	80027a4 <TIM_Base_SetConfig+0x30>
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002792:	d007      	beq.n	80027a4 <TIM_Base_SetConfig+0x30>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	4a2c      	ldr	r2, [pc, #176]	@ (8002848 <TIM_Base_SetConfig+0xd4>)
 8002798:	4293      	cmp	r3, r2
 800279a:	d003      	beq.n	80027a4 <TIM_Base_SetConfig+0x30>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	4a2b      	ldr	r2, [pc, #172]	@ (800284c <TIM_Base_SetConfig+0xd8>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d108      	bne.n	80027b6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	68fa      	ldr	r2, [r7, #12]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	4a22      	ldr	r2, [pc, #136]	@ (8002844 <TIM_Base_SetConfig+0xd0>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d00b      	beq.n	80027d6 <TIM_Base_SetConfig+0x62>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027c4:	d007      	beq.n	80027d6 <TIM_Base_SetConfig+0x62>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	4a1f      	ldr	r2, [pc, #124]	@ (8002848 <TIM_Base_SetConfig+0xd4>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d003      	beq.n	80027d6 <TIM_Base_SetConfig+0x62>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	4a1e      	ldr	r2, [pc, #120]	@ (800284c <TIM_Base_SetConfig+0xd8>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d108      	bne.n	80027e8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	68db      	ldr	r3, [r3, #12]
 80027e2:	68fa      	ldr	r2, [r7, #12]
 80027e4:	4313      	orrs	r3, r2
 80027e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	695b      	ldr	r3, [r3, #20]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	68fa      	ldr	r2, [r7, #12]
 80027fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	689a      	ldr	r2, [r3, #8]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	4a0d      	ldr	r2, [pc, #52]	@ (8002844 <TIM_Base_SetConfig+0xd0>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d103      	bne.n	800281c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	691a      	ldr	r2, [r3, #16]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2201      	movs	r2, #1
 8002820:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	691b      	ldr	r3, [r3, #16]
 8002826:	f003 0301 	and.w	r3, r3, #1
 800282a:	2b00      	cmp	r3, #0
 800282c:	d005      	beq.n	800283a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	691b      	ldr	r3, [r3, #16]
 8002832:	f023 0201 	bic.w	r2, r3, #1
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	611a      	str	r2, [r3, #16]
  }
}
 800283a:	bf00      	nop
 800283c:	3714      	adds	r7, #20
 800283e:	46bd      	mov	sp, r7
 8002840:	bc80      	pop	{r7}
 8002842:	4770      	bx	lr
 8002844:	40012c00 	.word	0x40012c00
 8002848:	40000400 	.word	0x40000400
 800284c:	40000800 	.word	0x40000800

08002850 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002850:	b480      	push	{r7}
 8002852:	b087      	sub	sp, #28
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	6a1b      	ldr	r3, [r3, #32]
 8002860:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	6a1b      	ldr	r3, [r3, #32]
 8002866:	f023 0201 	bic.w	r2, r3, #1
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	699b      	ldr	r3, [r3, #24]
 8002872:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800287a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	011b      	lsls	r3, r3, #4
 8002880:	693a      	ldr	r2, [r7, #16]
 8002882:	4313      	orrs	r3, r2
 8002884:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	f023 030a 	bic.w	r3, r3, #10
 800288c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800288e:	697a      	ldr	r2, [r7, #20]
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	4313      	orrs	r3, r2
 8002894:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	693a      	ldr	r2, [r7, #16]
 800289a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	697a      	ldr	r2, [r7, #20]
 80028a0:	621a      	str	r2, [r3, #32]
}
 80028a2:	bf00      	nop
 80028a4:	371c      	adds	r7, #28
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bc80      	pop	{r7}
 80028aa:	4770      	bx	lr

080028ac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b087      	sub	sp, #28
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	60f8      	str	r0, [r7, #12]
 80028b4:	60b9      	str	r1, [r7, #8]
 80028b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6a1b      	ldr	r3, [r3, #32]
 80028bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	6a1b      	ldr	r3, [r3, #32]
 80028c2:	f023 0210 	bic.w	r2, r3, #16
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	699b      	ldr	r3, [r3, #24]
 80028ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80028d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	031b      	lsls	r3, r3, #12
 80028dc:	693a      	ldr	r2, [r7, #16]
 80028de:	4313      	orrs	r3, r2
 80028e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80028e8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	011b      	lsls	r3, r3, #4
 80028ee:	697a      	ldr	r2, [r7, #20]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	693a      	ldr	r2, [r7, #16]
 80028f8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	697a      	ldr	r2, [r7, #20]
 80028fe:	621a      	str	r2, [r3, #32]
}
 8002900:	bf00      	nop
 8002902:	371c      	adds	r7, #28
 8002904:	46bd      	mov	sp, r7
 8002906:	bc80      	pop	{r7}
 8002908:	4770      	bx	lr

0800290a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800290a:	b480      	push	{r7}
 800290c:	b085      	sub	sp, #20
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
 8002912:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002920:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002922:	683a      	ldr	r2, [r7, #0]
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	4313      	orrs	r3, r2
 8002928:	f043 0307 	orr.w	r3, r3, #7
 800292c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	68fa      	ldr	r2, [r7, #12]
 8002932:	609a      	str	r2, [r3, #8]
}
 8002934:	bf00      	nop
 8002936:	3714      	adds	r7, #20
 8002938:	46bd      	mov	sp, r7
 800293a:	bc80      	pop	{r7}
 800293c:	4770      	bx	lr

0800293e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800293e:	b480      	push	{r7}
 8002940:	b087      	sub	sp, #28
 8002942:	af00      	add	r7, sp, #0
 8002944:	60f8      	str	r0, [r7, #12]
 8002946:	60b9      	str	r1, [r7, #8]
 8002948:	607a      	str	r2, [r7, #4]
 800294a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002958:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	021a      	lsls	r2, r3, #8
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	431a      	orrs	r2, r3
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	4313      	orrs	r3, r2
 8002966:	697a      	ldr	r2, [r7, #20]
 8002968:	4313      	orrs	r3, r2
 800296a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	697a      	ldr	r2, [r7, #20]
 8002970:	609a      	str	r2, [r3, #8]
}
 8002972:	bf00      	nop
 8002974:	371c      	adds	r7, #28
 8002976:	46bd      	mov	sp, r7
 8002978:	bc80      	pop	{r7}
 800297a:	4770      	bx	lr

0800297c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800297c:	b480      	push	{r7}
 800297e:	b085      	sub	sp, #20
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800298c:	2b01      	cmp	r3, #1
 800298e:	d101      	bne.n	8002994 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002990:	2302      	movs	r3, #2
 8002992:	e046      	b.n	8002a22 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2201      	movs	r2, #1
 8002998:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2202      	movs	r2, #2
 80029a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	689b      	ldr	r3, [r3, #8]
 80029b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	68fa      	ldr	r2, [r7, #12]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	68fa      	ldr	r2, [r7, #12]
 80029cc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a16      	ldr	r2, [pc, #88]	@ (8002a2c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d00e      	beq.n	80029f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029e0:	d009      	beq.n	80029f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a12      	ldr	r2, [pc, #72]	@ (8002a30 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d004      	beq.n	80029f6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a10      	ldr	r2, [pc, #64]	@ (8002a34 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d10c      	bne.n	8002a10 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80029fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	685b      	ldr	r3, [r3, #4]
 8002a02:	68ba      	ldr	r2, [r7, #8]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	68ba      	ldr	r2, [r7, #8]
 8002a0e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2201      	movs	r2, #1
 8002a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002a20:	2300      	movs	r3, #0
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3714      	adds	r7, #20
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bc80      	pop	{r7}
 8002a2a:	4770      	bx	lr
 8002a2c:	40012c00 	.word	0x40012c00
 8002a30:	40000400 	.word	0x40000400
 8002a34:	40000800 	.word	0x40000800

08002a38 <__cvt>:
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a3e:	461d      	mov	r5, r3
 8002a40:	bfbb      	ittet	lt
 8002a42:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8002a46:	461d      	movlt	r5, r3
 8002a48:	2300      	movge	r3, #0
 8002a4a:	232d      	movlt	r3, #45	@ 0x2d
 8002a4c:	b088      	sub	sp, #32
 8002a4e:	4614      	mov	r4, r2
 8002a50:	bfb8      	it	lt
 8002a52:	4614      	movlt	r4, r2
 8002a54:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8002a56:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8002a58:	7013      	strb	r3, [r2, #0]
 8002a5a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8002a5c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8002a60:	f023 0820 	bic.w	r8, r3, #32
 8002a64:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002a68:	d005      	beq.n	8002a76 <__cvt+0x3e>
 8002a6a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8002a6e:	d100      	bne.n	8002a72 <__cvt+0x3a>
 8002a70:	3601      	adds	r6, #1
 8002a72:	2302      	movs	r3, #2
 8002a74:	e000      	b.n	8002a78 <__cvt+0x40>
 8002a76:	2303      	movs	r3, #3
 8002a78:	aa07      	add	r2, sp, #28
 8002a7a:	9204      	str	r2, [sp, #16]
 8002a7c:	aa06      	add	r2, sp, #24
 8002a7e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8002a82:	e9cd 3600 	strd	r3, r6, [sp]
 8002a86:	4622      	mov	r2, r4
 8002a88:	462b      	mov	r3, r5
 8002a8a:	f000 fe6d 	bl	8003768 <_dtoa_r>
 8002a8e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8002a92:	4607      	mov	r7, r0
 8002a94:	d119      	bne.n	8002aca <__cvt+0x92>
 8002a96:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8002a98:	07db      	lsls	r3, r3, #31
 8002a9a:	d50e      	bpl.n	8002aba <__cvt+0x82>
 8002a9c:	eb00 0906 	add.w	r9, r0, r6
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	4620      	mov	r0, r4
 8002aa6:	4629      	mov	r1, r5
 8002aa8:	f7fd ff7e 	bl	80009a8 <__aeabi_dcmpeq>
 8002aac:	b108      	cbz	r0, 8002ab2 <__cvt+0x7a>
 8002aae:	f8cd 901c 	str.w	r9, [sp, #28]
 8002ab2:	2230      	movs	r2, #48	@ 0x30
 8002ab4:	9b07      	ldr	r3, [sp, #28]
 8002ab6:	454b      	cmp	r3, r9
 8002ab8:	d31e      	bcc.n	8002af8 <__cvt+0xc0>
 8002aba:	4638      	mov	r0, r7
 8002abc:	9b07      	ldr	r3, [sp, #28]
 8002abe:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8002ac0:	1bdb      	subs	r3, r3, r7
 8002ac2:	6013      	str	r3, [r2, #0]
 8002ac4:	b008      	add	sp, #32
 8002ac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002aca:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002ace:	eb00 0906 	add.w	r9, r0, r6
 8002ad2:	d1e5      	bne.n	8002aa0 <__cvt+0x68>
 8002ad4:	7803      	ldrb	r3, [r0, #0]
 8002ad6:	2b30      	cmp	r3, #48	@ 0x30
 8002ad8:	d10a      	bne.n	8002af0 <__cvt+0xb8>
 8002ada:	2200      	movs	r2, #0
 8002adc:	2300      	movs	r3, #0
 8002ade:	4620      	mov	r0, r4
 8002ae0:	4629      	mov	r1, r5
 8002ae2:	f7fd ff61 	bl	80009a8 <__aeabi_dcmpeq>
 8002ae6:	b918      	cbnz	r0, 8002af0 <__cvt+0xb8>
 8002ae8:	f1c6 0601 	rsb	r6, r6, #1
 8002aec:	f8ca 6000 	str.w	r6, [sl]
 8002af0:	f8da 3000 	ldr.w	r3, [sl]
 8002af4:	4499      	add	r9, r3
 8002af6:	e7d3      	b.n	8002aa0 <__cvt+0x68>
 8002af8:	1c59      	adds	r1, r3, #1
 8002afa:	9107      	str	r1, [sp, #28]
 8002afc:	701a      	strb	r2, [r3, #0]
 8002afe:	e7d9      	b.n	8002ab4 <__cvt+0x7c>

08002b00 <__exponent>:
 8002b00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002b02:	2900      	cmp	r1, #0
 8002b04:	bfb6      	itet	lt
 8002b06:	232d      	movlt	r3, #45	@ 0x2d
 8002b08:	232b      	movge	r3, #43	@ 0x2b
 8002b0a:	4249      	neglt	r1, r1
 8002b0c:	2909      	cmp	r1, #9
 8002b0e:	7002      	strb	r2, [r0, #0]
 8002b10:	7043      	strb	r3, [r0, #1]
 8002b12:	dd29      	ble.n	8002b68 <__exponent+0x68>
 8002b14:	f10d 0307 	add.w	r3, sp, #7
 8002b18:	461d      	mov	r5, r3
 8002b1a:	270a      	movs	r7, #10
 8002b1c:	fbb1 f6f7 	udiv	r6, r1, r7
 8002b20:	461a      	mov	r2, r3
 8002b22:	fb07 1416 	mls	r4, r7, r6, r1
 8002b26:	3430      	adds	r4, #48	@ 0x30
 8002b28:	f802 4c01 	strb.w	r4, [r2, #-1]
 8002b2c:	460c      	mov	r4, r1
 8002b2e:	2c63      	cmp	r4, #99	@ 0x63
 8002b30:	4631      	mov	r1, r6
 8002b32:	f103 33ff 	add.w	r3, r3, #4294967295
 8002b36:	dcf1      	bgt.n	8002b1c <__exponent+0x1c>
 8002b38:	3130      	adds	r1, #48	@ 0x30
 8002b3a:	1e94      	subs	r4, r2, #2
 8002b3c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002b40:	4623      	mov	r3, r4
 8002b42:	1c41      	adds	r1, r0, #1
 8002b44:	42ab      	cmp	r3, r5
 8002b46:	d30a      	bcc.n	8002b5e <__exponent+0x5e>
 8002b48:	f10d 0309 	add.w	r3, sp, #9
 8002b4c:	1a9b      	subs	r3, r3, r2
 8002b4e:	42ac      	cmp	r4, r5
 8002b50:	bf88      	it	hi
 8002b52:	2300      	movhi	r3, #0
 8002b54:	3302      	adds	r3, #2
 8002b56:	4403      	add	r3, r0
 8002b58:	1a18      	subs	r0, r3, r0
 8002b5a:	b003      	add	sp, #12
 8002b5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b5e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8002b62:	f801 6f01 	strb.w	r6, [r1, #1]!
 8002b66:	e7ed      	b.n	8002b44 <__exponent+0x44>
 8002b68:	2330      	movs	r3, #48	@ 0x30
 8002b6a:	3130      	adds	r1, #48	@ 0x30
 8002b6c:	7083      	strb	r3, [r0, #2]
 8002b6e:	70c1      	strb	r1, [r0, #3]
 8002b70:	1d03      	adds	r3, r0, #4
 8002b72:	e7f1      	b.n	8002b58 <__exponent+0x58>

08002b74 <_printf_float>:
 8002b74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b78:	b091      	sub	sp, #68	@ 0x44
 8002b7a:	460c      	mov	r4, r1
 8002b7c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8002b80:	4616      	mov	r6, r2
 8002b82:	461f      	mov	r7, r3
 8002b84:	4605      	mov	r5, r0
 8002b86:	f000 fce1 	bl	800354c <_localeconv_r>
 8002b8a:	6803      	ldr	r3, [r0, #0]
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	9308      	str	r3, [sp, #32]
 8002b90:	f7fd fade 	bl	8000150 <strlen>
 8002b94:	2300      	movs	r3, #0
 8002b96:	930e      	str	r3, [sp, #56]	@ 0x38
 8002b98:	f8d8 3000 	ldr.w	r3, [r8]
 8002b9c:	9009      	str	r0, [sp, #36]	@ 0x24
 8002b9e:	3307      	adds	r3, #7
 8002ba0:	f023 0307 	bic.w	r3, r3, #7
 8002ba4:	f103 0208 	add.w	r2, r3, #8
 8002ba8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002bac:	f8d4 b000 	ldr.w	fp, [r4]
 8002bb0:	f8c8 2000 	str.w	r2, [r8]
 8002bb4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002bb8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002bbc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002bbe:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8002bc2:	f04f 32ff 	mov.w	r2, #4294967295
 8002bc6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002bca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8002bce:	4b9c      	ldr	r3, [pc, #624]	@ (8002e40 <_printf_float+0x2cc>)
 8002bd0:	f7fd ff1c 	bl	8000a0c <__aeabi_dcmpun>
 8002bd4:	bb70      	cbnz	r0, 8002c34 <_printf_float+0xc0>
 8002bd6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002bda:	f04f 32ff 	mov.w	r2, #4294967295
 8002bde:	4b98      	ldr	r3, [pc, #608]	@ (8002e40 <_printf_float+0x2cc>)
 8002be0:	f7fd fef6 	bl	80009d0 <__aeabi_dcmple>
 8002be4:	bb30      	cbnz	r0, 8002c34 <_printf_float+0xc0>
 8002be6:	2200      	movs	r2, #0
 8002be8:	2300      	movs	r3, #0
 8002bea:	4640      	mov	r0, r8
 8002bec:	4649      	mov	r1, r9
 8002bee:	f7fd fee5 	bl	80009bc <__aeabi_dcmplt>
 8002bf2:	b110      	cbz	r0, 8002bfa <_printf_float+0x86>
 8002bf4:	232d      	movs	r3, #45	@ 0x2d
 8002bf6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002bfa:	4a92      	ldr	r2, [pc, #584]	@ (8002e44 <_printf_float+0x2d0>)
 8002bfc:	4b92      	ldr	r3, [pc, #584]	@ (8002e48 <_printf_float+0x2d4>)
 8002bfe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8002c02:	bf8c      	ite	hi
 8002c04:	4690      	movhi	r8, r2
 8002c06:	4698      	movls	r8, r3
 8002c08:	2303      	movs	r3, #3
 8002c0a:	f04f 0900 	mov.w	r9, #0
 8002c0e:	6123      	str	r3, [r4, #16]
 8002c10:	f02b 0304 	bic.w	r3, fp, #4
 8002c14:	6023      	str	r3, [r4, #0]
 8002c16:	4633      	mov	r3, r6
 8002c18:	4621      	mov	r1, r4
 8002c1a:	4628      	mov	r0, r5
 8002c1c:	9700      	str	r7, [sp, #0]
 8002c1e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8002c20:	f000 f9d4 	bl	8002fcc <_printf_common>
 8002c24:	3001      	adds	r0, #1
 8002c26:	f040 8090 	bne.w	8002d4a <_printf_float+0x1d6>
 8002c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8002c2e:	b011      	add	sp, #68	@ 0x44
 8002c30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c34:	4642      	mov	r2, r8
 8002c36:	464b      	mov	r3, r9
 8002c38:	4640      	mov	r0, r8
 8002c3a:	4649      	mov	r1, r9
 8002c3c:	f7fd fee6 	bl	8000a0c <__aeabi_dcmpun>
 8002c40:	b148      	cbz	r0, 8002c56 <_printf_float+0xe2>
 8002c42:	464b      	mov	r3, r9
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	bfb8      	it	lt
 8002c48:	232d      	movlt	r3, #45	@ 0x2d
 8002c4a:	4a80      	ldr	r2, [pc, #512]	@ (8002e4c <_printf_float+0x2d8>)
 8002c4c:	bfb8      	it	lt
 8002c4e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8002c52:	4b7f      	ldr	r3, [pc, #508]	@ (8002e50 <_printf_float+0x2dc>)
 8002c54:	e7d3      	b.n	8002bfe <_printf_float+0x8a>
 8002c56:	6863      	ldr	r3, [r4, #4]
 8002c58:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8002c5c:	1c5a      	adds	r2, r3, #1
 8002c5e:	d13f      	bne.n	8002ce0 <_printf_float+0x16c>
 8002c60:	2306      	movs	r3, #6
 8002c62:	6063      	str	r3, [r4, #4]
 8002c64:	2200      	movs	r2, #0
 8002c66:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8002c6a:	6023      	str	r3, [r4, #0]
 8002c6c:	9206      	str	r2, [sp, #24]
 8002c6e:	aa0e      	add	r2, sp, #56	@ 0x38
 8002c70:	e9cd a204 	strd	sl, r2, [sp, #16]
 8002c74:	aa0d      	add	r2, sp, #52	@ 0x34
 8002c76:	9203      	str	r2, [sp, #12]
 8002c78:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8002c7c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8002c80:	6863      	ldr	r3, [r4, #4]
 8002c82:	4642      	mov	r2, r8
 8002c84:	9300      	str	r3, [sp, #0]
 8002c86:	4628      	mov	r0, r5
 8002c88:	464b      	mov	r3, r9
 8002c8a:	910a      	str	r1, [sp, #40]	@ 0x28
 8002c8c:	f7ff fed4 	bl	8002a38 <__cvt>
 8002c90:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8002c92:	4680      	mov	r8, r0
 8002c94:	2947      	cmp	r1, #71	@ 0x47
 8002c96:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8002c98:	d128      	bne.n	8002cec <_printf_float+0x178>
 8002c9a:	1cc8      	adds	r0, r1, #3
 8002c9c:	db02      	blt.n	8002ca4 <_printf_float+0x130>
 8002c9e:	6863      	ldr	r3, [r4, #4]
 8002ca0:	4299      	cmp	r1, r3
 8002ca2:	dd40      	ble.n	8002d26 <_printf_float+0x1b2>
 8002ca4:	f1aa 0a02 	sub.w	sl, sl, #2
 8002ca8:	fa5f fa8a 	uxtb.w	sl, sl
 8002cac:	4652      	mov	r2, sl
 8002cae:	3901      	subs	r1, #1
 8002cb0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002cb4:	910d      	str	r1, [sp, #52]	@ 0x34
 8002cb6:	f7ff ff23 	bl	8002b00 <__exponent>
 8002cba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002cbc:	4681      	mov	r9, r0
 8002cbe:	1813      	adds	r3, r2, r0
 8002cc0:	2a01      	cmp	r2, #1
 8002cc2:	6123      	str	r3, [r4, #16]
 8002cc4:	dc02      	bgt.n	8002ccc <_printf_float+0x158>
 8002cc6:	6822      	ldr	r2, [r4, #0]
 8002cc8:	07d2      	lsls	r2, r2, #31
 8002cca:	d501      	bpl.n	8002cd0 <_printf_float+0x15c>
 8002ccc:	3301      	adds	r3, #1
 8002cce:	6123      	str	r3, [r4, #16]
 8002cd0:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d09e      	beq.n	8002c16 <_printf_float+0xa2>
 8002cd8:	232d      	movs	r3, #45	@ 0x2d
 8002cda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002cde:	e79a      	b.n	8002c16 <_printf_float+0xa2>
 8002ce0:	2947      	cmp	r1, #71	@ 0x47
 8002ce2:	d1bf      	bne.n	8002c64 <_printf_float+0xf0>
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d1bd      	bne.n	8002c64 <_printf_float+0xf0>
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e7ba      	b.n	8002c62 <_printf_float+0xee>
 8002cec:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002cf0:	d9dc      	bls.n	8002cac <_printf_float+0x138>
 8002cf2:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002cf6:	d118      	bne.n	8002d2a <_printf_float+0x1b6>
 8002cf8:	2900      	cmp	r1, #0
 8002cfa:	6863      	ldr	r3, [r4, #4]
 8002cfc:	dd0b      	ble.n	8002d16 <_printf_float+0x1a2>
 8002cfe:	6121      	str	r1, [r4, #16]
 8002d00:	b913      	cbnz	r3, 8002d08 <_printf_float+0x194>
 8002d02:	6822      	ldr	r2, [r4, #0]
 8002d04:	07d0      	lsls	r0, r2, #31
 8002d06:	d502      	bpl.n	8002d0e <_printf_float+0x19a>
 8002d08:	3301      	adds	r3, #1
 8002d0a:	440b      	add	r3, r1
 8002d0c:	6123      	str	r3, [r4, #16]
 8002d0e:	f04f 0900 	mov.w	r9, #0
 8002d12:	65a1      	str	r1, [r4, #88]	@ 0x58
 8002d14:	e7dc      	b.n	8002cd0 <_printf_float+0x15c>
 8002d16:	b913      	cbnz	r3, 8002d1e <_printf_float+0x1aa>
 8002d18:	6822      	ldr	r2, [r4, #0]
 8002d1a:	07d2      	lsls	r2, r2, #31
 8002d1c:	d501      	bpl.n	8002d22 <_printf_float+0x1ae>
 8002d1e:	3302      	adds	r3, #2
 8002d20:	e7f4      	b.n	8002d0c <_printf_float+0x198>
 8002d22:	2301      	movs	r3, #1
 8002d24:	e7f2      	b.n	8002d0c <_printf_float+0x198>
 8002d26:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8002d2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002d2c:	4299      	cmp	r1, r3
 8002d2e:	db05      	blt.n	8002d3c <_printf_float+0x1c8>
 8002d30:	6823      	ldr	r3, [r4, #0]
 8002d32:	6121      	str	r1, [r4, #16]
 8002d34:	07d8      	lsls	r0, r3, #31
 8002d36:	d5ea      	bpl.n	8002d0e <_printf_float+0x19a>
 8002d38:	1c4b      	adds	r3, r1, #1
 8002d3a:	e7e7      	b.n	8002d0c <_printf_float+0x198>
 8002d3c:	2900      	cmp	r1, #0
 8002d3e:	bfcc      	ite	gt
 8002d40:	2201      	movgt	r2, #1
 8002d42:	f1c1 0202 	rsble	r2, r1, #2
 8002d46:	4413      	add	r3, r2
 8002d48:	e7e0      	b.n	8002d0c <_printf_float+0x198>
 8002d4a:	6823      	ldr	r3, [r4, #0]
 8002d4c:	055a      	lsls	r2, r3, #21
 8002d4e:	d407      	bmi.n	8002d60 <_printf_float+0x1ec>
 8002d50:	6923      	ldr	r3, [r4, #16]
 8002d52:	4642      	mov	r2, r8
 8002d54:	4631      	mov	r1, r6
 8002d56:	4628      	mov	r0, r5
 8002d58:	47b8      	blx	r7
 8002d5a:	3001      	adds	r0, #1
 8002d5c:	d12b      	bne.n	8002db6 <_printf_float+0x242>
 8002d5e:	e764      	b.n	8002c2a <_printf_float+0xb6>
 8002d60:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002d64:	f240 80dc 	bls.w	8002f20 <_printf_float+0x3ac>
 8002d68:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	2300      	movs	r3, #0
 8002d70:	f7fd fe1a 	bl	80009a8 <__aeabi_dcmpeq>
 8002d74:	2800      	cmp	r0, #0
 8002d76:	d033      	beq.n	8002de0 <_printf_float+0x26c>
 8002d78:	2301      	movs	r3, #1
 8002d7a:	4631      	mov	r1, r6
 8002d7c:	4628      	mov	r0, r5
 8002d7e:	4a35      	ldr	r2, [pc, #212]	@ (8002e54 <_printf_float+0x2e0>)
 8002d80:	47b8      	blx	r7
 8002d82:	3001      	adds	r0, #1
 8002d84:	f43f af51 	beq.w	8002c2a <_printf_float+0xb6>
 8002d88:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8002d8c:	4543      	cmp	r3, r8
 8002d8e:	db02      	blt.n	8002d96 <_printf_float+0x222>
 8002d90:	6823      	ldr	r3, [r4, #0]
 8002d92:	07d8      	lsls	r0, r3, #31
 8002d94:	d50f      	bpl.n	8002db6 <_printf_float+0x242>
 8002d96:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002d9a:	4631      	mov	r1, r6
 8002d9c:	4628      	mov	r0, r5
 8002d9e:	47b8      	blx	r7
 8002da0:	3001      	adds	r0, #1
 8002da2:	f43f af42 	beq.w	8002c2a <_printf_float+0xb6>
 8002da6:	f04f 0900 	mov.w	r9, #0
 8002daa:	f108 38ff 	add.w	r8, r8, #4294967295
 8002dae:	f104 0a1a 	add.w	sl, r4, #26
 8002db2:	45c8      	cmp	r8, r9
 8002db4:	dc09      	bgt.n	8002dca <_printf_float+0x256>
 8002db6:	6823      	ldr	r3, [r4, #0]
 8002db8:	079b      	lsls	r3, r3, #30
 8002dba:	f100 8102 	bmi.w	8002fc2 <_printf_float+0x44e>
 8002dbe:	68e0      	ldr	r0, [r4, #12]
 8002dc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8002dc2:	4298      	cmp	r0, r3
 8002dc4:	bfb8      	it	lt
 8002dc6:	4618      	movlt	r0, r3
 8002dc8:	e731      	b.n	8002c2e <_printf_float+0xba>
 8002dca:	2301      	movs	r3, #1
 8002dcc:	4652      	mov	r2, sl
 8002dce:	4631      	mov	r1, r6
 8002dd0:	4628      	mov	r0, r5
 8002dd2:	47b8      	blx	r7
 8002dd4:	3001      	adds	r0, #1
 8002dd6:	f43f af28 	beq.w	8002c2a <_printf_float+0xb6>
 8002dda:	f109 0901 	add.w	r9, r9, #1
 8002dde:	e7e8      	b.n	8002db2 <_printf_float+0x23e>
 8002de0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	dc38      	bgt.n	8002e58 <_printf_float+0x2e4>
 8002de6:	2301      	movs	r3, #1
 8002de8:	4631      	mov	r1, r6
 8002dea:	4628      	mov	r0, r5
 8002dec:	4a19      	ldr	r2, [pc, #100]	@ (8002e54 <_printf_float+0x2e0>)
 8002dee:	47b8      	blx	r7
 8002df0:	3001      	adds	r0, #1
 8002df2:	f43f af1a 	beq.w	8002c2a <_printf_float+0xb6>
 8002df6:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8002dfa:	ea59 0303 	orrs.w	r3, r9, r3
 8002dfe:	d102      	bne.n	8002e06 <_printf_float+0x292>
 8002e00:	6823      	ldr	r3, [r4, #0]
 8002e02:	07d9      	lsls	r1, r3, #31
 8002e04:	d5d7      	bpl.n	8002db6 <_printf_float+0x242>
 8002e06:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002e0a:	4631      	mov	r1, r6
 8002e0c:	4628      	mov	r0, r5
 8002e0e:	47b8      	blx	r7
 8002e10:	3001      	adds	r0, #1
 8002e12:	f43f af0a 	beq.w	8002c2a <_printf_float+0xb6>
 8002e16:	f04f 0a00 	mov.w	sl, #0
 8002e1a:	f104 0b1a 	add.w	fp, r4, #26
 8002e1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002e20:	425b      	negs	r3, r3
 8002e22:	4553      	cmp	r3, sl
 8002e24:	dc01      	bgt.n	8002e2a <_printf_float+0x2b6>
 8002e26:	464b      	mov	r3, r9
 8002e28:	e793      	b.n	8002d52 <_printf_float+0x1de>
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	465a      	mov	r2, fp
 8002e2e:	4631      	mov	r1, r6
 8002e30:	4628      	mov	r0, r5
 8002e32:	47b8      	blx	r7
 8002e34:	3001      	adds	r0, #1
 8002e36:	f43f aef8 	beq.w	8002c2a <_printf_float+0xb6>
 8002e3a:	f10a 0a01 	add.w	sl, sl, #1
 8002e3e:	e7ee      	b.n	8002e1e <_printf_float+0x2aa>
 8002e40:	7fefffff 	.word	0x7fefffff
 8002e44:	0800575e 	.word	0x0800575e
 8002e48:	0800575a 	.word	0x0800575a
 8002e4c:	08005766 	.word	0x08005766
 8002e50:	08005762 	.word	0x08005762
 8002e54:	0800576a 	.word	0x0800576a
 8002e58:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002e5a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8002e5e:	4553      	cmp	r3, sl
 8002e60:	bfa8      	it	ge
 8002e62:	4653      	movge	r3, sl
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	4699      	mov	r9, r3
 8002e68:	dc36      	bgt.n	8002ed8 <_printf_float+0x364>
 8002e6a:	f04f 0b00 	mov.w	fp, #0
 8002e6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002e72:	f104 021a 	add.w	r2, r4, #26
 8002e76:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8002e78:	930a      	str	r3, [sp, #40]	@ 0x28
 8002e7a:	eba3 0309 	sub.w	r3, r3, r9
 8002e7e:	455b      	cmp	r3, fp
 8002e80:	dc31      	bgt.n	8002ee6 <_printf_float+0x372>
 8002e82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002e84:	459a      	cmp	sl, r3
 8002e86:	dc3a      	bgt.n	8002efe <_printf_float+0x38a>
 8002e88:	6823      	ldr	r3, [r4, #0]
 8002e8a:	07da      	lsls	r2, r3, #31
 8002e8c:	d437      	bmi.n	8002efe <_printf_float+0x38a>
 8002e8e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002e90:	ebaa 0903 	sub.w	r9, sl, r3
 8002e94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8002e96:	ebaa 0303 	sub.w	r3, sl, r3
 8002e9a:	4599      	cmp	r9, r3
 8002e9c:	bfa8      	it	ge
 8002e9e:	4699      	movge	r9, r3
 8002ea0:	f1b9 0f00 	cmp.w	r9, #0
 8002ea4:	dc33      	bgt.n	8002f0e <_printf_float+0x39a>
 8002ea6:	f04f 0800 	mov.w	r8, #0
 8002eaa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002eae:	f104 0b1a 	add.w	fp, r4, #26
 8002eb2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8002eb4:	ebaa 0303 	sub.w	r3, sl, r3
 8002eb8:	eba3 0309 	sub.w	r3, r3, r9
 8002ebc:	4543      	cmp	r3, r8
 8002ebe:	f77f af7a 	ble.w	8002db6 <_printf_float+0x242>
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	465a      	mov	r2, fp
 8002ec6:	4631      	mov	r1, r6
 8002ec8:	4628      	mov	r0, r5
 8002eca:	47b8      	blx	r7
 8002ecc:	3001      	adds	r0, #1
 8002ece:	f43f aeac 	beq.w	8002c2a <_printf_float+0xb6>
 8002ed2:	f108 0801 	add.w	r8, r8, #1
 8002ed6:	e7ec      	b.n	8002eb2 <_printf_float+0x33e>
 8002ed8:	4642      	mov	r2, r8
 8002eda:	4631      	mov	r1, r6
 8002edc:	4628      	mov	r0, r5
 8002ede:	47b8      	blx	r7
 8002ee0:	3001      	adds	r0, #1
 8002ee2:	d1c2      	bne.n	8002e6a <_printf_float+0x2f6>
 8002ee4:	e6a1      	b.n	8002c2a <_printf_float+0xb6>
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	4631      	mov	r1, r6
 8002eea:	4628      	mov	r0, r5
 8002eec:	920a      	str	r2, [sp, #40]	@ 0x28
 8002eee:	47b8      	blx	r7
 8002ef0:	3001      	adds	r0, #1
 8002ef2:	f43f ae9a 	beq.w	8002c2a <_printf_float+0xb6>
 8002ef6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002ef8:	f10b 0b01 	add.w	fp, fp, #1
 8002efc:	e7bb      	b.n	8002e76 <_printf_float+0x302>
 8002efe:	4631      	mov	r1, r6
 8002f00:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002f04:	4628      	mov	r0, r5
 8002f06:	47b8      	blx	r7
 8002f08:	3001      	adds	r0, #1
 8002f0a:	d1c0      	bne.n	8002e8e <_printf_float+0x31a>
 8002f0c:	e68d      	b.n	8002c2a <_printf_float+0xb6>
 8002f0e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8002f10:	464b      	mov	r3, r9
 8002f12:	4631      	mov	r1, r6
 8002f14:	4628      	mov	r0, r5
 8002f16:	4442      	add	r2, r8
 8002f18:	47b8      	blx	r7
 8002f1a:	3001      	adds	r0, #1
 8002f1c:	d1c3      	bne.n	8002ea6 <_printf_float+0x332>
 8002f1e:	e684      	b.n	8002c2a <_printf_float+0xb6>
 8002f20:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8002f24:	f1ba 0f01 	cmp.w	sl, #1
 8002f28:	dc01      	bgt.n	8002f2e <_printf_float+0x3ba>
 8002f2a:	07db      	lsls	r3, r3, #31
 8002f2c:	d536      	bpl.n	8002f9c <_printf_float+0x428>
 8002f2e:	2301      	movs	r3, #1
 8002f30:	4642      	mov	r2, r8
 8002f32:	4631      	mov	r1, r6
 8002f34:	4628      	mov	r0, r5
 8002f36:	47b8      	blx	r7
 8002f38:	3001      	adds	r0, #1
 8002f3a:	f43f ae76 	beq.w	8002c2a <_printf_float+0xb6>
 8002f3e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8002f42:	4631      	mov	r1, r6
 8002f44:	4628      	mov	r0, r5
 8002f46:	47b8      	blx	r7
 8002f48:	3001      	adds	r0, #1
 8002f4a:	f43f ae6e 	beq.w	8002c2a <_printf_float+0xb6>
 8002f4e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8002f52:	2200      	movs	r2, #0
 8002f54:	2300      	movs	r3, #0
 8002f56:	f10a 3aff 	add.w	sl, sl, #4294967295
 8002f5a:	f7fd fd25 	bl	80009a8 <__aeabi_dcmpeq>
 8002f5e:	b9c0      	cbnz	r0, 8002f92 <_printf_float+0x41e>
 8002f60:	4653      	mov	r3, sl
 8002f62:	f108 0201 	add.w	r2, r8, #1
 8002f66:	4631      	mov	r1, r6
 8002f68:	4628      	mov	r0, r5
 8002f6a:	47b8      	blx	r7
 8002f6c:	3001      	adds	r0, #1
 8002f6e:	d10c      	bne.n	8002f8a <_printf_float+0x416>
 8002f70:	e65b      	b.n	8002c2a <_printf_float+0xb6>
 8002f72:	2301      	movs	r3, #1
 8002f74:	465a      	mov	r2, fp
 8002f76:	4631      	mov	r1, r6
 8002f78:	4628      	mov	r0, r5
 8002f7a:	47b8      	blx	r7
 8002f7c:	3001      	adds	r0, #1
 8002f7e:	f43f ae54 	beq.w	8002c2a <_printf_float+0xb6>
 8002f82:	f108 0801 	add.w	r8, r8, #1
 8002f86:	45d0      	cmp	r8, sl
 8002f88:	dbf3      	blt.n	8002f72 <_printf_float+0x3fe>
 8002f8a:	464b      	mov	r3, r9
 8002f8c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8002f90:	e6e0      	b.n	8002d54 <_printf_float+0x1e0>
 8002f92:	f04f 0800 	mov.w	r8, #0
 8002f96:	f104 0b1a 	add.w	fp, r4, #26
 8002f9a:	e7f4      	b.n	8002f86 <_printf_float+0x412>
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	4642      	mov	r2, r8
 8002fa0:	e7e1      	b.n	8002f66 <_printf_float+0x3f2>
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	464a      	mov	r2, r9
 8002fa6:	4631      	mov	r1, r6
 8002fa8:	4628      	mov	r0, r5
 8002faa:	47b8      	blx	r7
 8002fac:	3001      	adds	r0, #1
 8002fae:	f43f ae3c 	beq.w	8002c2a <_printf_float+0xb6>
 8002fb2:	f108 0801 	add.w	r8, r8, #1
 8002fb6:	68e3      	ldr	r3, [r4, #12]
 8002fb8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8002fba:	1a5b      	subs	r3, r3, r1
 8002fbc:	4543      	cmp	r3, r8
 8002fbe:	dcf0      	bgt.n	8002fa2 <_printf_float+0x42e>
 8002fc0:	e6fd      	b.n	8002dbe <_printf_float+0x24a>
 8002fc2:	f04f 0800 	mov.w	r8, #0
 8002fc6:	f104 0919 	add.w	r9, r4, #25
 8002fca:	e7f4      	b.n	8002fb6 <_printf_float+0x442>

08002fcc <_printf_common>:
 8002fcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fd0:	4616      	mov	r6, r2
 8002fd2:	4698      	mov	r8, r3
 8002fd4:	688a      	ldr	r2, [r1, #8]
 8002fd6:	690b      	ldr	r3, [r1, #16]
 8002fd8:	4607      	mov	r7, r0
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	bfb8      	it	lt
 8002fde:	4613      	movlt	r3, r2
 8002fe0:	6033      	str	r3, [r6, #0]
 8002fe2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002fe6:	460c      	mov	r4, r1
 8002fe8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002fec:	b10a      	cbz	r2, 8002ff2 <_printf_common+0x26>
 8002fee:	3301      	adds	r3, #1
 8002ff0:	6033      	str	r3, [r6, #0]
 8002ff2:	6823      	ldr	r3, [r4, #0]
 8002ff4:	0699      	lsls	r1, r3, #26
 8002ff6:	bf42      	ittt	mi
 8002ff8:	6833      	ldrmi	r3, [r6, #0]
 8002ffa:	3302      	addmi	r3, #2
 8002ffc:	6033      	strmi	r3, [r6, #0]
 8002ffe:	6825      	ldr	r5, [r4, #0]
 8003000:	f015 0506 	ands.w	r5, r5, #6
 8003004:	d106      	bne.n	8003014 <_printf_common+0x48>
 8003006:	f104 0a19 	add.w	sl, r4, #25
 800300a:	68e3      	ldr	r3, [r4, #12]
 800300c:	6832      	ldr	r2, [r6, #0]
 800300e:	1a9b      	subs	r3, r3, r2
 8003010:	42ab      	cmp	r3, r5
 8003012:	dc2b      	bgt.n	800306c <_printf_common+0xa0>
 8003014:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003018:	6822      	ldr	r2, [r4, #0]
 800301a:	3b00      	subs	r3, #0
 800301c:	bf18      	it	ne
 800301e:	2301      	movne	r3, #1
 8003020:	0692      	lsls	r2, r2, #26
 8003022:	d430      	bmi.n	8003086 <_printf_common+0xba>
 8003024:	4641      	mov	r1, r8
 8003026:	4638      	mov	r0, r7
 8003028:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800302c:	47c8      	blx	r9
 800302e:	3001      	adds	r0, #1
 8003030:	d023      	beq.n	800307a <_printf_common+0xae>
 8003032:	6823      	ldr	r3, [r4, #0]
 8003034:	6922      	ldr	r2, [r4, #16]
 8003036:	f003 0306 	and.w	r3, r3, #6
 800303a:	2b04      	cmp	r3, #4
 800303c:	bf14      	ite	ne
 800303e:	2500      	movne	r5, #0
 8003040:	6833      	ldreq	r3, [r6, #0]
 8003042:	f04f 0600 	mov.w	r6, #0
 8003046:	bf08      	it	eq
 8003048:	68e5      	ldreq	r5, [r4, #12]
 800304a:	f104 041a 	add.w	r4, r4, #26
 800304e:	bf08      	it	eq
 8003050:	1aed      	subeq	r5, r5, r3
 8003052:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003056:	bf08      	it	eq
 8003058:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800305c:	4293      	cmp	r3, r2
 800305e:	bfc4      	itt	gt
 8003060:	1a9b      	subgt	r3, r3, r2
 8003062:	18ed      	addgt	r5, r5, r3
 8003064:	42b5      	cmp	r5, r6
 8003066:	d11a      	bne.n	800309e <_printf_common+0xd2>
 8003068:	2000      	movs	r0, #0
 800306a:	e008      	b.n	800307e <_printf_common+0xb2>
 800306c:	2301      	movs	r3, #1
 800306e:	4652      	mov	r2, sl
 8003070:	4641      	mov	r1, r8
 8003072:	4638      	mov	r0, r7
 8003074:	47c8      	blx	r9
 8003076:	3001      	adds	r0, #1
 8003078:	d103      	bne.n	8003082 <_printf_common+0xb6>
 800307a:	f04f 30ff 	mov.w	r0, #4294967295
 800307e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003082:	3501      	adds	r5, #1
 8003084:	e7c1      	b.n	800300a <_printf_common+0x3e>
 8003086:	2030      	movs	r0, #48	@ 0x30
 8003088:	18e1      	adds	r1, r4, r3
 800308a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800308e:	1c5a      	adds	r2, r3, #1
 8003090:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003094:	4422      	add	r2, r4
 8003096:	3302      	adds	r3, #2
 8003098:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800309c:	e7c2      	b.n	8003024 <_printf_common+0x58>
 800309e:	2301      	movs	r3, #1
 80030a0:	4622      	mov	r2, r4
 80030a2:	4641      	mov	r1, r8
 80030a4:	4638      	mov	r0, r7
 80030a6:	47c8      	blx	r9
 80030a8:	3001      	adds	r0, #1
 80030aa:	d0e6      	beq.n	800307a <_printf_common+0xae>
 80030ac:	3601      	adds	r6, #1
 80030ae:	e7d9      	b.n	8003064 <_printf_common+0x98>

080030b0 <_printf_i>:
 80030b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80030b4:	7e0f      	ldrb	r7, [r1, #24]
 80030b6:	4691      	mov	r9, r2
 80030b8:	2f78      	cmp	r7, #120	@ 0x78
 80030ba:	4680      	mov	r8, r0
 80030bc:	460c      	mov	r4, r1
 80030be:	469a      	mov	sl, r3
 80030c0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80030c2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80030c6:	d807      	bhi.n	80030d8 <_printf_i+0x28>
 80030c8:	2f62      	cmp	r7, #98	@ 0x62
 80030ca:	d80a      	bhi.n	80030e2 <_printf_i+0x32>
 80030cc:	2f00      	cmp	r7, #0
 80030ce:	f000 80d1 	beq.w	8003274 <_printf_i+0x1c4>
 80030d2:	2f58      	cmp	r7, #88	@ 0x58
 80030d4:	f000 80b8 	beq.w	8003248 <_printf_i+0x198>
 80030d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80030dc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80030e0:	e03a      	b.n	8003158 <_printf_i+0xa8>
 80030e2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80030e6:	2b15      	cmp	r3, #21
 80030e8:	d8f6      	bhi.n	80030d8 <_printf_i+0x28>
 80030ea:	a101      	add	r1, pc, #4	@ (adr r1, 80030f0 <_printf_i+0x40>)
 80030ec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80030f0:	08003149 	.word	0x08003149
 80030f4:	0800315d 	.word	0x0800315d
 80030f8:	080030d9 	.word	0x080030d9
 80030fc:	080030d9 	.word	0x080030d9
 8003100:	080030d9 	.word	0x080030d9
 8003104:	080030d9 	.word	0x080030d9
 8003108:	0800315d 	.word	0x0800315d
 800310c:	080030d9 	.word	0x080030d9
 8003110:	080030d9 	.word	0x080030d9
 8003114:	080030d9 	.word	0x080030d9
 8003118:	080030d9 	.word	0x080030d9
 800311c:	0800325b 	.word	0x0800325b
 8003120:	08003187 	.word	0x08003187
 8003124:	08003215 	.word	0x08003215
 8003128:	080030d9 	.word	0x080030d9
 800312c:	080030d9 	.word	0x080030d9
 8003130:	0800327d 	.word	0x0800327d
 8003134:	080030d9 	.word	0x080030d9
 8003138:	08003187 	.word	0x08003187
 800313c:	080030d9 	.word	0x080030d9
 8003140:	080030d9 	.word	0x080030d9
 8003144:	0800321d 	.word	0x0800321d
 8003148:	6833      	ldr	r3, [r6, #0]
 800314a:	1d1a      	adds	r2, r3, #4
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	6032      	str	r2, [r6, #0]
 8003150:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003154:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003158:	2301      	movs	r3, #1
 800315a:	e09c      	b.n	8003296 <_printf_i+0x1e6>
 800315c:	6833      	ldr	r3, [r6, #0]
 800315e:	6820      	ldr	r0, [r4, #0]
 8003160:	1d19      	adds	r1, r3, #4
 8003162:	6031      	str	r1, [r6, #0]
 8003164:	0606      	lsls	r6, r0, #24
 8003166:	d501      	bpl.n	800316c <_printf_i+0xbc>
 8003168:	681d      	ldr	r5, [r3, #0]
 800316a:	e003      	b.n	8003174 <_printf_i+0xc4>
 800316c:	0645      	lsls	r5, r0, #25
 800316e:	d5fb      	bpl.n	8003168 <_printf_i+0xb8>
 8003170:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003174:	2d00      	cmp	r5, #0
 8003176:	da03      	bge.n	8003180 <_printf_i+0xd0>
 8003178:	232d      	movs	r3, #45	@ 0x2d
 800317a:	426d      	negs	r5, r5
 800317c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003180:	230a      	movs	r3, #10
 8003182:	4858      	ldr	r0, [pc, #352]	@ (80032e4 <_printf_i+0x234>)
 8003184:	e011      	b.n	80031aa <_printf_i+0xfa>
 8003186:	6821      	ldr	r1, [r4, #0]
 8003188:	6833      	ldr	r3, [r6, #0]
 800318a:	0608      	lsls	r0, r1, #24
 800318c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003190:	d402      	bmi.n	8003198 <_printf_i+0xe8>
 8003192:	0649      	lsls	r1, r1, #25
 8003194:	bf48      	it	mi
 8003196:	b2ad      	uxthmi	r5, r5
 8003198:	2f6f      	cmp	r7, #111	@ 0x6f
 800319a:	6033      	str	r3, [r6, #0]
 800319c:	bf14      	ite	ne
 800319e:	230a      	movne	r3, #10
 80031a0:	2308      	moveq	r3, #8
 80031a2:	4850      	ldr	r0, [pc, #320]	@ (80032e4 <_printf_i+0x234>)
 80031a4:	2100      	movs	r1, #0
 80031a6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80031aa:	6866      	ldr	r6, [r4, #4]
 80031ac:	2e00      	cmp	r6, #0
 80031ae:	60a6      	str	r6, [r4, #8]
 80031b0:	db05      	blt.n	80031be <_printf_i+0x10e>
 80031b2:	6821      	ldr	r1, [r4, #0]
 80031b4:	432e      	orrs	r6, r5
 80031b6:	f021 0104 	bic.w	r1, r1, #4
 80031ba:	6021      	str	r1, [r4, #0]
 80031bc:	d04b      	beq.n	8003256 <_printf_i+0x1a6>
 80031be:	4616      	mov	r6, r2
 80031c0:	fbb5 f1f3 	udiv	r1, r5, r3
 80031c4:	fb03 5711 	mls	r7, r3, r1, r5
 80031c8:	5dc7      	ldrb	r7, [r0, r7]
 80031ca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80031ce:	462f      	mov	r7, r5
 80031d0:	42bb      	cmp	r3, r7
 80031d2:	460d      	mov	r5, r1
 80031d4:	d9f4      	bls.n	80031c0 <_printf_i+0x110>
 80031d6:	2b08      	cmp	r3, #8
 80031d8:	d10b      	bne.n	80031f2 <_printf_i+0x142>
 80031da:	6823      	ldr	r3, [r4, #0]
 80031dc:	07df      	lsls	r7, r3, #31
 80031de:	d508      	bpl.n	80031f2 <_printf_i+0x142>
 80031e0:	6923      	ldr	r3, [r4, #16]
 80031e2:	6861      	ldr	r1, [r4, #4]
 80031e4:	4299      	cmp	r1, r3
 80031e6:	bfde      	ittt	le
 80031e8:	2330      	movle	r3, #48	@ 0x30
 80031ea:	f806 3c01 	strble.w	r3, [r6, #-1]
 80031ee:	f106 36ff 	addle.w	r6, r6, #4294967295
 80031f2:	1b92      	subs	r2, r2, r6
 80031f4:	6122      	str	r2, [r4, #16]
 80031f6:	464b      	mov	r3, r9
 80031f8:	4621      	mov	r1, r4
 80031fa:	4640      	mov	r0, r8
 80031fc:	f8cd a000 	str.w	sl, [sp]
 8003200:	aa03      	add	r2, sp, #12
 8003202:	f7ff fee3 	bl	8002fcc <_printf_common>
 8003206:	3001      	adds	r0, #1
 8003208:	d14a      	bne.n	80032a0 <_printf_i+0x1f0>
 800320a:	f04f 30ff 	mov.w	r0, #4294967295
 800320e:	b004      	add	sp, #16
 8003210:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003214:	6823      	ldr	r3, [r4, #0]
 8003216:	f043 0320 	orr.w	r3, r3, #32
 800321a:	6023      	str	r3, [r4, #0]
 800321c:	2778      	movs	r7, #120	@ 0x78
 800321e:	4832      	ldr	r0, [pc, #200]	@ (80032e8 <_printf_i+0x238>)
 8003220:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003224:	6823      	ldr	r3, [r4, #0]
 8003226:	6831      	ldr	r1, [r6, #0]
 8003228:	061f      	lsls	r7, r3, #24
 800322a:	f851 5b04 	ldr.w	r5, [r1], #4
 800322e:	d402      	bmi.n	8003236 <_printf_i+0x186>
 8003230:	065f      	lsls	r7, r3, #25
 8003232:	bf48      	it	mi
 8003234:	b2ad      	uxthmi	r5, r5
 8003236:	6031      	str	r1, [r6, #0]
 8003238:	07d9      	lsls	r1, r3, #31
 800323a:	bf44      	itt	mi
 800323c:	f043 0320 	orrmi.w	r3, r3, #32
 8003240:	6023      	strmi	r3, [r4, #0]
 8003242:	b11d      	cbz	r5, 800324c <_printf_i+0x19c>
 8003244:	2310      	movs	r3, #16
 8003246:	e7ad      	b.n	80031a4 <_printf_i+0xf4>
 8003248:	4826      	ldr	r0, [pc, #152]	@ (80032e4 <_printf_i+0x234>)
 800324a:	e7e9      	b.n	8003220 <_printf_i+0x170>
 800324c:	6823      	ldr	r3, [r4, #0]
 800324e:	f023 0320 	bic.w	r3, r3, #32
 8003252:	6023      	str	r3, [r4, #0]
 8003254:	e7f6      	b.n	8003244 <_printf_i+0x194>
 8003256:	4616      	mov	r6, r2
 8003258:	e7bd      	b.n	80031d6 <_printf_i+0x126>
 800325a:	6833      	ldr	r3, [r6, #0]
 800325c:	6825      	ldr	r5, [r4, #0]
 800325e:	1d18      	adds	r0, r3, #4
 8003260:	6961      	ldr	r1, [r4, #20]
 8003262:	6030      	str	r0, [r6, #0]
 8003264:	062e      	lsls	r6, r5, #24
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	d501      	bpl.n	800326e <_printf_i+0x1be>
 800326a:	6019      	str	r1, [r3, #0]
 800326c:	e002      	b.n	8003274 <_printf_i+0x1c4>
 800326e:	0668      	lsls	r0, r5, #25
 8003270:	d5fb      	bpl.n	800326a <_printf_i+0x1ba>
 8003272:	8019      	strh	r1, [r3, #0]
 8003274:	2300      	movs	r3, #0
 8003276:	4616      	mov	r6, r2
 8003278:	6123      	str	r3, [r4, #16]
 800327a:	e7bc      	b.n	80031f6 <_printf_i+0x146>
 800327c:	6833      	ldr	r3, [r6, #0]
 800327e:	2100      	movs	r1, #0
 8003280:	1d1a      	adds	r2, r3, #4
 8003282:	6032      	str	r2, [r6, #0]
 8003284:	681e      	ldr	r6, [r3, #0]
 8003286:	6862      	ldr	r2, [r4, #4]
 8003288:	4630      	mov	r0, r6
 800328a:	f000 f9d6 	bl	800363a <memchr>
 800328e:	b108      	cbz	r0, 8003294 <_printf_i+0x1e4>
 8003290:	1b80      	subs	r0, r0, r6
 8003292:	6060      	str	r0, [r4, #4]
 8003294:	6863      	ldr	r3, [r4, #4]
 8003296:	6123      	str	r3, [r4, #16]
 8003298:	2300      	movs	r3, #0
 800329a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800329e:	e7aa      	b.n	80031f6 <_printf_i+0x146>
 80032a0:	4632      	mov	r2, r6
 80032a2:	4649      	mov	r1, r9
 80032a4:	4640      	mov	r0, r8
 80032a6:	6923      	ldr	r3, [r4, #16]
 80032a8:	47d0      	blx	sl
 80032aa:	3001      	adds	r0, #1
 80032ac:	d0ad      	beq.n	800320a <_printf_i+0x15a>
 80032ae:	6823      	ldr	r3, [r4, #0]
 80032b0:	079b      	lsls	r3, r3, #30
 80032b2:	d413      	bmi.n	80032dc <_printf_i+0x22c>
 80032b4:	68e0      	ldr	r0, [r4, #12]
 80032b6:	9b03      	ldr	r3, [sp, #12]
 80032b8:	4298      	cmp	r0, r3
 80032ba:	bfb8      	it	lt
 80032bc:	4618      	movlt	r0, r3
 80032be:	e7a6      	b.n	800320e <_printf_i+0x15e>
 80032c0:	2301      	movs	r3, #1
 80032c2:	4632      	mov	r2, r6
 80032c4:	4649      	mov	r1, r9
 80032c6:	4640      	mov	r0, r8
 80032c8:	47d0      	blx	sl
 80032ca:	3001      	adds	r0, #1
 80032cc:	d09d      	beq.n	800320a <_printf_i+0x15a>
 80032ce:	3501      	adds	r5, #1
 80032d0:	68e3      	ldr	r3, [r4, #12]
 80032d2:	9903      	ldr	r1, [sp, #12]
 80032d4:	1a5b      	subs	r3, r3, r1
 80032d6:	42ab      	cmp	r3, r5
 80032d8:	dcf2      	bgt.n	80032c0 <_printf_i+0x210>
 80032da:	e7eb      	b.n	80032b4 <_printf_i+0x204>
 80032dc:	2500      	movs	r5, #0
 80032de:	f104 0619 	add.w	r6, r4, #25
 80032e2:	e7f5      	b.n	80032d0 <_printf_i+0x220>
 80032e4:	0800576c 	.word	0x0800576c
 80032e8:	0800577d 	.word	0x0800577d

080032ec <std>:
 80032ec:	2300      	movs	r3, #0
 80032ee:	b510      	push	{r4, lr}
 80032f0:	4604      	mov	r4, r0
 80032f2:	e9c0 3300 	strd	r3, r3, [r0]
 80032f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80032fa:	6083      	str	r3, [r0, #8]
 80032fc:	8181      	strh	r1, [r0, #12]
 80032fe:	6643      	str	r3, [r0, #100]	@ 0x64
 8003300:	81c2      	strh	r2, [r0, #14]
 8003302:	6183      	str	r3, [r0, #24]
 8003304:	4619      	mov	r1, r3
 8003306:	2208      	movs	r2, #8
 8003308:	305c      	adds	r0, #92	@ 0x5c
 800330a:	f000 f916 	bl	800353a <memset>
 800330e:	4b0d      	ldr	r3, [pc, #52]	@ (8003344 <std+0x58>)
 8003310:	6224      	str	r4, [r4, #32]
 8003312:	6263      	str	r3, [r4, #36]	@ 0x24
 8003314:	4b0c      	ldr	r3, [pc, #48]	@ (8003348 <std+0x5c>)
 8003316:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003318:	4b0c      	ldr	r3, [pc, #48]	@ (800334c <std+0x60>)
 800331a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800331c:	4b0c      	ldr	r3, [pc, #48]	@ (8003350 <std+0x64>)
 800331e:	6323      	str	r3, [r4, #48]	@ 0x30
 8003320:	4b0c      	ldr	r3, [pc, #48]	@ (8003354 <std+0x68>)
 8003322:	429c      	cmp	r4, r3
 8003324:	d006      	beq.n	8003334 <std+0x48>
 8003326:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800332a:	4294      	cmp	r4, r2
 800332c:	d002      	beq.n	8003334 <std+0x48>
 800332e:	33d0      	adds	r3, #208	@ 0xd0
 8003330:	429c      	cmp	r4, r3
 8003332:	d105      	bne.n	8003340 <std+0x54>
 8003334:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003338:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800333c:	f000 b97a 	b.w	8003634 <__retarget_lock_init_recursive>
 8003340:	bd10      	pop	{r4, pc}
 8003342:	bf00      	nop
 8003344:	080034b5 	.word	0x080034b5
 8003348:	080034d7 	.word	0x080034d7
 800334c:	0800350f 	.word	0x0800350f
 8003350:	08003533 	.word	0x08003533
 8003354:	20000240 	.word	0x20000240

08003358 <stdio_exit_handler>:
 8003358:	4a02      	ldr	r2, [pc, #8]	@ (8003364 <stdio_exit_handler+0xc>)
 800335a:	4903      	ldr	r1, [pc, #12]	@ (8003368 <stdio_exit_handler+0x10>)
 800335c:	4803      	ldr	r0, [pc, #12]	@ (800336c <stdio_exit_handler+0x14>)
 800335e:	f000 b869 	b.w	8003434 <_fwalk_sglue>
 8003362:	bf00      	nop
 8003364:	2000000c 	.word	0x2000000c
 8003368:	08004fb1 	.word	0x08004fb1
 800336c:	2000001c 	.word	0x2000001c

08003370 <cleanup_stdio>:
 8003370:	6841      	ldr	r1, [r0, #4]
 8003372:	4b0c      	ldr	r3, [pc, #48]	@ (80033a4 <cleanup_stdio+0x34>)
 8003374:	b510      	push	{r4, lr}
 8003376:	4299      	cmp	r1, r3
 8003378:	4604      	mov	r4, r0
 800337a:	d001      	beq.n	8003380 <cleanup_stdio+0x10>
 800337c:	f001 fe18 	bl	8004fb0 <_fflush_r>
 8003380:	68a1      	ldr	r1, [r4, #8]
 8003382:	4b09      	ldr	r3, [pc, #36]	@ (80033a8 <cleanup_stdio+0x38>)
 8003384:	4299      	cmp	r1, r3
 8003386:	d002      	beq.n	800338e <cleanup_stdio+0x1e>
 8003388:	4620      	mov	r0, r4
 800338a:	f001 fe11 	bl	8004fb0 <_fflush_r>
 800338e:	68e1      	ldr	r1, [r4, #12]
 8003390:	4b06      	ldr	r3, [pc, #24]	@ (80033ac <cleanup_stdio+0x3c>)
 8003392:	4299      	cmp	r1, r3
 8003394:	d004      	beq.n	80033a0 <cleanup_stdio+0x30>
 8003396:	4620      	mov	r0, r4
 8003398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800339c:	f001 be08 	b.w	8004fb0 <_fflush_r>
 80033a0:	bd10      	pop	{r4, pc}
 80033a2:	bf00      	nop
 80033a4:	20000240 	.word	0x20000240
 80033a8:	200002a8 	.word	0x200002a8
 80033ac:	20000310 	.word	0x20000310

080033b0 <global_stdio_init.part.0>:
 80033b0:	b510      	push	{r4, lr}
 80033b2:	4b0b      	ldr	r3, [pc, #44]	@ (80033e0 <global_stdio_init.part.0+0x30>)
 80033b4:	4c0b      	ldr	r4, [pc, #44]	@ (80033e4 <global_stdio_init.part.0+0x34>)
 80033b6:	4a0c      	ldr	r2, [pc, #48]	@ (80033e8 <global_stdio_init.part.0+0x38>)
 80033b8:	4620      	mov	r0, r4
 80033ba:	601a      	str	r2, [r3, #0]
 80033bc:	2104      	movs	r1, #4
 80033be:	2200      	movs	r2, #0
 80033c0:	f7ff ff94 	bl	80032ec <std>
 80033c4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80033c8:	2201      	movs	r2, #1
 80033ca:	2109      	movs	r1, #9
 80033cc:	f7ff ff8e 	bl	80032ec <std>
 80033d0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80033d4:	2202      	movs	r2, #2
 80033d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033da:	2112      	movs	r1, #18
 80033dc:	f7ff bf86 	b.w	80032ec <std>
 80033e0:	20000378 	.word	0x20000378
 80033e4:	20000240 	.word	0x20000240
 80033e8:	08003359 	.word	0x08003359

080033ec <__sfp_lock_acquire>:
 80033ec:	4801      	ldr	r0, [pc, #4]	@ (80033f4 <__sfp_lock_acquire+0x8>)
 80033ee:	f000 b922 	b.w	8003636 <__retarget_lock_acquire_recursive>
 80033f2:	bf00      	nop
 80033f4:	20000381 	.word	0x20000381

080033f8 <__sfp_lock_release>:
 80033f8:	4801      	ldr	r0, [pc, #4]	@ (8003400 <__sfp_lock_release+0x8>)
 80033fa:	f000 b91d 	b.w	8003638 <__retarget_lock_release_recursive>
 80033fe:	bf00      	nop
 8003400:	20000381 	.word	0x20000381

08003404 <__sinit>:
 8003404:	b510      	push	{r4, lr}
 8003406:	4604      	mov	r4, r0
 8003408:	f7ff fff0 	bl	80033ec <__sfp_lock_acquire>
 800340c:	6a23      	ldr	r3, [r4, #32]
 800340e:	b11b      	cbz	r3, 8003418 <__sinit+0x14>
 8003410:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003414:	f7ff bff0 	b.w	80033f8 <__sfp_lock_release>
 8003418:	4b04      	ldr	r3, [pc, #16]	@ (800342c <__sinit+0x28>)
 800341a:	6223      	str	r3, [r4, #32]
 800341c:	4b04      	ldr	r3, [pc, #16]	@ (8003430 <__sinit+0x2c>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d1f5      	bne.n	8003410 <__sinit+0xc>
 8003424:	f7ff ffc4 	bl	80033b0 <global_stdio_init.part.0>
 8003428:	e7f2      	b.n	8003410 <__sinit+0xc>
 800342a:	bf00      	nop
 800342c:	08003371 	.word	0x08003371
 8003430:	20000378 	.word	0x20000378

08003434 <_fwalk_sglue>:
 8003434:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003438:	4607      	mov	r7, r0
 800343a:	4688      	mov	r8, r1
 800343c:	4614      	mov	r4, r2
 800343e:	2600      	movs	r6, #0
 8003440:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003444:	f1b9 0901 	subs.w	r9, r9, #1
 8003448:	d505      	bpl.n	8003456 <_fwalk_sglue+0x22>
 800344a:	6824      	ldr	r4, [r4, #0]
 800344c:	2c00      	cmp	r4, #0
 800344e:	d1f7      	bne.n	8003440 <_fwalk_sglue+0xc>
 8003450:	4630      	mov	r0, r6
 8003452:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003456:	89ab      	ldrh	r3, [r5, #12]
 8003458:	2b01      	cmp	r3, #1
 800345a:	d907      	bls.n	800346c <_fwalk_sglue+0x38>
 800345c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003460:	3301      	adds	r3, #1
 8003462:	d003      	beq.n	800346c <_fwalk_sglue+0x38>
 8003464:	4629      	mov	r1, r5
 8003466:	4638      	mov	r0, r7
 8003468:	47c0      	blx	r8
 800346a:	4306      	orrs	r6, r0
 800346c:	3568      	adds	r5, #104	@ 0x68
 800346e:	e7e9      	b.n	8003444 <_fwalk_sglue+0x10>

08003470 <siprintf>:
 8003470:	b40e      	push	{r1, r2, r3}
 8003472:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003476:	b510      	push	{r4, lr}
 8003478:	2400      	movs	r4, #0
 800347a:	b09d      	sub	sp, #116	@ 0x74
 800347c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800347e:	9002      	str	r0, [sp, #8]
 8003480:	9006      	str	r0, [sp, #24]
 8003482:	9107      	str	r1, [sp, #28]
 8003484:	9104      	str	r1, [sp, #16]
 8003486:	4809      	ldr	r0, [pc, #36]	@ (80034ac <siprintf+0x3c>)
 8003488:	4909      	ldr	r1, [pc, #36]	@ (80034b0 <siprintf+0x40>)
 800348a:	f853 2b04 	ldr.w	r2, [r3], #4
 800348e:	9105      	str	r1, [sp, #20]
 8003490:	6800      	ldr	r0, [r0, #0]
 8003492:	a902      	add	r1, sp, #8
 8003494:	9301      	str	r3, [sp, #4]
 8003496:	941b      	str	r4, [sp, #108]	@ 0x6c
 8003498:	f001 fc0e 	bl	8004cb8 <_svfiprintf_r>
 800349c:	9b02      	ldr	r3, [sp, #8]
 800349e:	701c      	strb	r4, [r3, #0]
 80034a0:	b01d      	add	sp, #116	@ 0x74
 80034a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80034a6:	b003      	add	sp, #12
 80034a8:	4770      	bx	lr
 80034aa:	bf00      	nop
 80034ac:	20000018 	.word	0x20000018
 80034b0:	ffff0208 	.word	0xffff0208

080034b4 <__sread>:
 80034b4:	b510      	push	{r4, lr}
 80034b6:	460c      	mov	r4, r1
 80034b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034bc:	f000 f86c 	bl	8003598 <_read_r>
 80034c0:	2800      	cmp	r0, #0
 80034c2:	bfab      	itete	ge
 80034c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80034c6:	89a3      	ldrhlt	r3, [r4, #12]
 80034c8:	181b      	addge	r3, r3, r0
 80034ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80034ce:	bfac      	ite	ge
 80034d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80034d2:	81a3      	strhlt	r3, [r4, #12]
 80034d4:	bd10      	pop	{r4, pc}

080034d6 <__swrite>:
 80034d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034da:	461f      	mov	r7, r3
 80034dc:	898b      	ldrh	r3, [r1, #12]
 80034de:	4605      	mov	r5, r0
 80034e0:	05db      	lsls	r3, r3, #23
 80034e2:	460c      	mov	r4, r1
 80034e4:	4616      	mov	r6, r2
 80034e6:	d505      	bpl.n	80034f4 <__swrite+0x1e>
 80034e8:	2302      	movs	r3, #2
 80034ea:	2200      	movs	r2, #0
 80034ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034f0:	f000 f840 	bl	8003574 <_lseek_r>
 80034f4:	89a3      	ldrh	r3, [r4, #12]
 80034f6:	4632      	mov	r2, r6
 80034f8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80034fc:	81a3      	strh	r3, [r4, #12]
 80034fe:	4628      	mov	r0, r5
 8003500:	463b      	mov	r3, r7
 8003502:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003506:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800350a:	f000 b857 	b.w	80035bc <_write_r>

0800350e <__sseek>:
 800350e:	b510      	push	{r4, lr}
 8003510:	460c      	mov	r4, r1
 8003512:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003516:	f000 f82d 	bl	8003574 <_lseek_r>
 800351a:	1c43      	adds	r3, r0, #1
 800351c:	89a3      	ldrh	r3, [r4, #12]
 800351e:	bf15      	itete	ne
 8003520:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003522:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003526:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800352a:	81a3      	strheq	r3, [r4, #12]
 800352c:	bf18      	it	ne
 800352e:	81a3      	strhne	r3, [r4, #12]
 8003530:	bd10      	pop	{r4, pc}

08003532 <__sclose>:
 8003532:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003536:	f000 b80d 	b.w	8003554 <_close_r>

0800353a <memset>:
 800353a:	4603      	mov	r3, r0
 800353c:	4402      	add	r2, r0
 800353e:	4293      	cmp	r3, r2
 8003540:	d100      	bne.n	8003544 <memset+0xa>
 8003542:	4770      	bx	lr
 8003544:	f803 1b01 	strb.w	r1, [r3], #1
 8003548:	e7f9      	b.n	800353e <memset+0x4>
	...

0800354c <_localeconv_r>:
 800354c:	4800      	ldr	r0, [pc, #0]	@ (8003550 <_localeconv_r+0x4>)
 800354e:	4770      	bx	lr
 8003550:	20000158 	.word	0x20000158

08003554 <_close_r>:
 8003554:	b538      	push	{r3, r4, r5, lr}
 8003556:	2300      	movs	r3, #0
 8003558:	4d05      	ldr	r5, [pc, #20]	@ (8003570 <_close_r+0x1c>)
 800355a:	4604      	mov	r4, r0
 800355c:	4608      	mov	r0, r1
 800355e:	602b      	str	r3, [r5, #0]
 8003560:	f7fe f817 	bl	8001592 <_close>
 8003564:	1c43      	adds	r3, r0, #1
 8003566:	d102      	bne.n	800356e <_close_r+0x1a>
 8003568:	682b      	ldr	r3, [r5, #0]
 800356a:	b103      	cbz	r3, 800356e <_close_r+0x1a>
 800356c:	6023      	str	r3, [r4, #0]
 800356e:	bd38      	pop	{r3, r4, r5, pc}
 8003570:	2000037c 	.word	0x2000037c

08003574 <_lseek_r>:
 8003574:	b538      	push	{r3, r4, r5, lr}
 8003576:	4604      	mov	r4, r0
 8003578:	4608      	mov	r0, r1
 800357a:	4611      	mov	r1, r2
 800357c:	2200      	movs	r2, #0
 800357e:	4d05      	ldr	r5, [pc, #20]	@ (8003594 <_lseek_r+0x20>)
 8003580:	602a      	str	r2, [r5, #0]
 8003582:	461a      	mov	r2, r3
 8003584:	f7fe f829 	bl	80015da <_lseek>
 8003588:	1c43      	adds	r3, r0, #1
 800358a:	d102      	bne.n	8003592 <_lseek_r+0x1e>
 800358c:	682b      	ldr	r3, [r5, #0]
 800358e:	b103      	cbz	r3, 8003592 <_lseek_r+0x1e>
 8003590:	6023      	str	r3, [r4, #0]
 8003592:	bd38      	pop	{r3, r4, r5, pc}
 8003594:	2000037c 	.word	0x2000037c

08003598 <_read_r>:
 8003598:	b538      	push	{r3, r4, r5, lr}
 800359a:	4604      	mov	r4, r0
 800359c:	4608      	mov	r0, r1
 800359e:	4611      	mov	r1, r2
 80035a0:	2200      	movs	r2, #0
 80035a2:	4d05      	ldr	r5, [pc, #20]	@ (80035b8 <_read_r+0x20>)
 80035a4:	602a      	str	r2, [r5, #0]
 80035a6:	461a      	mov	r2, r3
 80035a8:	f7fd ffba 	bl	8001520 <_read>
 80035ac:	1c43      	adds	r3, r0, #1
 80035ae:	d102      	bne.n	80035b6 <_read_r+0x1e>
 80035b0:	682b      	ldr	r3, [r5, #0]
 80035b2:	b103      	cbz	r3, 80035b6 <_read_r+0x1e>
 80035b4:	6023      	str	r3, [r4, #0]
 80035b6:	bd38      	pop	{r3, r4, r5, pc}
 80035b8:	2000037c 	.word	0x2000037c

080035bc <_write_r>:
 80035bc:	b538      	push	{r3, r4, r5, lr}
 80035be:	4604      	mov	r4, r0
 80035c0:	4608      	mov	r0, r1
 80035c2:	4611      	mov	r1, r2
 80035c4:	2200      	movs	r2, #0
 80035c6:	4d05      	ldr	r5, [pc, #20]	@ (80035dc <_write_r+0x20>)
 80035c8:	602a      	str	r2, [r5, #0]
 80035ca:	461a      	mov	r2, r3
 80035cc:	f7fd ffc5 	bl	800155a <_write>
 80035d0:	1c43      	adds	r3, r0, #1
 80035d2:	d102      	bne.n	80035da <_write_r+0x1e>
 80035d4:	682b      	ldr	r3, [r5, #0]
 80035d6:	b103      	cbz	r3, 80035da <_write_r+0x1e>
 80035d8:	6023      	str	r3, [r4, #0]
 80035da:	bd38      	pop	{r3, r4, r5, pc}
 80035dc:	2000037c 	.word	0x2000037c

080035e0 <__errno>:
 80035e0:	4b01      	ldr	r3, [pc, #4]	@ (80035e8 <__errno+0x8>)
 80035e2:	6818      	ldr	r0, [r3, #0]
 80035e4:	4770      	bx	lr
 80035e6:	bf00      	nop
 80035e8:	20000018 	.word	0x20000018

080035ec <__libc_init_array>:
 80035ec:	b570      	push	{r4, r5, r6, lr}
 80035ee:	2600      	movs	r6, #0
 80035f0:	4d0c      	ldr	r5, [pc, #48]	@ (8003624 <__libc_init_array+0x38>)
 80035f2:	4c0d      	ldr	r4, [pc, #52]	@ (8003628 <__libc_init_array+0x3c>)
 80035f4:	1b64      	subs	r4, r4, r5
 80035f6:	10a4      	asrs	r4, r4, #2
 80035f8:	42a6      	cmp	r6, r4
 80035fa:	d109      	bne.n	8003610 <__libc_init_array+0x24>
 80035fc:	f002 f874 	bl	80056e8 <_init>
 8003600:	2600      	movs	r6, #0
 8003602:	4d0a      	ldr	r5, [pc, #40]	@ (800362c <__libc_init_array+0x40>)
 8003604:	4c0a      	ldr	r4, [pc, #40]	@ (8003630 <__libc_init_array+0x44>)
 8003606:	1b64      	subs	r4, r4, r5
 8003608:	10a4      	asrs	r4, r4, #2
 800360a:	42a6      	cmp	r6, r4
 800360c:	d105      	bne.n	800361a <__libc_init_array+0x2e>
 800360e:	bd70      	pop	{r4, r5, r6, pc}
 8003610:	f855 3b04 	ldr.w	r3, [r5], #4
 8003614:	4798      	blx	r3
 8003616:	3601      	adds	r6, #1
 8003618:	e7ee      	b.n	80035f8 <__libc_init_array+0xc>
 800361a:	f855 3b04 	ldr.w	r3, [r5], #4
 800361e:	4798      	blx	r3
 8003620:	3601      	adds	r6, #1
 8003622:	e7f2      	b.n	800360a <__libc_init_array+0x1e>
 8003624:	08005ad4 	.word	0x08005ad4
 8003628:	08005ad4 	.word	0x08005ad4
 800362c:	08005ad4 	.word	0x08005ad4
 8003630:	08005ad8 	.word	0x08005ad8

08003634 <__retarget_lock_init_recursive>:
 8003634:	4770      	bx	lr

08003636 <__retarget_lock_acquire_recursive>:
 8003636:	4770      	bx	lr

08003638 <__retarget_lock_release_recursive>:
 8003638:	4770      	bx	lr

0800363a <memchr>:
 800363a:	4603      	mov	r3, r0
 800363c:	b510      	push	{r4, lr}
 800363e:	b2c9      	uxtb	r1, r1
 8003640:	4402      	add	r2, r0
 8003642:	4293      	cmp	r3, r2
 8003644:	4618      	mov	r0, r3
 8003646:	d101      	bne.n	800364c <memchr+0x12>
 8003648:	2000      	movs	r0, #0
 800364a:	e003      	b.n	8003654 <memchr+0x1a>
 800364c:	7804      	ldrb	r4, [r0, #0]
 800364e:	3301      	adds	r3, #1
 8003650:	428c      	cmp	r4, r1
 8003652:	d1f6      	bne.n	8003642 <memchr+0x8>
 8003654:	bd10      	pop	{r4, pc}

08003656 <quorem>:
 8003656:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800365a:	6903      	ldr	r3, [r0, #16]
 800365c:	690c      	ldr	r4, [r1, #16]
 800365e:	4607      	mov	r7, r0
 8003660:	42a3      	cmp	r3, r4
 8003662:	db7e      	blt.n	8003762 <quorem+0x10c>
 8003664:	3c01      	subs	r4, #1
 8003666:	00a3      	lsls	r3, r4, #2
 8003668:	f100 0514 	add.w	r5, r0, #20
 800366c:	f101 0814 	add.w	r8, r1, #20
 8003670:	9300      	str	r3, [sp, #0]
 8003672:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003676:	9301      	str	r3, [sp, #4]
 8003678:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800367c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003680:	3301      	adds	r3, #1
 8003682:	429a      	cmp	r2, r3
 8003684:	fbb2 f6f3 	udiv	r6, r2, r3
 8003688:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800368c:	d32e      	bcc.n	80036ec <quorem+0x96>
 800368e:	f04f 0a00 	mov.w	sl, #0
 8003692:	46c4      	mov	ip, r8
 8003694:	46ae      	mov	lr, r5
 8003696:	46d3      	mov	fp, sl
 8003698:	f85c 3b04 	ldr.w	r3, [ip], #4
 800369c:	b298      	uxth	r0, r3
 800369e:	fb06 a000 	mla	r0, r6, r0, sl
 80036a2:	0c1b      	lsrs	r3, r3, #16
 80036a4:	0c02      	lsrs	r2, r0, #16
 80036a6:	fb06 2303 	mla	r3, r6, r3, r2
 80036aa:	f8de 2000 	ldr.w	r2, [lr]
 80036ae:	b280      	uxth	r0, r0
 80036b0:	b292      	uxth	r2, r2
 80036b2:	1a12      	subs	r2, r2, r0
 80036b4:	445a      	add	r2, fp
 80036b6:	f8de 0000 	ldr.w	r0, [lr]
 80036ba:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80036be:	b29b      	uxth	r3, r3
 80036c0:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80036c4:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80036c8:	b292      	uxth	r2, r2
 80036ca:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80036ce:	45e1      	cmp	r9, ip
 80036d0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80036d4:	f84e 2b04 	str.w	r2, [lr], #4
 80036d8:	d2de      	bcs.n	8003698 <quorem+0x42>
 80036da:	9b00      	ldr	r3, [sp, #0]
 80036dc:	58eb      	ldr	r3, [r5, r3]
 80036de:	b92b      	cbnz	r3, 80036ec <quorem+0x96>
 80036e0:	9b01      	ldr	r3, [sp, #4]
 80036e2:	3b04      	subs	r3, #4
 80036e4:	429d      	cmp	r5, r3
 80036e6:	461a      	mov	r2, r3
 80036e8:	d32f      	bcc.n	800374a <quorem+0xf4>
 80036ea:	613c      	str	r4, [r7, #16]
 80036ec:	4638      	mov	r0, r7
 80036ee:	f001 f97f 	bl	80049f0 <__mcmp>
 80036f2:	2800      	cmp	r0, #0
 80036f4:	db25      	blt.n	8003742 <quorem+0xec>
 80036f6:	4629      	mov	r1, r5
 80036f8:	2000      	movs	r0, #0
 80036fa:	f858 2b04 	ldr.w	r2, [r8], #4
 80036fe:	f8d1 c000 	ldr.w	ip, [r1]
 8003702:	fa1f fe82 	uxth.w	lr, r2
 8003706:	fa1f f38c 	uxth.w	r3, ip
 800370a:	eba3 030e 	sub.w	r3, r3, lr
 800370e:	4403      	add	r3, r0
 8003710:	0c12      	lsrs	r2, r2, #16
 8003712:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003716:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800371a:	b29b      	uxth	r3, r3
 800371c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003720:	45c1      	cmp	r9, r8
 8003722:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003726:	f841 3b04 	str.w	r3, [r1], #4
 800372a:	d2e6      	bcs.n	80036fa <quorem+0xa4>
 800372c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003730:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003734:	b922      	cbnz	r2, 8003740 <quorem+0xea>
 8003736:	3b04      	subs	r3, #4
 8003738:	429d      	cmp	r5, r3
 800373a:	461a      	mov	r2, r3
 800373c:	d30b      	bcc.n	8003756 <quorem+0x100>
 800373e:	613c      	str	r4, [r7, #16]
 8003740:	3601      	adds	r6, #1
 8003742:	4630      	mov	r0, r6
 8003744:	b003      	add	sp, #12
 8003746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800374a:	6812      	ldr	r2, [r2, #0]
 800374c:	3b04      	subs	r3, #4
 800374e:	2a00      	cmp	r2, #0
 8003750:	d1cb      	bne.n	80036ea <quorem+0x94>
 8003752:	3c01      	subs	r4, #1
 8003754:	e7c6      	b.n	80036e4 <quorem+0x8e>
 8003756:	6812      	ldr	r2, [r2, #0]
 8003758:	3b04      	subs	r3, #4
 800375a:	2a00      	cmp	r2, #0
 800375c:	d1ef      	bne.n	800373e <quorem+0xe8>
 800375e:	3c01      	subs	r4, #1
 8003760:	e7ea      	b.n	8003738 <quorem+0xe2>
 8003762:	2000      	movs	r0, #0
 8003764:	e7ee      	b.n	8003744 <quorem+0xee>
	...

08003768 <_dtoa_r>:
 8003768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800376c:	4614      	mov	r4, r2
 800376e:	461d      	mov	r5, r3
 8003770:	69c7      	ldr	r7, [r0, #28]
 8003772:	b097      	sub	sp, #92	@ 0x5c
 8003774:	4681      	mov	r9, r0
 8003776:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800377a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800377c:	b97f      	cbnz	r7, 800379e <_dtoa_r+0x36>
 800377e:	2010      	movs	r0, #16
 8003780:	f000 fe0e 	bl	80043a0 <malloc>
 8003784:	4602      	mov	r2, r0
 8003786:	f8c9 001c 	str.w	r0, [r9, #28]
 800378a:	b920      	cbnz	r0, 8003796 <_dtoa_r+0x2e>
 800378c:	21ef      	movs	r1, #239	@ 0xef
 800378e:	4bac      	ldr	r3, [pc, #688]	@ (8003a40 <_dtoa_r+0x2d8>)
 8003790:	48ac      	ldr	r0, [pc, #688]	@ (8003a44 <_dtoa_r+0x2dc>)
 8003792:	f001 fc6d 	bl	8005070 <__assert_func>
 8003796:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800379a:	6007      	str	r7, [r0, #0]
 800379c:	60c7      	str	r7, [r0, #12]
 800379e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80037a2:	6819      	ldr	r1, [r3, #0]
 80037a4:	b159      	cbz	r1, 80037be <_dtoa_r+0x56>
 80037a6:	685a      	ldr	r2, [r3, #4]
 80037a8:	2301      	movs	r3, #1
 80037aa:	4093      	lsls	r3, r2
 80037ac:	604a      	str	r2, [r1, #4]
 80037ae:	608b      	str	r3, [r1, #8]
 80037b0:	4648      	mov	r0, r9
 80037b2:	f000 feeb 	bl	800458c <_Bfree>
 80037b6:	2200      	movs	r2, #0
 80037b8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80037bc:	601a      	str	r2, [r3, #0]
 80037be:	1e2b      	subs	r3, r5, #0
 80037c0:	bfaf      	iteee	ge
 80037c2:	2300      	movge	r3, #0
 80037c4:	2201      	movlt	r2, #1
 80037c6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80037ca:	9307      	strlt	r3, [sp, #28]
 80037cc:	bfa8      	it	ge
 80037ce:	6033      	strge	r3, [r6, #0]
 80037d0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80037d4:	4b9c      	ldr	r3, [pc, #624]	@ (8003a48 <_dtoa_r+0x2e0>)
 80037d6:	bfb8      	it	lt
 80037d8:	6032      	strlt	r2, [r6, #0]
 80037da:	ea33 0308 	bics.w	r3, r3, r8
 80037de:	d112      	bne.n	8003806 <_dtoa_r+0x9e>
 80037e0:	f242 730f 	movw	r3, #9999	@ 0x270f
 80037e4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80037e6:	6013      	str	r3, [r2, #0]
 80037e8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80037ec:	4323      	orrs	r3, r4
 80037ee:	f000 855e 	beq.w	80042ae <_dtoa_r+0xb46>
 80037f2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80037f4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8003a4c <_dtoa_r+0x2e4>
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	f000 8560 	beq.w	80042be <_dtoa_r+0xb56>
 80037fe:	f10a 0303 	add.w	r3, sl, #3
 8003802:	f000 bd5a 	b.w	80042ba <_dtoa_r+0xb52>
 8003806:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800380a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800380e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003812:	2200      	movs	r2, #0
 8003814:	2300      	movs	r3, #0
 8003816:	f7fd f8c7 	bl	80009a8 <__aeabi_dcmpeq>
 800381a:	4607      	mov	r7, r0
 800381c:	b158      	cbz	r0, 8003836 <_dtoa_r+0xce>
 800381e:	2301      	movs	r3, #1
 8003820:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8003822:	6013      	str	r3, [r2, #0]
 8003824:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003826:	b113      	cbz	r3, 800382e <_dtoa_r+0xc6>
 8003828:	4b89      	ldr	r3, [pc, #548]	@ (8003a50 <_dtoa_r+0x2e8>)
 800382a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800382c:	6013      	str	r3, [r2, #0]
 800382e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8003a54 <_dtoa_r+0x2ec>
 8003832:	f000 bd44 	b.w	80042be <_dtoa_r+0xb56>
 8003836:	ab14      	add	r3, sp, #80	@ 0x50
 8003838:	9301      	str	r3, [sp, #4]
 800383a:	ab15      	add	r3, sp, #84	@ 0x54
 800383c:	9300      	str	r3, [sp, #0]
 800383e:	4648      	mov	r0, r9
 8003840:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8003844:	f001 f984 	bl	8004b50 <__d2b>
 8003848:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800384c:	9003      	str	r0, [sp, #12]
 800384e:	2e00      	cmp	r6, #0
 8003850:	d078      	beq.n	8003944 <_dtoa_r+0x1dc>
 8003852:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003856:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003858:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800385c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003860:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8003864:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8003868:	9712      	str	r7, [sp, #72]	@ 0x48
 800386a:	4619      	mov	r1, r3
 800386c:	2200      	movs	r2, #0
 800386e:	4b7a      	ldr	r3, [pc, #488]	@ (8003a58 <_dtoa_r+0x2f0>)
 8003870:	f7fc fc7a 	bl	8000168 <__aeabi_dsub>
 8003874:	a36c      	add	r3, pc, #432	@ (adr r3, 8003a28 <_dtoa_r+0x2c0>)
 8003876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800387a:	f7fc fe2d 	bl	80004d8 <__aeabi_dmul>
 800387e:	a36c      	add	r3, pc, #432	@ (adr r3, 8003a30 <_dtoa_r+0x2c8>)
 8003880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003884:	f7fc fc72 	bl	800016c <__adddf3>
 8003888:	4604      	mov	r4, r0
 800388a:	4630      	mov	r0, r6
 800388c:	460d      	mov	r5, r1
 800388e:	f7fc fdb9 	bl	8000404 <__aeabi_i2d>
 8003892:	a369      	add	r3, pc, #420	@ (adr r3, 8003a38 <_dtoa_r+0x2d0>)
 8003894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003898:	f7fc fe1e 	bl	80004d8 <__aeabi_dmul>
 800389c:	4602      	mov	r2, r0
 800389e:	460b      	mov	r3, r1
 80038a0:	4620      	mov	r0, r4
 80038a2:	4629      	mov	r1, r5
 80038a4:	f7fc fc62 	bl	800016c <__adddf3>
 80038a8:	4604      	mov	r4, r0
 80038aa:	460d      	mov	r5, r1
 80038ac:	f7fd f8c4 	bl	8000a38 <__aeabi_d2iz>
 80038b0:	2200      	movs	r2, #0
 80038b2:	4607      	mov	r7, r0
 80038b4:	2300      	movs	r3, #0
 80038b6:	4620      	mov	r0, r4
 80038b8:	4629      	mov	r1, r5
 80038ba:	f7fd f87f 	bl	80009bc <__aeabi_dcmplt>
 80038be:	b140      	cbz	r0, 80038d2 <_dtoa_r+0x16a>
 80038c0:	4638      	mov	r0, r7
 80038c2:	f7fc fd9f 	bl	8000404 <__aeabi_i2d>
 80038c6:	4622      	mov	r2, r4
 80038c8:	462b      	mov	r3, r5
 80038ca:	f7fd f86d 	bl	80009a8 <__aeabi_dcmpeq>
 80038ce:	b900      	cbnz	r0, 80038d2 <_dtoa_r+0x16a>
 80038d0:	3f01      	subs	r7, #1
 80038d2:	2f16      	cmp	r7, #22
 80038d4:	d854      	bhi.n	8003980 <_dtoa_r+0x218>
 80038d6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80038da:	4b60      	ldr	r3, [pc, #384]	@ (8003a5c <_dtoa_r+0x2f4>)
 80038dc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80038e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e4:	f7fd f86a 	bl	80009bc <__aeabi_dcmplt>
 80038e8:	2800      	cmp	r0, #0
 80038ea:	d04b      	beq.n	8003984 <_dtoa_r+0x21c>
 80038ec:	2300      	movs	r3, #0
 80038ee:	3f01      	subs	r7, #1
 80038f0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80038f2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80038f4:	1b9b      	subs	r3, r3, r6
 80038f6:	1e5a      	subs	r2, r3, #1
 80038f8:	bf49      	itett	mi
 80038fa:	f1c3 0301 	rsbmi	r3, r3, #1
 80038fe:	2300      	movpl	r3, #0
 8003900:	9304      	strmi	r3, [sp, #16]
 8003902:	2300      	movmi	r3, #0
 8003904:	9209      	str	r2, [sp, #36]	@ 0x24
 8003906:	bf54      	ite	pl
 8003908:	9304      	strpl	r3, [sp, #16]
 800390a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800390c:	2f00      	cmp	r7, #0
 800390e:	db3b      	blt.n	8003988 <_dtoa_r+0x220>
 8003910:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003912:	970e      	str	r7, [sp, #56]	@ 0x38
 8003914:	443b      	add	r3, r7
 8003916:	9309      	str	r3, [sp, #36]	@ 0x24
 8003918:	2300      	movs	r3, #0
 800391a:	930a      	str	r3, [sp, #40]	@ 0x28
 800391c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800391e:	2b09      	cmp	r3, #9
 8003920:	d865      	bhi.n	80039ee <_dtoa_r+0x286>
 8003922:	2b05      	cmp	r3, #5
 8003924:	bfc4      	itt	gt
 8003926:	3b04      	subgt	r3, #4
 8003928:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800392a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800392c:	bfc8      	it	gt
 800392e:	2400      	movgt	r4, #0
 8003930:	f1a3 0302 	sub.w	r3, r3, #2
 8003934:	bfd8      	it	le
 8003936:	2401      	movle	r4, #1
 8003938:	2b03      	cmp	r3, #3
 800393a:	d864      	bhi.n	8003a06 <_dtoa_r+0x29e>
 800393c:	e8df f003 	tbb	[pc, r3]
 8003940:	2c385553 	.word	0x2c385553
 8003944:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8003948:	441e      	add	r6, r3
 800394a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800394e:	2b20      	cmp	r3, #32
 8003950:	bfc1      	itttt	gt
 8003952:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8003956:	fa08 f803 	lslgt.w	r8, r8, r3
 800395a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800395e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8003962:	bfd6      	itet	le
 8003964:	f1c3 0320 	rsble	r3, r3, #32
 8003968:	ea48 0003 	orrgt.w	r0, r8, r3
 800396c:	fa04 f003 	lslle.w	r0, r4, r3
 8003970:	f7fc fd38 	bl	80003e4 <__aeabi_ui2d>
 8003974:	2201      	movs	r2, #1
 8003976:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800397a:	3e01      	subs	r6, #1
 800397c:	9212      	str	r2, [sp, #72]	@ 0x48
 800397e:	e774      	b.n	800386a <_dtoa_r+0x102>
 8003980:	2301      	movs	r3, #1
 8003982:	e7b5      	b.n	80038f0 <_dtoa_r+0x188>
 8003984:	900f      	str	r0, [sp, #60]	@ 0x3c
 8003986:	e7b4      	b.n	80038f2 <_dtoa_r+0x18a>
 8003988:	9b04      	ldr	r3, [sp, #16]
 800398a:	1bdb      	subs	r3, r3, r7
 800398c:	9304      	str	r3, [sp, #16]
 800398e:	427b      	negs	r3, r7
 8003990:	930a      	str	r3, [sp, #40]	@ 0x28
 8003992:	2300      	movs	r3, #0
 8003994:	930e      	str	r3, [sp, #56]	@ 0x38
 8003996:	e7c1      	b.n	800391c <_dtoa_r+0x1b4>
 8003998:	2301      	movs	r3, #1
 800399a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800399c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800399e:	eb07 0b03 	add.w	fp, r7, r3
 80039a2:	f10b 0301 	add.w	r3, fp, #1
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	9308      	str	r3, [sp, #32]
 80039aa:	bfb8      	it	lt
 80039ac:	2301      	movlt	r3, #1
 80039ae:	e006      	b.n	80039be <_dtoa_r+0x256>
 80039b0:	2301      	movs	r3, #1
 80039b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80039b4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	dd28      	ble.n	8003a0c <_dtoa_r+0x2a4>
 80039ba:	469b      	mov	fp, r3
 80039bc:	9308      	str	r3, [sp, #32]
 80039be:	2100      	movs	r1, #0
 80039c0:	2204      	movs	r2, #4
 80039c2:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80039c6:	f102 0514 	add.w	r5, r2, #20
 80039ca:	429d      	cmp	r5, r3
 80039cc:	d926      	bls.n	8003a1c <_dtoa_r+0x2b4>
 80039ce:	6041      	str	r1, [r0, #4]
 80039d0:	4648      	mov	r0, r9
 80039d2:	f000 fd9b 	bl	800450c <_Balloc>
 80039d6:	4682      	mov	sl, r0
 80039d8:	2800      	cmp	r0, #0
 80039da:	d143      	bne.n	8003a64 <_dtoa_r+0x2fc>
 80039dc:	4602      	mov	r2, r0
 80039de:	f240 11af 	movw	r1, #431	@ 0x1af
 80039e2:	4b1f      	ldr	r3, [pc, #124]	@ (8003a60 <_dtoa_r+0x2f8>)
 80039e4:	e6d4      	b.n	8003790 <_dtoa_r+0x28>
 80039e6:	2300      	movs	r3, #0
 80039e8:	e7e3      	b.n	80039b2 <_dtoa_r+0x24a>
 80039ea:	2300      	movs	r3, #0
 80039ec:	e7d5      	b.n	800399a <_dtoa_r+0x232>
 80039ee:	2401      	movs	r4, #1
 80039f0:	2300      	movs	r3, #0
 80039f2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80039f4:	9320      	str	r3, [sp, #128]	@ 0x80
 80039f6:	f04f 3bff 	mov.w	fp, #4294967295
 80039fa:	2200      	movs	r2, #0
 80039fc:	2312      	movs	r3, #18
 80039fe:	f8cd b020 	str.w	fp, [sp, #32]
 8003a02:	9221      	str	r2, [sp, #132]	@ 0x84
 8003a04:	e7db      	b.n	80039be <_dtoa_r+0x256>
 8003a06:	2301      	movs	r3, #1
 8003a08:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003a0a:	e7f4      	b.n	80039f6 <_dtoa_r+0x28e>
 8003a0c:	f04f 0b01 	mov.w	fp, #1
 8003a10:	465b      	mov	r3, fp
 8003a12:	f8cd b020 	str.w	fp, [sp, #32]
 8003a16:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8003a1a:	e7d0      	b.n	80039be <_dtoa_r+0x256>
 8003a1c:	3101      	adds	r1, #1
 8003a1e:	0052      	lsls	r2, r2, #1
 8003a20:	e7d1      	b.n	80039c6 <_dtoa_r+0x25e>
 8003a22:	bf00      	nop
 8003a24:	f3af 8000 	nop.w
 8003a28:	636f4361 	.word	0x636f4361
 8003a2c:	3fd287a7 	.word	0x3fd287a7
 8003a30:	8b60c8b3 	.word	0x8b60c8b3
 8003a34:	3fc68a28 	.word	0x3fc68a28
 8003a38:	509f79fb 	.word	0x509f79fb
 8003a3c:	3fd34413 	.word	0x3fd34413
 8003a40:	0800579b 	.word	0x0800579b
 8003a44:	080057b2 	.word	0x080057b2
 8003a48:	7ff00000 	.word	0x7ff00000
 8003a4c:	08005797 	.word	0x08005797
 8003a50:	0800576b 	.word	0x0800576b
 8003a54:	0800576a 	.word	0x0800576a
 8003a58:	3ff80000 	.word	0x3ff80000
 8003a5c:	08005900 	.word	0x08005900
 8003a60:	0800580a 	.word	0x0800580a
 8003a64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003a68:	6018      	str	r0, [r3, #0]
 8003a6a:	9b08      	ldr	r3, [sp, #32]
 8003a6c:	2b0e      	cmp	r3, #14
 8003a6e:	f200 80a1 	bhi.w	8003bb4 <_dtoa_r+0x44c>
 8003a72:	2c00      	cmp	r4, #0
 8003a74:	f000 809e 	beq.w	8003bb4 <_dtoa_r+0x44c>
 8003a78:	2f00      	cmp	r7, #0
 8003a7a:	dd33      	ble.n	8003ae4 <_dtoa_r+0x37c>
 8003a7c:	4b9c      	ldr	r3, [pc, #624]	@ (8003cf0 <_dtoa_r+0x588>)
 8003a7e:	f007 020f 	and.w	r2, r7, #15
 8003a82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003a86:	05f8      	lsls	r0, r7, #23
 8003a88:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003a8c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8003a90:	ea4f 1427 	mov.w	r4, r7, asr #4
 8003a94:	d516      	bpl.n	8003ac4 <_dtoa_r+0x35c>
 8003a96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003a9a:	4b96      	ldr	r3, [pc, #600]	@ (8003cf4 <_dtoa_r+0x58c>)
 8003a9c:	2603      	movs	r6, #3
 8003a9e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003aa2:	f7fc fe43 	bl	800072c <__aeabi_ddiv>
 8003aa6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003aaa:	f004 040f 	and.w	r4, r4, #15
 8003aae:	4d91      	ldr	r5, [pc, #580]	@ (8003cf4 <_dtoa_r+0x58c>)
 8003ab0:	b954      	cbnz	r4, 8003ac8 <_dtoa_r+0x360>
 8003ab2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003ab6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003aba:	f7fc fe37 	bl	800072c <__aeabi_ddiv>
 8003abe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003ac2:	e028      	b.n	8003b16 <_dtoa_r+0x3ae>
 8003ac4:	2602      	movs	r6, #2
 8003ac6:	e7f2      	b.n	8003aae <_dtoa_r+0x346>
 8003ac8:	07e1      	lsls	r1, r4, #31
 8003aca:	d508      	bpl.n	8003ade <_dtoa_r+0x376>
 8003acc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003ad0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003ad4:	f7fc fd00 	bl	80004d8 <__aeabi_dmul>
 8003ad8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003adc:	3601      	adds	r6, #1
 8003ade:	1064      	asrs	r4, r4, #1
 8003ae0:	3508      	adds	r5, #8
 8003ae2:	e7e5      	b.n	8003ab0 <_dtoa_r+0x348>
 8003ae4:	f000 80af 	beq.w	8003c46 <_dtoa_r+0x4de>
 8003ae8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003aec:	427c      	negs	r4, r7
 8003aee:	4b80      	ldr	r3, [pc, #512]	@ (8003cf0 <_dtoa_r+0x588>)
 8003af0:	f004 020f 	and.w	r2, r4, #15
 8003af4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003afc:	f7fc fcec 	bl	80004d8 <__aeabi_dmul>
 8003b00:	2602      	movs	r6, #2
 8003b02:	2300      	movs	r3, #0
 8003b04:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003b08:	4d7a      	ldr	r5, [pc, #488]	@ (8003cf4 <_dtoa_r+0x58c>)
 8003b0a:	1124      	asrs	r4, r4, #4
 8003b0c:	2c00      	cmp	r4, #0
 8003b0e:	f040 808f 	bne.w	8003c30 <_dtoa_r+0x4c8>
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d1d3      	bne.n	8003abe <_dtoa_r+0x356>
 8003b16:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8003b1a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	f000 8094 	beq.w	8003c4a <_dtoa_r+0x4e2>
 8003b22:	2200      	movs	r2, #0
 8003b24:	4620      	mov	r0, r4
 8003b26:	4629      	mov	r1, r5
 8003b28:	4b73      	ldr	r3, [pc, #460]	@ (8003cf8 <_dtoa_r+0x590>)
 8003b2a:	f7fc ff47 	bl	80009bc <__aeabi_dcmplt>
 8003b2e:	2800      	cmp	r0, #0
 8003b30:	f000 808b 	beq.w	8003c4a <_dtoa_r+0x4e2>
 8003b34:	9b08      	ldr	r3, [sp, #32]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	f000 8087 	beq.w	8003c4a <_dtoa_r+0x4e2>
 8003b3c:	f1bb 0f00 	cmp.w	fp, #0
 8003b40:	dd34      	ble.n	8003bac <_dtoa_r+0x444>
 8003b42:	4620      	mov	r0, r4
 8003b44:	2200      	movs	r2, #0
 8003b46:	4629      	mov	r1, r5
 8003b48:	4b6c      	ldr	r3, [pc, #432]	@ (8003cfc <_dtoa_r+0x594>)
 8003b4a:	f7fc fcc5 	bl	80004d8 <__aeabi_dmul>
 8003b4e:	465c      	mov	r4, fp
 8003b50:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003b54:	f107 38ff 	add.w	r8, r7, #4294967295
 8003b58:	3601      	adds	r6, #1
 8003b5a:	4630      	mov	r0, r6
 8003b5c:	f7fc fc52 	bl	8000404 <__aeabi_i2d>
 8003b60:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003b64:	f7fc fcb8 	bl	80004d8 <__aeabi_dmul>
 8003b68:	2200      	movs	r2, #0
 8003b6a:	4b65      	ldr	r3, [pc, #404]	@ (8003d00 <_dtoa_r+0x598>)
 8003b6c:	f7fc fafe 	bl	800016c <__adddf3>
 8003b70:	4605      	mov	r5, r0
 8003b72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8003b76:	2c00      	cmp	r4, #0
 8003b78:	d16a      	bne.n	8003c50 <_dtoa_r+0x4e8>
 8003b7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	4b60      	ldr	r3, [pc, #384]	@ (8003d04 <_dtoa_r+0x59c>)
 8003b82:	f7fc faf1 	bl	8000168 <__aeabi_dsub>
 8003b86:	4602      	mov	r2, r0
 8003b88:	460b      	mov	r3, r1
 8003b8a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003b8e:	462a      	mov	r2, r5
 8003b90:	4633      	mov	r3, r6
 8003b92:	f7fc ff31 	bl	80009f8 <__aeabi_dcmpgt>
 8003b96:	2800      	cmp	r0, #0
 8003b98:	f040 8298 	bne.w	80040cc <_dtoa_r+0x964>
 8003b9c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003ba0:	462a      	mov	r2, r5
 8003ba2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8003ba6:	f7fc ff09 	bl	80009bc <__aeabi_dcmplt>
 8003baa:	bb38      	cbnz	r0, 8003bfc <_dtoa_r+0x494>
 8003bac:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8003bb0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8003bb4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	f2c0 8157 	blt.w	8003e6a <_dtoa_r+0x702>
 8003bbc:	2f0e      	cmp	r7, #14
 8003bbe:	f300 8154 	bgt.w	8003e6a <_dtoa_r+0x702>
 8003bc2:	4b4b      	ldr	r3, [pc, #300]	@ (8003cf0 <_dtoa_r+0x588>)
 8003bc4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003bc8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003bcc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8003bd0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	f280 80e5 	bge.w	8003da2 <_dtoa_r+0x63a>
 8003bd8:	9b08      	ldr	r3, [sp, #32]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	f300 80e1 	bgt.w	8003da2 <_dtoa_r+0x63a>
 8003be0:	d10c      	bne.n	8003bfc <_dtoa_r+0x494>
 8003be2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003be6:	2200      	movs	r2, #0
 8003be8:	4b46      	ldr	r3, [pc, #280]	@ (8003d04 <_dtoa_r+0x59c>)
 8003bea:	f7fc fc75 	bl	80004d8 <__aeabi_dmul>
 8003bee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003bf2:	f7fc fef7 	bl	80009e4 <__aeabi_dcmpge>
 8003bf6:	2800      	cmp	r0, #0
 8003bf8:	f000 8266 	beq.w	80040c8 <_dtoa_r+0x960>
 8003bfc:	2400      	movs	r4, #0
 8003bfe:	4625      	mov	r5, r4
 8003c00:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8003c02:	4656      	mov	r6, sl
 8003c04:	ea6f 0803 	mvn.w	r8, r3
 8003c08:	2700      	movs	r7, #0
 8003c0a:	4621      	mov	r1, r4
 8003c0c:	4648      	mov	r0, r9
 8003c0e:	f000 fcbd 	bl	800458c <_Bfree>
 8003c12:	2d00      	cmp	r5, #0
 8003c14:	f000 80bd 	beq.w	8003d92 <_dtoa_r+0x62a>
 8003c18:	b12f      	cbz	r7, 8003c26 <_dtoa_r+0x4be>
 8003c1a:	42af      	cmp	r7, r5
 8003c1c:	d003      	beq.n	8003c26 <_dtoa_r+0x4be>
 8003c1e:	4639      	mov	r1, r7
 8003c20:	4648      	mov	r0, r9
 8003c22:	f000 fcb3 	bl	800458c <_Bfree>
 8003c26:	4629      	mov	r1, r5
 8003c28:	4648      	mov	r0, r9
 8003c2a:	f000 fcaf 	bl	800458c <_Bfree>
 8003c2e:	e0b0      	b.n	8003d92 <_dtoa_r+0x62a>
 8003c30:	07e2      	lsls	r2, r4, #31
 8003c32:	d505      	bpl.n	8003c40 <_dtoa_r+0x4d8>
 8003c34:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003c38:	f7fc fc4e 	bl	80004d8 <__aeabi_dmul>
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	3601      	adds	r6, #1
 8003c40:	1064      	asrs	r4, r4, #1
 8003c42:	3508      	adds	r5, #8
 8003c44:	e762      	b.n	8003b0c <_dtoa_r+0x3a4>
 8003c46:	2602      	movs	r6, #2
 8003c48:	e765      	b.n	8003b16 <_dtoa_r+0x3ae>
 8003c4a:	46b8      	mov	r8, r7
 8003c4c:	9c08      	ldr	r4, [sp, #32]
 8003c4e:	e784      	b.n	8003b5a <_dtoa_r+0x3f2>
 8003c50:	4b27      	ldr	r3, [pc, #156]	@ (8003cf0 <_dtoa_r+0x588>)
 8003c52:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003c54:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003c58:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003c5c:	4454      	add	r4, sl
 8003c5e:	2900      	cmp	r1, #0
 8003c60:	d054      	beq.n	8003d0c <_dtoa_r+0x5a4>
 8003c62:	2000      	movs	r0, #0
 8003c64:	4928      	ldr	r1, [pc, #160]	@ (8003d08 <_dtoa_r+0x5a0>)
 8003c66:	f7fc fd61 	bl	800072c <__aeabi_ddiv>
 8003c6a:	4633      	mov	r3, r6
 8003c6c:	462a      	mov	r2, r5
 8003c6e:	f7fc fa7b 	bl	8000168 <__aeabi_dsub>
 8003c72:	4656      	mov	r6, sl
 8003c74:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003c78:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003c7c:	f7fc fedc 	bl	8000a38 <__aeabi_d2iz>
 8003c80:	4605      	mov	r5, r0
 8003c82:	f7fc fbbf 	bl	8000404 <__aeabi_i2d>
 8003c86:	4602      	mov	r2, r0
 8003c88:	460b      	mov	r3, r1
 8003c8a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003c8e:	f7fc fa6b 	bl	8000168 <__aeabi_dsub>
 8003c92:	4602      	mov	r2, r0
 8003c94:	460b      	mov	r3, r1
 8003c96:	3530      	adds	r5, #48	@ 0x30
 8003c98:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003c9c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003ca0:	f806 5b01 	strb.w	r5, [r6], #1
 8003ca4:	f7fc fe8a 	bl	80009bc <__aeabi_dcmplt>
 8003ca8:	2800      	cmp	r0, #0
 8003caa:	d172      	bne.n	8003d92 <_dtoa_r+0x62a>
 8003cac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003cb0:	2000      	movs	r0, #0
 8003cb2:	4911      	ldr	r1, [pc, #68]	@ (8003cf8 <_dtoa_r+0x590>)
 8003cb4:	f7fc fa58 	bl	8000168 <__aeabi_dsub>
 8003cb8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003cbc:	f7fc fe7e 	bl	80009bc <__aeabi_dcmplt>
 8003cc0:	2800      	cmp	r0, #0
 8003cc2:	f040 80b4 	bne.w	8003e2e <_dtoa_r+0x6c6>
 8003cc6:	42a6      	cmp	r6, r4
 8003cc8:	f43f af70 	beq.w	8003bac <_dtoa_r+0x444>
 8003ccc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8003cfc <_dtoa_r+0x594>)
 8003cd4:	f7fc fc00 	bl	80004d8 <__aeabi_dmul>
 8003cd8:	2200      	movs	r2, #0
 8003cda:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003cde:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003ce2:	4b06      	ldr	r3, [pc, #24]	@ (8003cfc <_dtoa_r+0x594>)
 8003ce4:	f7fc fbf8 	bl	80004d8 <__aeabi_dmul>
 8003ce8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003cec:	e7c4      	b.n	8003c78 <_dtoa_r+0x510>
 8003cee:	bf00      	nop
 8003cf0:	08005900 	.word	0x08005900
 8003cf4:	080058d8 	.word	0x080058d8
 8003cf8:	3ff00000 	.word	0x3ff00000
 8003cfc:	40240000 	.word	0x40240000
 8003d00:	401c0000 	.word	0x401c0000
 8003d04:	40140000 	.word	0x40140000
 8003d08:	3fe00000 	.word	0x3fe00000
 8003d0c:	4631      	mov	r1, r6
 8003d0e:	4628      	mov	r0, r5
 8003d10:	f7fc fbe2 	bl	80004d8 <__aeabi_dmul>
 8003d14:	4656      	mov	r6, sl
 8003d16:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8003d1a:	9413      	str	r4, [sp, #76]	@ 0x4c
 8003d1c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003d20:	f7fc fe8a 	bl	8000a38 <__aeabi_d2iz>
 8003d24:	4605      	mov	r5, r0
 8003d26:	f7fc fb6d 	bl	8000404 <__aeabi_i2d>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	460b      	mov	r3, r1
 8003d2e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003d32:	f7fc fa19 	bl	8000168 <__aeabi_dsub>
 8003d36:	4602      	mov	r2, r0
 8003d38:	460b      	mov	r3, r1
 8003d3a:	3530      	adds	r5, #48	@ 0x30
 8003d3c:	f806 5b01 	strb.w	r5, [r6], #1
 8003d40:	42a6      	cmp	r6, r4
 8003d42:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003d46:	f04f 0200 	mov.w	r2, #0
 8003d4a:	d124      	bne.n	8003d96 <_dtoa_r+0x62e>
 8003d4c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8003d50:	4bae      	ldr	r3, [pc, #696]	@ (800400c <_dtoa_r+0x8a4>)
 8003d52:	f7fc fa0b 	bl	800016c <__adddf3>
 8003d56:	4602      	mov	r2, r0
 8003d58:	460b      	mov	r3, r1
 8003d5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003d5e:	f7fc fe4b 	bl	80009f8 <__aeabi_dcmpgt>
 8003d62:	2800      	cmp	r0, #0
 8003d64:	d163      	bne.n	8003e2e <_dtoa_r+0x6c6>
 8003d66:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8003d6a:	2000      	movs	r0, #0
 8003d6c:	49a7      	ldr	r1, [pc, #668]	@ (800400c <_dtoa_r+0x8a4>)
 8003d6e:	f7fc f9fb 	bl	8000168 <__aeabi_dsub>
 8003d72:	4602      	mov	r2, r0
 8003d74:	460b      	mov	r3, r1
 8003d76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003d7a:	f7fc fe1f 	bl	80009bc <__aeabi_dcmplt>
 8003d7e:	2800      	cmp	r0, #0
 8003d80:	f43f af14 	beq.w	8003bac <_dtoa_r+0x444>
 8003d84:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8003d86:	1e73      	subs	r3, r6, #1
 8003d88:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003d8a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8003d8e:	2b30      	cmp	r3, #48	@ 0x30
 8003d90:	d0f8      	beq.n	8003d84 <_dtoa_r+0x61c>
 8003d92:	4647      	mov	r7, r8
 8003d94:	e03b      	b.n	8003e0e <_dtoa_r+0x6a6>
 8003d96:	4b9e      	ldr	r3, [pc, #632]	@ (8004010 <_dtoa_r+0x8a8>)
 8003d98:	f7fc fb9e 	bl	80004d8 <__aeabi_dmul>
 8003d9c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003da0:	e7bc      	b.n	8003d1c <_dtoa_r+0x5b4>
 8003da2:	4656      	mov	r6, sl
 8003da4:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8003da8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003dac:	4620      	mov	r0, r4
 8003dae:	4629      	mov	r1, r5
 8003db0:	f7fc fcbc 	bl	800072c <__aeabi_ddiv>
 8003db4:	f7fc fe40 	bl	8000a38 <__aeabi_d2iz>
 8003db8:	4680      	mov	r8, r0
 8003dba:	f7fc fb23 	bl	8000404 <__aeabi_i2d>
 8003dbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003dc2:	f7fc fb89 	bl	80004d8 <__aeabi_dmul>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	460b      	mov	r3, r1
 8003dca:	4620      	mov	r0, r4
 8003dcc:	4629      	mov	r1, r5
 8003dce:	f7fc f9cb 	bl	8000168 <__aeabi_dsub>
 8003dd2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8003dd6:	9d08      	ldr	r5, [sp, #32]
 8003dd8:	f806 4b01 	strb.w	r4, [r6], #1
 8003ddc:	eba6 040a 	sub.w	r4, r6, sl
 8003de0:	42a5      	cmp	r5, r4
 8003de2:	4602      	mov	r2, r0
 8003de4:	460b      	mov	r3, r1
 8003de6:	d133      	bne.n	8003e50 <_dtoa_r+0x6e8>
 8003de8:	f7fc f9c0 	bl	800016c <__adddf3>
 8003dec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003df0:	4604      	mov	r4, r0
 8003df2:	460d      	mov	r5, r1
 8003df4:	f7fc fe00 	bl	80009f8 <__aeabi_dcmpgt>
 8003df8:	b9c0      	cbnz	r0, 8003e2c <_dtoa_r+0x6c4>
 8003dfa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003dfe:	4620      	mov	r0, r4
 8003e00:	4629      	mov	r1, r5
 8003e02:	f7fc fdd1 	bl	80009a8 <__aeabi_dcmpeq>
 8003e06:	b110      	cbz	r0, 8003e0e <_dtoa_r+0x6a6>
 8003e08:	f018 0f01 	tst.w	r8, #1
 8003e0c:	d10e      	bne.n	8003e2c <_dtoa_r+0x6c4>
 8003e0e:	4648      	mov	r0, r9
 8003e10:	9903      	ldr	r1, [sp, #12]
 8003e12:	f000 fbbb 	bl	800458c <_Bfree>
 8003e16:	2300      	movs	r3, #0
 8003e18:	7033      	strb	r3, [r6, #0]
 8003e1a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8003e1c:	3701      	adds	r7, #1
 8003e1e:	601f      	str	r7, [r3, #0]
 8003e20:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	f000 824b 	beq.w	80042be <_dtoa_r+0xb56>
 8003e28:	601e      	str	r6, [r3, #0]
 8003e2a:	e248      	b.n	80042be <_dtoa_r+0xb56>
 8003e2c:	46b8      	mov	r8, r7
 8003e2e:	4633      	mov	r3, r6
 8003e30:	461e      	mov	r6, r3
 8003e32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003e36:	2a39      	cmp	r2, #57	@ 0x39
 8003e38:	d106      	bne.n	8003e48 <_dtoa_r+0x6e0>
 8003e3a:	459a      	cmp	sl, r3
 8003e3c:	d1f8      	bne.n	8003e30 <_dtoa_r+0x6c8>
 8003e3e:	2230      	movs	r2, #48	@ 0x30
 8003e40:	f108 0801 	add.w	r8, r8, #1
 8003e44:	f88a 2000 	strb.w	r2, [sl]
 8003e48:	781a      	ldrb	r2, [r3, #0]
 8003e4a:	3201      	adds	r2, #1
 8003e4c:	701a      	strb	r2, [r3, #0]
 8003e4e:	e7a0      	b.n	8003d92 <_dtoa_r+0x62a>
 8003e50:	2200      	movs	r2, #0
 8003e52:	4b6f      	ldr	r3, [pc, #444]	@ (8004010 <_dtoa_r+0x8a8>)
 8003e54:	f7fc fb40 	bl	80004d8 <__aeabi_dmul>
 8003e58:	2200      	movs	r2, #0
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	4604      	mov	r4, r0
 8003e5e:	460d      	mov	r5, r1
 8003e60:	f7fc fda2 	bl	80009a8 <__aeabi_dcmpeq>
 8003e64:	2800      	cmp	r0, #0
 8003e66:	d09f      	beq.n	8003da8 <_dtoa_r+0x640>
 8003e68:	e7d1      	b.n	8003e0e <_dtoa_r+0x6a6>
 8003e6a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8003e6c:	2a00      	cmp	r2, #0
 8003e6e:	f000 80ea 	beq.w	8004046 <_dtoa_r+0x8de>
 8003e72:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003e74:	2a01      	cmp	r2, #1
 8003e76:	f300 80cd 	bgt.w	8004014 <_dtoa_r+0x8ac>
 8003e7a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003e7c:	2a00      	cmp	r2, #0
 8003e7e:	f000 80c1 	beq.w	8004004 <_dtoa_r+0x89c>
 8003e82:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8003e86:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8003e88:	9e04      	ldr	r6, [sp, #16]
 8003e8a:	9a04      	ldr	r2, [sp, #16]
 8003e8c:	2101      	movs	r1, #1
 8003e8e:	441a      	add	r2, r3
 8003e90:	9204      	str	r2, [sp, #16]
 8003e92:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003e94:	4648      	mov	r0, r9
 8003e96:	441a      	add	r2, r3
 8003e98:	9209      	str	r2, [sp, #36]	@ 0x24
 8003e9a:	f000 fc2b 	bl	80046f4 <__i2b>
 8003e9e:	4605      	mov	r5, r0
 8003ea0:	b166      	cbz	r6, 8003ebc <_dtoa_r+0x754>
 8003ea2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	dd09      	ble.n	8003ebc <_dtoa_r+0x754>
 8003ea8:	42b3      	cmp	r3, r6
 8003eaa:	bfa8      	it	ge
 8003eac:	4633      	movge	r3, r6
 8003eae:	9a04      	ldr	r2, [sp, #16]
 8003eb0:	1af6      	subs	r6, r6, r3
 8003eb2:	1ad2      	subs	r2, r2, r3
 8003eb4:	9204      	str	r2, [sp, #16]
 8003eb6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003eb8:	1ad3      	subs	r3, r2, r3
 8003eba:	9309      	str	r3, [sp, #36]	@ 0x24
 8003ebc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003ebe:	b30b      	cbz	r3, 8003f04 <_dtoa_r+0x79c>
 8003ec0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	f000 80c6 	beq.w	8004054 <_dtoa_r+0x8ec>
 8003ec8:	2c00      	cmp	r4, #0
 8003eca:	f000 80c0 	beq.w	800404e <_dtoa_r+0x8e6>
 8003ece:	4629      	mov	r1, r5
 8003ed0:	4622      	mov	r2, r4
 8003ed2:	4648      	mov	r0, r9
 8003ed4:	f000 fcc6 	bl	8004864 <__pow5mult>
 8003ed8:	9a03      	ldr	r2, [sp, #12]
 8003eda:	4601      	mov	r1, r0
 8003edc:	4605      	mov	r5, r0
 8003ede:	4648      	mov	r0, r9
 8003ee0:	f000 fc1e 	bl	8004720 <__multiply>
 8003ee4:	9903      	ldr	r1, [sp, #12]
 8003ee6:	4680      	mov	r8, r0
 8003ee8:	4648      	mov	r0, r9
 8003eea:	f000 fb4f 	bl	800458c <_Bfree>
 8003eee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003ef0:	1b1b      	subs	r3, r3, r4
 8003ef2:	930a      	str	r3, [sp, #40]	@ 0x28
 8003ef4:	f000 80b1 	beq.w	800405a <_dtoa_r+0x8f2>
 8003ef8:	4641      	mov	r1, r8
 8003efa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003efc:	4648      	mov	r0, r9
 8003efe:	f000 fcb1 	bl	8004864 <__pow5mult>
 8003f02:	9003      	str	r0, [sp, #12]
 8003f04:	2101      	movs	r1, #1
 8003f06:	4648      	mov	r0, r9
 8003f08:	f000 fbf4 	bl	80046f4 <__i2b>
 8003f0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003f0e:	4604      	mov	r4, r0
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	f000 81d8 	beq.w	80042c6 <_dtoa_r+0xb5e>
 8003f16:	461a      	mov	r2, r3
 8003f18:	4601      	mov	r1, r0
 8003f1a:	4648      	mov	r0, r9
 8003f1c:	f000 fca2 	bl	8004864 <__pow5mult>
 8003f20:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003f22:	4604      	mov	r4, r0
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	f300 809f 	bgt.w	8004068 <_dtoa_r+0x900>
 8003f2a:	9b06      	ldr	r3, [sp, #24]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f040 8097 	bne.w	8004060 <_dtoa_r+0x8f8>
 8003f32:	9b07      	ldr	r3, [sp, #28]
 8003f34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	f040 8093 	bne.w	8004064 <_dtoa_r+0x8fc>
 8003f3e:	9b07      	ldr	r3, [sp, #28]
 8003f40:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003f44:	0d1b      	lsrs	r3, r3, #20
 8003f46:	051b      	lsls	r3, r3, #20
 8003f48:	b133      	cbz	r3, 8003f58 <_dtoa_r+0x7f0>
 8003f4a:	9b04      	ldr	r3, [sp, #16]
 8003f4c:	3301      	adds	r3, #1
 8003f4e:	9304      	str	r3, [sp, #16]
 8003f50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f52:	3301      	adds	r3, #1
 8003f54:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f56:	2301      	movs	r3, #1
 8003f58:	930a      	str	r3, [sp, #40]	@ 0x28
 8003f5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	f000 81b8 	beq.w	80042d2 <_dtoa_r+0xb6a>
 8003f62:	6923      	ldr	r3, [r4, #16]
 8003f64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003f68:	6918      	ldr	r0, [r3, #16]
 8003f6a:	f000 fb77 	bl	800465c <__hi0bits>
 8003f6e:	f1c0 0020 	rsb	r0, r0, #32
 8003f72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f74:	4418      	add	r0, r3
 8003f76:	f010 001f 	ands.w	r0, r0, #31
 8003f7a:	f000 8082 	beq.w	8004082 <_dtoa_r+0x91a>
 8003f7e:	f1c0 0320 	rsb	r3, r0, #32
 8003f82:	2b04      	cmp	r3, #4
 8003f84:	dd73      	ble.n	800406e <_dtoa_r+0x906>
 8003f86:	9b04      	ldr	r3, [sp, #16]
 8003f88:	f1c0 001c 	rsb	r0, r0, #28
 8003f8c:	4403      	add	r3, r0
 8003f8e:	9304      	str	r3, [sp, #16]
 8003f90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f92:	4406      	add	r6, r0
 8003f94:	4403      	add	r3, r0
 8003f96:	9309      	str	r3, [sp, #36]	@ 0x24
 8003f98:	9b04      	ldr	r3, [sp, #16]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	dd05      	ble.n	8003faa <_dtoa_r+0x842>
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	4648      	mov	r0, r9
 8003fa2:	9903      	ldr	r1, [sp, #12]
 8003fa4:	f000 fcb8 	bl	8004918 <__lshift>
 8003fa8:	9003      	str	r0, [sp, #12]
 8003faa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	dd05      	ble.n	8003fbc <_dtoa_r+0x854>
 8003fb0:	4621      	mov	r1, r4
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	4648      	mov	r0, r9
 8003fb6:	f000 fcaf 	bl	8004918 <__lshift>
 8003fba:	4604      	mov	r4, r0
 8003fbc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d061      	beq.n	8004086 <_dtoa_r+0x91e>
 8003fc2:	4621      	mov	r1, r4
 8003fc4:	9803      	ldr	r0, [sp, #12]
 8003fc6:	f000 fd13 	bl	80049f0 <__mcmp>
 8003fca:	2800      	cmp	r0, #0
 8003fcc:	da5b      	bge.n	8004086 <_dtoa_r+0x91e>
 8003fce:	2300      	movs	r3, #0
 8003fd0:	220a      	movs	r2, #10
 8003fd2:	4648      	mov	r0, r9
 8003fd4:	9903      	ldr	r1, [sp, #12]
 8003fd6:	f000 fafb 	bl	80045d0 <__multadd>
 8003fda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003fdc:	f107 38ff 	add.w	r8, r7, #4294967295
 8003fe0:	9003      	str	r0, [sp, #12]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f000 8177 	beq.w	80042d6 <_dtoa_r+0xb6e>
 8003fe8:	4629      	mov	r1, r5
 8003fea:	2300      	movs	r3, #0
 8003fec:	220a      	movs	r2, #10
 8003fee:	4648      	mov	r0, r9
 8003ff0:	f000 faee 	bl	80045d0 <__multadd>
 8003ff4:	f1bb 0f00 	cmp.w	fp, #0
 8003ff8:	4605      	mov	r5, r0
 8003ffa:	dc6f      	bgt.n	80040dc <_dtoa_r+0x974>
 8003ffc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	dc49      	bgt.n	8004096 <_dtoa_r+0x92e>
 8004002:	e06b      	b.n	80040dc <_dtoa_r+0x974>
 8004004:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004006:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800400a:	e73c      	b.n	8003e86 <_dtoa_r+0x71e>
 800400c:	3fe00000 	.word	0x3fe00000
 8004010:	40240000 	.word	0x40240000
 8004014:	9b08      	ldr	r3, [sp, #32]
 8004016:	1e5c      	subs	r4, r3, #1
 8004018:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800401a:	42a3      	cmp	r3, r4
 800401c:	db09      	blt.n	8004032 <_dtoa_r+0x8ca>
 800401e:	1b1c      	subs	r4, r3, r4
 8004020:	9b08      	ldr	r3, [sp, #32]
 8004022:	2b00      	cmp	r3, #0
 8004024:	f6bf af30 	bge.w	8003e88 <_dtoa_r+0x720>
 8004028:	9b04      	ldr	r3, [sp, #16]
 800402a:	9a08      	ldr	r2, [sp, #32]
 800402c:	1a9e      	subs	r6, r3, r2
 800402e:	2300      	movs	r3, #0
 8004030:	e72b      	b.n	8003e8a <_dtoa_r+0x722>
 8004032:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004034:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004036:	1ae3      	subs	r3, r4, r3
 8004038:	441a      	add	r2, r3
 800403a:	940a      	str	r4, [sp, #40]	@ 0x28
 800403c:	9e04      	ldr	r6, [sp, #16]
 800403e:	2400      	movs	r4, #0
 8004040:	9b08      	ldr	r3, [sp, #32]
 8004042:	920e      	str	r2, [sp, #56]	@ 0x38
 8004044:	e721      	b.n	8003e8a <_dtoa_r+0x722>
 8004046:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004048:	9e04      	ldr	r6, [sp, #16]
 800404a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800404c:	e728      	b.n	8003ea0 <_dtoa_r+0x738>
 800404e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004052:	e751      	b.n	8003ef8 <_dtoa_r+0x790>
 8004054:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004056:	9903      	ldr	r1, [sp, #12]
 8004058:	e750      	b.n	8003efc <_dtoa_r+0x794>
 800405a:	f8cd 800c 	str.w	r8, [sp, #12]
 800405e:	e751      	b.n	8003f04 <_dtoa_r+0x79c>
 8004060:	2300      	movs	r3, #0
 8004062:	e779      	b.n	8003f58 <_dtoa_r+0x7f0>
 8004064:	9b06      	ldr	r3, [sp, #24]
 8004066:	e777      	b.n	8003f58 <_dtoa_r+0x7f0>
 8004068:	2300      	movs	r3, #0
 800406a:	930a      	str	r3, [sp, #40]	@ 0x28
 800406c:	e779      	b.n	8003f62 <_dtoa_r+0x7fa>
 800406e:	d093      	beq.n	8003f98 <_dtoa_r+0x830>
 8004070:	9a04      	ldr	r2, [sp, #16]
 8004072:	331c      	adds	r3, #28
 8004074:	441a      	add	r2, r3
 8004076:	9204      	str	r2, [sp, #16]
 8004078:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800407a:	441e      	add	r6, r3
 800407c:	441a      	add	r2, r3
 800407e:	9209      	str	r2, [sp, #36]	@ 0x24
 8004080:	e78a      	b.n	8003f98 <_dtoa_r+0x830>
 8004082:	4603      	mov	r3, r0
 8004084:	e7f4      	b.n	8004070 <_dtoa_r+0x908>
 8004086:	9b08      	ldr	r3, [sp, #32]
 8004088:	46b8      	mov	r8, r7
 800408a:	2b00      	cmp	r3, #0
 800408c:	dc20      	bgt.n	80040d0 <_dtoa_r+0x968>
 800408e:	469b      	mov	fp, r3
 8004090:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004092:	2b02      	cmp	r3, #2
 8004094:	dd1e      	ble.n	80040d4 <_dtoa_r+0x96c>
 8004096:	f1bb 0f00 	cmp.w	fp, #0
 800409a:	f47f adb1 	bne.w	8003c00 <_dtoa_r+0x498>
 800409e:	4621      	mov	r1, r4
 80040a0:	465b      	mov	r3, fp
 80040a2:	2205      	movs	r2, #5
 80040a4:	4648      	mov	r0, r9
 80040a6:	f000 fa93 	bl	80045d0 <__multadd>
 80040aa:	4601      	mov	r1, r0
 80040ac:	4604      	mov	r4, r0
 80040ae:	9803      	ldr	r0, [sp, #12]
 80040b0:	f000 fc9e 	bl	80049f0 <__mcmp>
 80040b4:	2800      	cmp	r0, #0
 80040b6:	f77f ada3 	ble.w	8003c00 <_dtoa_r+0x498>
 80040ba:	4656      	mov	r6, sl
 80040bc:	2331      	movs	r3, #49	@ 0x31
 80040be:	f108 0801 	add.w	r8, r8, #1
 80040c2:	f806 3b01 	strb.w	r3, [r6], #1
 80040c6:	e59f      	b.n	8003c08 <_dtoa_r+0x4a0>
 80040c8:	46b8      	mov	r8, r7
 80040ca:	9c08      	ldr	r4, [sp, #32]
 80040cc:	4625      	mov	r5, r4
 80040ce:	e7f4      	b.n	80040ba <_dtoa_r+0x952>
 80040d0:	f8dd b020 	ldr.w	fp, [sp, #32]
 80040d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	f000 8101 	beq.w	80042de <_dtoa_r+0xb76>
 80040dc:	2e00      	cmp	r6, #0
 80040de:	dd05      	ble.n	80040ec <_dtoa_r+0x984>
 80040e0:	4629      	mov	r1, r5
 80040e2:	4632      	mov	r2, r6
 80040e4:	4648      	mov	r0, r9
 80040e6:	f000 fc17 	bl	8004918 <__lshift>
 80040ea:	4605      	mov	r5, r0
 80040ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d05c      	beq.n	80041ac <_dtoa_r+0xa44>
 80040f2:	4648      	mov	r0, r9
 80040f4:	6869      	ldr	r1, [r5, #4]
 80040f6:	f000 fa09 	bl	800450c <_Balloc>
 80040fa:	4606      	mov	r6, r0
 80040fc:	b928      	cbnz	r0, 800410a <_dtoa_r+0x9a2>
 80040fe:	4602      	mov	r2, r0
 8004100:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004104:	4b80      	ldr	r3, [pc, #512]	@ (8004308 <_dtoa_r+0xba0>)
 8004106:	f7ff bb43 	b.w	8003790 <_dtoa_r+0x28>
 800410a:	692a      	ldr	r2, [r5, #16]
 800410c:	f105 010c 	add.w	r1, r5, #12
 8004110:	3202      	adds	r2, #2
 8004112:	0092      	lsls	r2, r2, #2
 8004114:	300c      	adds	r0, #12
 8004116:	f000 ff9d 	bl	8005054 <memcpy>
 800411a:	2201      	movs	r2, #1
 800411c:	4631      	mov	r1, r6
 800411e:	4648      	mov	r0, r9
 8004120:	f000 fbfa 	bl	8004918 <__lshift>
 8004124:	462f      	mov	r7, r5
 8004126:	4605      	mov	r5, r0
 8004128:	f10a 0301 	add.w	r3, sl, #1
 800412c:	9304      	str	r3, [sp, #16]
 800412e:	eb0a 030b 	add.w	r3, sl, fp
 8004132:	930a      	str	r3, [sp, #40]	@ 0x28
 8004134:	9b06      	ldr	r3, [sp, #24]
 8004136:	f003 0301 	and.w	r3, r3, #1
 800413a:	9309      	str	r3, [sp, #36]	@ 0x24
 800413c:	9b04      	ldr	r3, [sp, #16]
 800413e:	4621      	mov	r1, r4
 8004140:	9803      	ldr	r0, [sp, #12]
 8004142:	f103 3bff 	add.w	fp, r3, #4294967295
 8004146:	f7ff fa86 	bl	8003656 <quorem>
 800414a:	4603      	mov	r3, r0
 800414c:	4639      	mov	r1, r7
 800414e:	3330      	adds	r3, #48	@ 0x30
 8004150:	9006      	str	r0, [sp, #24]
 8004152:	9803      	ldr	r0, [sp, #12]
 8004154:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004156:	f000 fc4b 	bl	80049f0 <__mcmp>
 800415a:	462a      	mov	r2, r5
 800415c:	9008      	str	r0, [sp, #32]
 800415e:	4621      	mov	r1, r4
 8004160:	4648      	mov	r0, r9
 8004162:	f000 fc61 	bl	8004a28 <__mdiff>
 8004166:	68c2      	ldr	r2, [r0, #12]
 8004168:	4606      	mov	r6, r0
 800416a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800416c:	bb02      	cbnz	r2, 80041b0 <_dtoa_r+0xa48>
 800416e:	4601      	mov	r1, r0
 8004170:	9803      	ldr	r0, [sp, #12]
 8004172:	f000 fc3d 	bl	80049f0 <__mcmp>
 8004176:	4602      	mov	r2, r0
 8004178:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800417a:	4631      	mov	r1, r6
 800417c:	4648      	mov	r0, r9
 800417e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8004182:	f000 fa03 	bl	800458c <_Bfree>
 8004186:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004188:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800418a:	9e04      	ldr	r6, [sp, #16]
 800418c:	ea42 0103 	orr.w	r1, r2, r3
 8004190:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004192:	4319      	orrs	r1, r3
 8004194:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004196:	d10d      	bne.n	80041b4 <_dtoa_r+0xa4c>
 8004198:	2b39      	cmp	r3, #57	@ 0x39
 800419a:	d027      	beq.n	80041ec <_dtoa_r+0xa84>
 800419c:	9a08      	ldr	r2, [sp, #32]
 800419e:	2a00      	cmp	r2, #0
 80041a0:	dd01      	ble.n	80041a6 <_dtoa_r+0xa3e>
 80041a2:	9b06      	ldr	r3, [sp, #24]
 80041a4:	3331      	adds	r3, #49	@ 0x31
 80041a6:	f88b 3000 	strb.w	r3, [fp]
 80041aa:	e52e      	b.n	8003c0a <_dtoa_r+0x4a2>
 80041ac:	4628      	mov	r0, r5
 80041ae:	e7b9      	b.n	8004124 <_dtoa_r+0x9bc>
 80041b0:	2201      	movs	r2, #1
 80041b2:	e7e2      	b.n	800417a <_dtoa_r+0xa12>
 80041b4:	9908      	ldr	r1, [sp, #32]
 80041b6:	2900      	cmp	r1, #0
 80041b8:	db04      	blt.n	80041c4 <_dtoa_r+0xa5c>
 80041ba:	9820      	ldr	r0, [sp, #128]	@ 0x80
 80041bc:	4301      	orrs	r1, r0
 80041be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80041c0:	4301      	orrs	r1, r0
 80041c2:	d120      	bne.n	8004206 <_dtoa_r+0xa9e>
 80041c4:	2a00      	cmp	r2, #0
 80041c6:	ddee      	ble.n	80041a6 <_dtoa_r+0xa3e>
 80041c8:	2201      	movs	r2, #1
 80041ca:	9903      	ldr	r1, [sp, #12]
 80041cc:	4648      	mov	r0, r9
 80041ce:	9304      	str	r3, [sp, #16]
 80041d0:	f000 fba2 	bl	8004918 <__lshift>
 80041d4:	4621      	mov	r1, r4
 80041d6:	9003      	str	r0, [sp, #12]
 80041d8:	f000 fc0a 	bl	80049f0 <__mcmp>
 80041dc:	2800      	cmp	r0, #0
 80041de:	9b04      	ldr	r3, [sp, #16]
 80041e0:	dc02      	bgt.n	80041e8 <_dtoa_r+0xa80>
 80041e2:	d1e0      	bne.n	80041a6 <_dtoa_r+0xa3e>
 80041e4:	07da      	lsls	r2, r3, #31
 80041e6:	d5de      	bpl.n	80041a6 <_dtoa_r+0xa3e>
 80041e8:	2b39      	cmp	r3, #57	@ 0x39
 80041ea:	d1da      	bne.n	80041a2 <_dtoa_r+0xa3a>
 80041ec:	2339      	movs	r3, #57	@ 0x39
 80041ee:	f88b 3000 	strb.w	r3, [fp]
 80041f2:	4633      	mov	r3, r6
 80041f4:	461e      	mov	r6, r3
 80041f6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80041fa:	3b01      	subs	r3, #1
 80041fc:	2a39      	cmp	r2, #57	@ 0x39
 80041fe:	d04e      	beq.n	800429e <_dtoa_r+0xb36>
 8004200:	3201      	adds	r2, #1
 8004202:	701a      	strb	r2, [r3, #0]
 8004204:	e501      	b.n	8003c0a <_dtoa_r+0x4a2>
 8004206:	2a00      	cmp	r2, #0
 8004208:	dd03      	ble.n	8004212 <_dtoa_r+0xaaa>
 800420a:	2b39      	cmp	r3, #57	@ 0x39
 800420c:	d0ee      	beq.n	80041ec <_dtoa_r+0xa84>
 800420e:	3301      	adds	r3, #1
 8004210:	e7c9      	b.n	80041a6 <_dtoa_r+0xa3e>
 8004212:	9a04      	ldr	r2, [sp, #16]
 8004214:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004216:	f802 3c01 	strb.w	r3, [r2, #-1]
 800421a:	428a      	cmp	r2, r1
 800421c:	d028      	beq.n	8004270 <_dtoa_r+0xb08>
 800421e:	2300      	movs	r3, #0
 8004220:	220a      	movs	r2, #10
 8004222:	9903      	ldr	r1, [sp, #12]
 8004224:	4648      	mov	r0, r9
 8004226:	f000 f9d3 	bl	80045d0 <__multadd>
 800422a:	42af      	cmp	r7, r5
 800422c:	9003      	str	r0, [sp, #12]
 800422e:	f04f 0300 	mov.w	r3, #0
 8004232:	f04f 020a 	mov.w	r2, #10
 8004236:	4639      	mov	r1, r7
 8004238:	4648      	mov	r0, r9
 800423a:	d107      	bne.n	800424c <_dtoa_r+0xae4>
 800423c:	f000 f9c8 	bl	80045d0 <__multadd>
 8004240:	4607      	mov	r7, r0
 8004242:	4605      	mov	r5, r0
 8004244:	9b04      	ldr	r3, [sp, #16]
 8004246:	3301      	adds	r3, #1
 8004248:	9304      	str	r3, [sp, #16]
 800424a:	e777      	b.n	800413c <_dtoa_r+0x9d4>
 800424c:	f000 f9c0 	bl	80045d0 <__multadd>
 8004250:	4629      	mov	r1, r5
 8004252:	4607      	mov	r7, r0
 8004254:	2300      	movs	r3, #0
 8004256:	220a      	movs	r2, #10
 8004258:	4648      	mov	r0, r9
 800425a:	f000 f9b9 	bl	80045d0 <__multadd>
 800425e:	4605      	mov	r5, r0
 8004260:	e7f0      	b.n	8004244 <_dtoa_r+0xadc>
 8004262:	f1bb 0f00 	cmp.w	fp, #0
 8004266:	bfcc      	ite	gt
 8004268:	465e      	movgt	r6, fp
 800426a:	2601      	movle	r6, #1
 800426c:	2700      	movs	r7, #0
 800426e:	4456      	add	r6, sl
 8004270:	2201      	movs	r2, #1
 8004272:	9903      	ldr	r1, [sp, #12]
 8004274:	4648      	mov	r0, r9
 8004276:	9304      	str	r3, [sp, #16]
 8004278:	f000 fb4e 	bl	8004918 <__lshift>
 800427c:	4621      	mov	r1, r4
 800427e:	9003      	str	r0, [sp, #12]
 8004280:	f000 fbb6 	bl	80049f0 <__mcmp>
 8004284:	2800      	cmp	r0, #0
 8004286:	dcb4      	bgt.n	80041f2 <_dtoa_r+0xa8a>
 8004288:	d102      	bne.n	8004290 <_dtoa_r+0xb28>
 800428a:	9b04      	ldr	r3, [sp, #16]
 800428c:	07db      	lsls	r3, r3, #31
 800428e:	d4b0      	bmi.n	80041f2 <_dtoa_r+0xa8a>
 8004290:	4633      	mov	r3, r6
 8004292:	461e      	mov	r6, r3
 8004294:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004298:	2a30      	cmp	r2, #48	@ 0x30
 800429a:	d0fa      	beq.n	8004292 <_dtoa_r+0xb2a>
 800429c:	e4b5      	b.n	8003c0a <_dtoa_r+0x4a2>
 800429e:	459a      	cmp	sl, r3
 80042a0:	d1a8      	bne.n	80041f4 <_dtoa_r+0xa8c>
 80042a2:	2331      	movs	r3, #49	@ 0x31
 80042a4:	f108 0801 	add.w	r8, r8, #1
 80042a8:	f88a 3000 	strb.w	r3, [sl]
 80042ac:	e4ad      	b.n	8003c0a <_dtoa_r+0x4a2>
 80042ae:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80042b0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800430c <_dtoa_r+0xba4>
 80042b4:	b11b      	cbz	r3, 80042be <_dtoa_r+0xb56>
 80042b6:	f10a 0308 	add.w	r3, sl, #8
 80042ba:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80042bc:	6013      	str	r3, [r2, #0]
 80042be:	4650      	mov	r0, sl
 80042c0:	b017      	add	sp, #92	@ 0x5c
 80042c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80042c6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	f77f ae2e 	ble.w	8003f2a <_dtoa_r+0x7c2>
 80042ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80042d0:	930a      	str	r3, [sp, #40]	@ 0x28
 80042d2:	2001      	movs	r0, #1
 80042d4:	e64d      	b.n	8003f72 <_dtoa_r+0x80a>
 80042d6:	f1bb 0f00 	cmp.w	fp, #0
 80042da:	f77f aed9 	ble.w	8004090 <_dtoa_r+0x928>
 80042de:	4656      	mov	r6, sl
 80042e0:	4621      	mov	r1, r4
 80042e2:	9803      	ldr	r0, [sp, #12]
 80042e4:	f7ff f9b7 	bl	8003656 <quorem>
 80042e8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80042ec:	f806 3b01 	strb.w	r3, [r6], #1
 80042f0:	eba6 020a 	sub.w	r2, r6, sl
 80042f4:	4593      	cmp	fp, r2
 80042f6:	ddb4      	ble.n	8004262 <_dtoa_r+0xafa>
 80042f8:	2300      	movs	r3, #0
 80042fa:	220a      	movs	r2, #10
 80042fc:	4648      	mov	r0, r9
 80042fe:	9903      	ldr	r1, [sp, #12]
 8004300:	f000 f966 	bl	80045d0 <__multadd>
 8004304:	9003      	str	r0, [sp, #12]
 8004306:	e7eb      	b.n	80042e0 <_dtoa_r+0xb78>
 8004308:	0800580a 	.word	0x0800580a
 800430c:	0800578e 	.word	0x0800578e

08004310 <_free_r>:
 8004310:	b538      	push	{r3, r4, r5, lr}
 8004312:	4605      	mov	r5, r0
 8004314:	2900      	cmp	r1, #0
 8004316:	d040      	beq.n	800439a <_free_r+0x8a>
 8004318:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800431c:	1f0c      	subs	r4, r1, #4
 800431e:	2b00      	cmp	r3, #0
 8004320:	bfb8      	it	lt
 8004322:	18e4      	addlt	r4, r4, r3
 8004324:	f000 f8e6 	bl	80044f4 <__malloc_lock>
 8004328:	4a1c      	ldr	r2, [pc, #112]	@ (800439c <_free_r+0x8c>)
 800432a:	6813      	ldr	r3, [r2, #0]
 800432c:	b933      	cbnz	r3, 800433c <_free_r+0x2c>
 800432e:	6063      	str	r3, [r4, #4]
 8004330:	6014      	str	r4, [r2, #0]
 8004332:	4628      	mov	r0, r5
 8004334:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004338:	f000 b8e2 	b.w	8004500 <__malloc_unlock>
 800433c:	42a3      	cmp	r3, r4
 800433e:	d908      	bls.n	8004352 <_free_r+0x42>
 8004340:	6820      	ldr	r0, [r4, #0]
 8004342:	1821      	adds	r1, r4, r0
 8004344:	428b      	cmp	r3, r1
 8004346:	bf01      	itttt	eq
 8004348:	6819      	ldreq	r1, [r3, #0]
 800434a:	685b      	ldreq	r3, [r3, #4]
 800434c:	1809      	addeq	r1, r1, r0
 800434e:	6021      	streq	r1, [r4, #0]
 8004350:	e7ed      	b.n	800432e <_free_r+0x1e>
 8004352:	461a      	mov	r2, r3
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	b10b      	cbz	r3, 800435c <_free_r+0x4c>
 8004358:	42a3      	cmp	r3, r4
 800435a:	d9fa      	bls.n	8004352 <_free_r+0x42>
 800435c:	6811      	ldr	r1, [r2, #0]
 800435e:	1850      	adds	r0, r2, r1
 8004360:	42a0      	cmp	r0, r4
 8004362:	d10b      	bne.n	800437c <_free_r+0x6c>
 8004364:	6820      	ldr	r0, [r4, #0]
 8004366:	4401      	add	r1, r0
 8004368:	1850      	adds	r0, r2, r1
 800436a:	4283      	cmp	r3, r0
 800436c:	6011      	str	r1, [r2, #0]
 800436e:	d1e0      	bne.n	8004332 <_free_r+0x22>
 8004370:	6818      	ldr	r0, [r3, #0]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	4408      	add	r0, r1
 8004376:	6010      	str	r0, [r2, #0]
 8004378:	6053      	str	r3, [r2, #4]
 800437a:	e7da      	b.n	8004332 <_free_r+0x22>
 800437c:	d902      	bls.n	8004384 <_free_r+0x74>
 800437e:	230c      	movs	r3, #12
 8004380:	602b      	str	r3, [r5, #0]
 8004382:	e7d6      	b.n	8004332 <_free_r+0x22>
 8004384:	6820      	ldr	r0, [r4, #0]
 8004386:	1821      	adds	r1, r4, r0
 8004388:	428b      	cmp	r3, r1
 800438a:	bf01      	itttt	eq
 800438c:	6819      	ldreq	r1, [r3, #0]
 800438e:	685b      	ldreq	r3, [r3, #4]
 8004390:	1809      	addeq	r1, r1, r0
 8004392:	6021      	streq	r1, [r4, #0]
 8004394:	6063      	str	r3, [r4, #4]
 8004396:	6054      	str	r4, [r2, #4]
 8004398:	e7cb      	b.n	8004332 <_free_r+0x22>
 800439a:	bd38      	pop	{r3, r4, r5, pc}
 800439c:	20000388 	.word	0x20000388

080043a0 <malloc>:
 80043a0:	4b02      	ldr	r3, [pc, #8]	@ (80043ac <malloc+0xc>)
 80043a2:	4601      	mov	r1, r0
 80043a4:	6818      	ldr	r0, [r3, #0]
 80043a6:	f000 b825 	b.w	80043f4 <_malloc_r>
 80043aa:	bf00      	nop
 80043ac:	20000018 	.word	0x20000018

080043b0 <sbrk_aligned>:
 80043b0:	b570      	push	{r4, r5, r6, lr}
 80043b2:	4e0f      	ldr	r6, [pc, #60]	@ (80043f0 <sbrk_aligned+0x40>)
 80043b4:	460c      	mov	r4, r1
 80043b6:	6831      	ldr	r1, [r6, #0]
 80043b8:	4605      	mov	r5, r0
 80043ba:	b911      	cbnz	r1, 80043c2 <sbrk_aligned+0x12>
 80043bc:	f000 fe3a 	bl	8005034 <_sbrk_r>
 80043c0:	6030      	str	r0, [r6, #0]
 80043c2:	4621      	mov	r1, r4
 80043c4:	4628      	mov	r0, r5
 80043c6:	f000 fe35 	bl	8005034 <_sbrk_r>
 80043ca:	1c43      	adds	r3, r0, #1
 80043cc:	d103      	bne.n	80043d6 <sbrk_aligned+0x26>
 80043ce:	f04f 34ff 	mov.w	r4, #4294967295
 80043d2:	4620      	mov	r0, r4
 80043d4:	bd70      	pop	{r4, r5, r6, pc}
 80043d6:	1cc4      	adds	r4, r0, #3
 80043d8:	f024 0403 	bic.w	r4, r4, #3
 80043dc:	42a0      	cmp	r0, r4
 80043de:	d0f8      	beq.n	80043d2 <sbrk_aligned+0x22>
 80043e0:	1a21      	subs	r1, r4, r0
 80043e2:	4628      	mov	r0, r5
 80043e4:	f000 fe26 	bl	8005034 <_sbrk_r>
 80043e8:	3001      	adds	r0, #1
 80043ea:	d1f2      	bne.n	80043d2 <sbrk_aligned+0x22>
 80043ec:	e7ef      	b.n	80043ce <sbrk_aligned+0x1e>
 80043ee:	bf00      	nop
 80043f0:	20000384 	.word	0x20000384

080043f4 <_malloc_r>:
 80043f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043f8:	1ccd      	adds	r5, r1, #3
 80043fa:	f025 0503 	bic.w	r5, r5, #3
 80043fe:	3508      	adds	r5, #8
 8004400:	2d0c      	cmp	r5, #12
 8004402:	bf38      	it	cc
 8004404:	250c      	movcc	r5, #12
 8004406:	2d00      	cmp	r5, #0
 8004408:	4606      	mov	r6, r0
 800440a:	db01      	blt.n	8004410 <_malloc_r+0x1c>
 800440c:	42a9      	cmp	r1, r5
 800440e:	d904      	bls.n	800441a <_malloc_r+0x26>
 8004410:	230c      	movs	r3, #12
 8004412:	6033      	str	r3, [r6, #0]
 8004414:	2000      	movs	r0, #0
 8004416:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800441a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80044f0 <_malloc_r+0xfc>
 800441e:	f000 f869 	bl	80044f4 <__malloc_lock>
 8004422:	f8d8 3000 	ldr.w	r3, [r8]
 8004426:	461c      	mov	r4, r3
 8004428:	bb44      	cbnz	r4, 800447c <_malloc_r+0x88>
 800442a:	4629      	mov	r1, r5
 800442c:	4630      	mov	r0, r6
 800442e:	f7ff ffbf 	bl	80043b0 <sbrk_aligned>
 8004432:	1c43      	adds	r3, r0, #1
 8004434:	4604      	mov	r4, r0
 8004436:	d158      	bne.n	80044ea <_malloc_r+0xf6>
 8004438:	f8d8 4000 	ldr.w	r4, [r8]
 800443c:	4627      	mov	r7, r4
 800443e:	2f00      	cmp	r7, #0
 8004440:	d143      	bne.n	80044ca <_malloc_r+0xd6>
 8004442:	2c00      	cmp	r4, #0
 8004444:	d04b      	beq.n	80044de <_malloc_r+0xea>
 8004446:	6823      	ldr	r3, [r4, #0]
 8004448:	4639      	mov	r1, r7
 800444a:	4630      	mov	r0, r6
 800444c:	eb04 0903 	add.w	r9, r4, r3
 8004450:	f000 fdf0 	bl	8005034 <_sbrk_r>
 8004454:	4581      	cmp	r9, r0
 8004456:	d142      	bne.n	80044de <_malloc_r+0xea>
 8004458:	6821      	ldr	r1, [r4, #0]
 800445a:	4630      	mov	r0, r6
 800445c:	1a6d      	subs	r5, r5, r1
 800445e:	4629      	mov	r1, r5
 8004460:	f7ff ffa6 	bl	80043b0 <sbrk_aligned>
 8004464:	3001      	adds	r0, #1
 8004466:	d03a      	beq.n	80044de <_malloc_r+0xea>
 8004468:	6823      	ldr	r3, [r4, #0]
 800446a:	442b      	add	r3, r5
 800446c:	6023      	str	r3, [r4, #0]
 800446e:	f8d8 3000 	ldr.w	r3, [r8]
 8004472:	685a      	ldr	r2, [r3, #4]
 8004474:	bb62      	cbnz	r2, 80044d0 <_malloc_r+0xdc>
 8004476:	f8c8 7000 	str.w	r7, [r8]
 800447a:	e00f      	b.n	800449c <_malloc_r+0xa8>
 800447c:	6822      	ldr	r2, [r4, #0]
 800447e:	1b52      	subs	r2, r2, r5
 8004480:	d420      	bmi.n	80044c4 <_malloc_r+0xd0>
 8004482:	2a0b      	cmp	r2, #11
 8004484:	d917      	bls.n	80044b6 <_malloc_r+0xc2>
 8004486:	1961      	adds	r1, r4, r5
 8004488:	42a3      	cmp	r3, r4
 800448a:	6025      	str	r5, [r4, #0]
 800448c:	bf18      	it	ne
 800448e:	6059      	strne	r1, [r3, #4]
 8004490:	6863      	ldr	r3, [r4, #4]
 8004492:	bf08      	it	eq
 8004494:	f8c8 1000 	streq.w	r1, [r8]
 8004498:	5162      	str	r2, [r4, r5]
 800449a:	604b      	str	r3, [r1, #4]
 800449c:	4630      	mov	r0, r6
 800449e:	f000 f82f 	bl	8004500 <__malloc_unlock>
 80044a2:	f104 000b 	add.w	r0, r4, #11
 80044a6:	1d23      	adds	r3, r4, #4
 80044a8:	f020 0007 	bic.w	r0, r0, #7
 80044ac:	1ac2      	subs	r2, r0, r3
 80044ae:	bf1c      	itt	ne
 80044b0:	1a1b      	subne	r3, r3, r0
 80044b2:	50a3      	strne	r3, [r4, r2]
 80044b4:	e7af      	b.n	8004416 <_malloc_r+0x22>
 80044b6:	6862      	ldr	r2, [r4, #4]
 80044b8:	42a3      	cmp	r3, r4
 80044ba:	bf0c      	ite	eq
 80044bc:	f8c8 2000 	streq.w	r2, [r8]
 80044c0:	605a      	strne	r2, [r3, #4]
 80044c2:	e7eb      	b.n	800449c <_malloc_r+0xa8>
 80044c4:	4623      	mov	r3, r4
 80044c6:	6864      	ldr	r4, [r4, #4]
 80044c8:	e7ae      	b.n	8004428 <_malloc_r+0x34>
 80044ca:	463c      	mov	r4, r7
 80044cc:	687f      	ldr	r7, [r7, #4]
 80044ce:	e7b6      	b.n	800443e <_malloc_r+0x4a>
 80044d0:	461a      	mov	r2, r3
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	42a3      	cmp	r3, r4
 80044d6:	d1fb      	bne.n	80044d0 <_malloc_r+0xdc>
 80044d8:	2300      	movs	r3, #0
 80044da:	6053      	str	r3, [r2, #4]
 80044dc:	e7de      	b.n	800449c <_malloc_r+0xa8>
 80044de:	230c      	movs	r3, #12
 80044e0:	4630      	mov	r0, r6
 80044e2:	6033      	str	r3, [r6, #0]
 80044e4:	f000 f80c 	bl	8004500 <__malloc_unlock>
 80044e8:	e794      	b.n	8004414 <_malloc_r+0x20>
 80044ea:	6005      	str	r5, [r0, #0]
 80044ec:	e7d6      	b.n	800449c <_malloc_r+0xa8>
 80044ee:	bf00      	nop
 80044f0:	20000388 	.word	0x20000388

080044f4 <__malloc_lock>:
 80044f4:	4801      	ldr	r0, [pc, #4]	@ (80044fc <__malloc_lock+0x8>)
 80044f6:	f7ff b89e 	b.w	8003636 <__retarget_lock_acquire_recursive>
 80044fa:	bf00      	nop
 80044fc:	20000380 	.word	0x20000380

08004500 <__malloc_unlock>:
 8004500:	4801      	ldr	r0, [pc, #4]	@ (8004508 <__malloc_unlock+0x8>)
 8004502:	f7ff b899 	b.w	8003638 <__retarget_lock_release_recursive>
 8004506:	bf00      	nop
 8004508:	20000380 	.word	0x20000380

0800450c <_Balloc>:
 800450c:	b570      	push	{r4, r5, r6, lr}
 800450e:	69c6      	ldr	r6, [r0, #28]
 8004510:	4604      	mov	r4, r0
 8004512:	460d      	mov	r5, r1
 8004514:	b976      	cbnz	r6, 8004534 <_Balloc+0x28>
 8004516:	2010      	movs	r0, #16
 8004518:	f7ff ff42 	bl	80043a0 <malloc>
 800451c:	4602      	mov	r2, r0
 800451e:	61e0      	str	r0, [r4, #28]
 8004520:	b920      	cbnz	r0, 800452c <_Balloc+0x20>
 8004522:	216b      	movs	r1, #107	@ 0x6b
 8004524:	4b17      	ldr	r3, [pc, #92]	@ (8004584 <_Balloc+0x78>)
 8004526:	4818      	ldr	r0, [pc, #96]	@ (8004588 <_Balloc+0x7c>)
 8004528:	f000 fda2 	bl	8005070 <__assert_func>
 800452c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004530:	6006      	str	r6, [r0, #0]
 8004532:	60c6      	str	r6, [r0, #12]
 8004534:	69e6      	ldr	r6, [r4, #28]
 8004536:	68f3      	ldr	r3, [r6, #12]
 8004538:	b183      	cbz	r3, 800455c <_Balloc+0x50>
 800453a:	69e3      	ldr	r3, [r4, #28]
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004542:	b9b8      	cbnz	r0, 8004574 <_Balloc+0x68>
 8004544:	2101      	movs	r1, #1
 8004546:	fa01 f605 	lsl.w	r6, r1, r5
 800454a:	1d72      	adds	r2, r6, #5
 800454c:	4620      	mov	r0, r4
 800454e:	0092      	lsls	r2, r2, #2
 8004550:	f000 fdac 	bl	80050ac <_calloc_r>
 8004554:	b160      	cbz	r0, 8004570 <_Balloc+0x64>
 8004556:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800455a:	e00e      	b.n	800457a <_Balloc+0x6e>
 800455c:	2221      	movs	r2, #33	@ 0x21
 800455e:	2104      	movs	r1, #4
 8004560:	4620      	mov	r0, r4
 8004562:	f000 fda3 	bl	80050ac <_calloc_r>
 8004566:	69e3      	ldr	r3, [r4, #28]
 8004568:	60f0      	str	r0, [r6, #12]
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d1e4      	bne.n	800453a <_Balloc+0x2e>
 8004570:	2000      	movs	r0, #0
 8004572:	bd70      	pop	{r4, r5, r6, pc}
 8004574:	6802      	ldr	r2, [r0, #0]
 8004576:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800457a:	2300      	movs	r3, #0
 800457c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004580:	e7f7      	b.n	8004572 <_Balloc+0x66>
 8004582:	bf00      	nop
 8004584:	0800579b 	.word	0x0800579b
 8004588:	0800581b 	.word	0x0800581b

0800458c <_Bfree>:
 800458c:	b570      	push	{r4, r5, r6, lr}
 800458e:	69c6      	ldr	r6, [r0, #28]
 8004590:	4605      	mov	r5, r0
 8004592:	460c      	mov	r4, r1
 8004594:	b976      	cbnz	r6, 80045b4 <_Bfree+0x28>
 8004596:	2010      	movs	r0, #16
 8004598:	f7ff ff02 	bl	80043a0 <malloc>
 800459c:	4602      	mov	r2, r0
 800459e:	61e8      	str	r0, [r5, #28]
 80045a0:	b920      	cbnz	r0, 80045ac <_Bfree+0x20>
 80045a2:	218f      	movs	r1, #143	@ 0x8f
 80045a4:	4b08      	ldr	r3, [pc, #32]	@ (80045c8 <_Bfree+0x3c>)
 80045a6:	4809      	ldr	r0, [pc, #36]	@ (80045cc <_Bfree+0x40>)
 80045a8:	f000 fd62 	bl	8005070 <__assert_func>
 80045ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80045b0:	6006      	str	r6, [r0, #0]
 80045b2:	60c6      	str	r6, [r0, #12]
 80045b4:	b13c      	cbz	r4, 80045c6 <_Bfree+0x3a>
 80045b6:	69eb      	ldr	r3, [r5, #28]
 80045b8:	6862      	ldr	r2, [r4, #4]
 80045ba:	68db      	ldr	r3, [r3, #12]
 80045bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80045c0:	6021      	str	r1, [r4, #0]
 80045c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80045c6:	bd70      	pop	{r4, r5, r6, pc}
 80045c8:	0800579b 	.word	0x0800579b
 80045cc:	0800581b 	.word	0x0800581b

080045d0 <__multadd>:
 80045d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045d4:	4607      	mov	r7, r0
 80045d6:	460c      	mov	r4, r1
 80045d8:	461e      	mov	r6, r3
 80045da:	2000      	movs	r0, #0
 80045dc:	690d      	ldr	r5, [r1, #16]
 80045de:	f101 0c14 	add.w	ip, r1, #20
 80045e2:	f8dc 3000 	ldr.w	r3, [ip]
 80045e6:	3001      	adds	r0, #1
 80045e8:	b299      	uxth	r1, r3
 80045ea:	fb02 6101 	mla	r1, r2, r1, r6
 80045ee:	0c1e      	lsrs	r6, r3, #16
 80045f0:	0c0b      	lsrs	r3, r1, #16
 80045f2:	fb02 3306 	mla	r3, r2, r6, r3
 80045f6:	b289      	uxth	r1, r1
 80045f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80045fc:	4285      	cmp	r5, r0
 80045fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004602:	f84c 1b04 	str.w	r1, [ip], #4
 8004606:	dcec      	bgt.n	80045e2 <__multadd+0x12>
 8004608:	b30e      	cbz	r6, 800464e <__multadd+0x7e>
 800460a:	68a3      	ldr	r3, [r4, #8]
 800460c:	42ab      	cmp	r3, r5
 800460e:	dc19      	bgt.n	8004644 <__multadd+0x74>
 8004610:	6861      	ldr	r1, [r4, #4]
 8004612:	4638      	mov	r0, r7
 8004614:	3101      	adds	r1, #1
 8004616:	f7ff ff79 	bl	800450c <_Balloc>
 800461a:	4680      	mov	r8, r0
 800461c:	b928      	cbnz	r0, 800462a <__multadd+0x5a>
 800461e:	4602      	mov	r2, r0
 8004620:	21ba      	movs	r1, #186	@ 0xba
 8004622:	4b0c      	ldr	r3, [pc, #48]	@ (8004654 <__multadd+0x84>)
 8004624:	480c      	ldr	r0, [pc, #48]	@ (8004658 <__multadd+0x88>)
 8004626:	f000 fd23 	bl	8005070 <__assert_func>
 800462a:	6922      	ldr	r2, [r4, #16]
 800462c:	f104 010c 	add.w	r1, r4, #12
 8004630:	3202      	adds	r2, #2
 8004632:	0092      	lsls	r2, r2, #2
 8004634:	300c      	adds	r0, #12
 8004636:	f000 fd0d 	bl	8005054 <memcpy>
 800463a:	4621      	mov	r1, r4
 800463c:	4638      	mov	r0, r7
 800463e:	f7ff ffa5 	bl	800458c <_Bfree>
 8004642:	4644      	mov	r4, r8
 8004644:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004648:	3501      	adds	r5, #1
 800464a:	615e      	str	r6, [r3, #20]
 800464c:	6125      	str	r5, [r4, #16]
 800464e:	4620      	mov	r0, r4
 8004650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004654:	0800580a 	.word	0x0800580a
 8004658:	0800581b 	.word	0x0800581b

0800465c <__hi0bits>:
 800465c:	4603      	mov	r3, r0
 800465e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8004662:	bf3a      	itte	cc
 8004664:	0403      	lslcc	r3, r0, #16
 8004666:	2010      	movcc	r0, #16
 8004668:	2000      	movcs	r0, #0
 800466a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800466e:	bf3c      	itt	cc
 8004670:	021b      	lslcc	r3, r3, #8
 8004672:	3008      	addcc	r0, #8
 8004674:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004678:	bf3c      	itt	cc
 800467a:	011b      	lslcc	r3, r3, #4
 800467c:	3004      	addcc	r0, #4
 800467e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004682:	bf3c      	itt	cc
 8004684:	009b      	lslcc	r3, r3, #2
 8004686:	3002      	addcc	r0, #2
 8004688:	2b00      	cmp	r3, #0
 800468a:	db05      	blt.n	8004698 <__hi0bits+0x3c>
 800468c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004690:	f100 0001 	add.w	r0, r0, #1
 8004694:	bf08      	it	eq
 8004696:	2020      	moveq	r0, #32
 8004698:	4770      	bx	lr

0800469a <__lo0bits>:
 800469a:	6803      	ldr	r3, [r0, #0]
 800469c:	4602      	mov	r2, r0
 800469e:	f013 0007 	ands.w	r0, r3, #7
 80046a2:	d00b      	beq.n	80046bc <__lo0bits+0x22>
 80046a4:	07d9      	lsls	r1, r3, #31
 80046a6:	d421      	bmi.n	80046ec <__lo0bits+0x52>
 80046a8:	0798      	lsls	r0, r3, #30
 80046aa:	bf49      	itett	mi
 80046ac:	085b      	lsrmi	r3, r3, #1
 80046ae:	089b      	lsrpl	r3, r3, #2
 80046b0:	2001      	movmi	r0, #1
 80046b2:	6013      	strmi	r3, [r2, #0]
 80046b4:	bf5c      	itt	pl
 80046b6:	2002      	movpl	r0, #2
 80046b8:	6013      	strpl	r3, [r2, #0]
 80046ba:	4770      	bx	lr
 80046bc:	b299      	uxth	r1, r3
 80046be:	b909      	cbnz	r1, 80046c4 <__lo0bits+0x2a>
 80046c0:	2010      	movs	r0, #16
 80046c2:	0c1b      	lsrs	r3, r3, #16
 80046c4:	b2d9      	uxtb	r1, r3
 80046c6:	b909      	cbnz	r1, 80046cc <__lo0bits+0x32>
 80046c8:	3008      	adds	r0, #8
 80046ca:	0a1b      	lsrs	r3, r3, #8
 80046cc:	0719      	lsls	r1, r3, #28
 80046ce:	bf04      	itt	eq
 80046d0:	091b      	lsreq	r3, r3, #4
 80046d2:	3004      	addeq	r0, #4
 80046d4:	0799      	lsls	r1, r3, #30
 80046d6:	bf04      	itt	eq
 80046d8:	089b      	lsreq	r3, r3, #2
 80046da:	3002      	addeq	r0, #2
 80046dc:	07d9      	lsls	r1, r3, #31
 80046de:	d403      	bmi.n	80046e8 <__lo0bits+0x4e>
 80046e0:	085b      	lsrs	r3, r3, #1
 80046e2:	f100 0001 	add.w	r0, r0, #1
 80046e6:	d003      	beq.n	80046f0 <__lo0bits+0x56>
 80046e8:	6013      	str	r3, [r2, #0]
 80046ea:	4770      	bx	lr
 80046ec:	2000      	movs	r0, #0
 80046ee:	4770      	bx	lr
 80046f0:	2020      	movs	r0, #32
 80046f2:	4770      	bx	lr

080046f4 <__i2b>:
 80046f4:	b510      	push	{r4, lr}
 80046f6:	460c      	mov	r4, r1
 80046f8:	2101      	movs	r1, #1
 80046fa:	f7ff ff07 	bl	800450c <_Balloc>
 80046fe:	4602      	mov	r2, r0
 8004700:	b928      	cbnz	r0, 800470e <__i2b+0x1a>
 8004702:	f240 1145 	movw	r1, #325	@ 0x145
 8004706:	4b04      	ldr	r3, [pc, #16]	@ (8004718 <__i2b+0x24>)
 8004708:	4804      	ldr	r0, [pc, #16]	@ (800471c <__i2b+0x28>)
 800470a:	f000 fcb1 	bl	8005070 <__assert_func>
 800470e:	2301      	movs	r3, #1
 8004710:	6144      	str	r4, [r0, #20]
 8004712:	6103      	str	r3, [r0, #16]
 8004714:	bd10      	pop	{r4, pc}
 8004716:	bf00      	nop
 8004718:	0800580a 	.word	0x0800580a
 800471c:	0800581b 	.word	0x0800581b

08004720 <__multiply>:
 8004720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004724:	4617      	mov	r7, r2
 8004726:	690a      	ldr	r2, [r1, #16]
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	4689      	mov	r9, r1
 800472c:	429a      	cmp	r2, r3
 800472e:	bfa2      	ittt	ge
 8004730:	463b      	movge	r3, r7
 8004732:	460f      	movge	r7, r1
 8004734:	4699      	movge	r9, r3
 8004736:	693d      	ldr	r5, [r7, #16]
 8004738:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	6879      	ldr	r1, [r7, #4]
 8004740:	eb05 060a 	add.w	r6, r5, sl
 8004744:	42b3      	cmp	r3, r6
 8004746:	b085      	sub	sp, #20
 8004748:	bfb8      	it	lt
 800474a:	3101      	addlt	r1, #1
 800474c:	f7ff fede 	bl	800450c <_Balloc>
 8004750:	b930      	cbnz	r0, 8004760 <__multiply+0x40>
 8004752:	4602      	mov	r2, r0
 8004754:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8004758:	4b40      	ldr	r3, [pc, #256]	@ (800485c <__multiply+0x13c>)
 800475a:	4841      	ldr	r0, [pc, #260]	@ (8004860 <__multiply+0x140>)
 800475c:	f000 fc88 	bl	8005070 <__assert_func>
 8004760:	f100 0414 	add.w	r4, r0, #20
 8004764:	4623      	mov	r3, r4
 8004766:	2200      	movs	r2, #0
 8004768:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800476c:	4573      	cmp	r3, lr
 800476e:	d320      	bcc.n	80047b2 <__multiply+0x92>
 8004770:	f107 0814 	add.w	r8, r7, #20
 8004774:	f109 0114 	add.w	r1, r9, #20
 8004778:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800477c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8004780:	9302      	str	r3, [sp, #8]
 8004782:	1beb      	subs	r3, r5, r7
 8004784:	3b15      	subs	r3, #21
 8004786:	f023 0303 	bic.w	r3, r3, #3
 800478a:	3304      	adds	r3, #4
 800478c:	3715      	adds	r7, #21
 800478e:	42bd      	cmp	r5, r7
 8004790:	bf38      	it	cc
 8004792:	2304      	movcc	r3, #4
 8004794:	9301      	str	r3, [sp, #4]
 8004796:	9b02      	ldr	r3, [sp, #8]
 8004798:	9103      	str	r1, [sp, #12]
 800479a:	428b      	cmp	r3, r1
 800479c:	d80c      	bhi.n	80047b8 <__multiply+0x98>
 800479e:	2e00      	cmp	r6, #0
 80047a0:	dd03      	ble.n	80047aa <__multiply+0x8a>
 80047a2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d055      	beq.n	8004856 <__multiply+0x136>
 80047aa:	6106      	str	r6, [r0, #16]
 80047ac:	b005      	add	sp, #20
 80047ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047b2:	f843 2b04 	str.w	r2, [r3], #4
 80047b6:	e7d9      	b.n	800476c <__multiply+0x4c>
 80047b8:	f8b1 a000 	ldrh.w	sl, [r1]
 80047bc:	f1ba 0f00 	cmp.w	sl, #0
 80047c0:	d01f      	beq.n	8004802 <__multiply+0xe2>
 80047c2:	46c4      	mov	ip, r8
 80047c4:	46a1      	mov	r9, r4
 80047c6:	2700      	movs	r7, #0
 80047c8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80047cc:	f8d9 3000 	ldr.w	r3, [r9]
 80047d0:	fa1f fb82 	uxth.w	fp, r2
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	fb0a 330b 	mla	r3, sl, fp, r3
 80047da:	443b      	add	r3, r7
 80047dc:	f8d9 7000 	ldr.w	r7, [r9]
 80047e0:	0c12      	lsrs	r2, r2, #16
 80047e2:	0c3f      	lsrs	r7, r7, #16
 80047e4:	fb0a 7202 	mla	r2, sl, r2, r7
 80047e8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80047f2:	4565      	cmp	r5, ip
 80047f4:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80047f8:	f849 3b04 	str.w	r3, [r9], #4
 80047fc:	d8e4      	bhi.n	80047c8 <__multiply+0xa8>
 80047fe:	9b01      	ldr	r3, [sp, #4]
 8004800:	50e7      	str	r7, [r4, r3]
 8004802:	9b03      	ldr	r3, [sp, #12]
 8004804:	3104      	adds	r1, #4
 8004806:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800480a:	f1b9 0f00 	cmp.w	r9, #0
 800480e:	d020      	beq.n	8004852 <__multiply+0x132>
 8004810:	4647      	mov	r7, r8
 8004812:	46a4      	mov	ip, r4
 8004814:	f04f 0a00 	mov.w	sl, #0
 8004818:	6823      	ldr	r3, [r4, #0]
 800481a:	f8b7 b000 	ldrh.w	fp, [r7]
 800481e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8004822:	b29b      	uxth	r3, r3
 8004824:	fb09 220b 	mla	r2, r9, fp, r2
 8004828:	4452      	add	r2, sl
 800482a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800482e:	f84c 3b04 	str.w	r3, [ip], #4
 8004832:	f857 3b04 	ldr.w	r3, [r7], #4
 8004836:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800483a:	f8bc 3000 	ldrh.w	r3, [ip]
 800483e:	42bd      	cmp	r5, r7
 8004840:	fb09 330a 	mla	r3, r9, sl, r3
 8004844:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8004848:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800484c:	d8e5      	bhi.n	800481a <__multiply+0xfa>
 800484e:	9a01      	ldr	r2, [sp, #4]
 8004850:	50a3      	str	r3, [r4, r2]
 8004852:	3404      	adds	r4, #4
 8004854:	e79f      	b.n	8004796 <__multiply+0x76>
 8004856:	3e01      	subs	r6, #1
 8004858:	e7a1      	b.n	800479e <__multiply+0x7e>
 800485a:	bf00      	nop
 800485c:	0800580a 	.word	0x0800580a
 8004860:	0800581b 	.word	0x0800581b

08004864 <__pow5mult>:
 8004864:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004868:	4615      	mov	r5, r2
 800486a:	f012 0203 	ands.w	r2, r2, #3
 800486e:	4607      	mov	r7, r0
 8004870:	460e      	mov	r6, r1
 8004872:	d007      	beq.n	8004884 <__pow5mult+0x20>
 8004874:	4c25      	ldr	r4, [pc, #148]	@ (800490c <__pow5mult+0xa8>)
 8004876:	3a01      	subs	r2, #1
 8004878:	2300      	movs	r3, #0
 800487a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800487e:	f7ff fea7 	bl	80045d0 <__multadd>
 8004882:	4606      	mov	r6, r0
 8004884:	10ad      	asrs	r5, r5, #2
 8004886:	d03d      	beq.n	8004904 <__pow5mult+0xa0>
 8004888:	69fc      	ldr	r4, [r7, #28]
 800488a:	b97c      	cbnz	r4, 80048ac <__pow5mult+0x48>
 800488c:	2010      	movs	r0, #16
 800488e:	f7ff fd87 	bl	80043a0 <malloc>
 8004892:	4602      	mov	r2, r0
 8004894:	61f8      	str	r0, [r7, #28]
 8004896:	b928      	cbnz	r0, 80048a4 <__pow5mult+0x40>
 8004898:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800489c:	4b1c      	ldr	r3, [pc, #112]	@ (8004910 <__pow5mult+0xac>)
 800489e:	481d      	ldr	r0, [pc, #116]	@ (8004914 <__pow5mult+0xb0>)
 80048a0:	f000 fbe6 	bl	8005070 <__assert_func>
 80048a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80048a8:	6004      	str	r4, [r0, #0]
 80048aa:	60c4      	str	r4, [r0, #12]
 80048ac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80048b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80048b4:	b94c      	cbnz	r4, 80048ca <__pow5mult+0x66>
 80048b6:	f240 2171 	movw	r1, #625	@ 0x271
 80048ba:	4638      	mov	r0, r7
 80048bc:	f7ff ff1a 	bl	80046f4 <__i2b>
 80048c0:	2300      	movs	r3, #0
 80048c2:	4604      	mov	r4, r0
 80048c4:	f8c8 0008 	str.w	r0, [r8, #8]
 80048c8:	6003      	str	r3, [r0, #0]
 80048ca:	f04f 0900 	mov.w	r9, #0
 80048ce:	07eb      	lsls	r3, r5, #31
 80048d0:	d50a      	bpl.n	80048e8 <__pow5mult+0x84>
 80048d2:	4631      	mov	r1, r6
 80048d4:	4622      	mov	r2, r4
 80048d6:	4638      	mov	r0, r7
 80048d8:	f7ff ff22 	bl	8004720 <__multiply>
 80048dc:	4680      	mov	r8, r0
 80048de:	4631      	mov	r1, r6
 80048e0:	4638      	mov	r0, r7
 80048e2:	f7ff fe53 	bl	800458c <_Bfree>
 80048e6:	4646      	mov	r6, r8
 80048e8:	106d      	asrs	r5, r5, #1
 80048ea:	d00b      	beq.n	8004904 <__pow5mult+0xa0>
 80048ec:	6820      	ldr	r0, [r4, #0]
 80048ee:	b938      	cbnz	r0, 8004900 <__pow5mult+0x9c>
 80048f0:	4622      	mov	r2, r4
 80048f2:	4621      	mov	r1, r4
 80048f4:	4638      	mov	r0, r7
 80048f6:	f7ff ff13 	bl	8004720 <__multiply>
 80048fa:	6020      	str	r0, [r4, #0]
 80048fc:	f8c0 9000 	str.w	r9, [r0]
 8004900:	4604      	mov	r4, r0
 8004902:	e7e4      	b.n	80048ce <__pow5mult+0x6a>
 8004904:	4630      	mov	r0, r6
 8004906:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800490a:	bf00      	nop
 800490c:	080058cc 	.word	0x080058cc
 8004910:	0800579b 	.word	0x0800579b
 8004914:	0800581b 	.word	0x0800581b

08004918 <__lshift>:
 8004918:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800491c:	460c      	mov	r4, r1
 800491e:	4607      	mov	r7, r0
 8004920:	4691      	mov	r9, r2
 8004922:	6923      	ldr	r3, [r4, #16]
 8004924:	6849      	ldr	r1, [r1, #4]
 8004926:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800492a:	68a3      	ldr	r3, [r4, #8]
 800492c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004930:	f108 0601 	add.w	r6, r8, #1
 8004934:	42b3      	cmp	r3, r6
 8004936:	db0b      	blt.n	8004950 <__lshift+0x38>
 8004938:	4638      	mov	r0, r7
 800493a:	f7ff fde7 	bl	800450c <_Balloc>
 800493e:	4605      	mov	r5, r0
 8004940:	b948      	cbnz	r0, 8004956 <__lshift+0x3e>
 8004942:	4602      	mov	r2, r0
 8004944:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8004948:	4b27      	ldr	r3, [pc, #156]	@ (80049e8 <__lshift+0xd0>)
 800494a:	4828      	ldr	r0, [pc, #160]	@ (80049ec <__lshift+0xd4>)
 800494c:	f000 fb90 	bl	8005070 <__assert_func>
 8004950:	3101      	adds	r1, #1
 8004952:	005b      	lsls	r3, r3, #1
 8004954:	e7ee      	b.n	8004934 <__lshift+0x1c>
 8004956:	2300      	movs	r3, #0
 8004958:	f100 0114 	add.w	r1, r0, #20
 800495c:	f100 0210 	add.w	r2, r0, #16
 8004960:	4618      	mov	r0, r3
 8004962:	4553      	cmp	r3, sl
 8004964:	db33      	blt.n	80049ce <__lshift+0xb6>
 8004966:	6920      	ldr	r0, [r4, #16]
 8004968:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800496c:	f104 0314 	add.w	r3, r4, #20
 8004970:	f019 091f 	ands.w	r9, r9, #31
 8004974:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004978:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800497c:	d02b      	beq.n	80049d6 <__lshift+0xbe>
 800497e:	468a      	mov	sl, r1
 8004980:	2200      	movs	r2, #0
 8004982:	f1c9 0e20 	rsb	lr, r9, #32
 8004986:	6818      	ldr	r0, [r3, #0]
 8004988:	fa00 f009 	lsl.w	r0, r0, r9
 800498c:	4310      	orrs	r0, r2
 800498e:	f84a 0b04 	str.w	r0, [sl], #4
 8004992:	f853 2b04 	ldr.w	r2, [r3], #4
 8004996:	459c      	cmp	ip, r3
 8004998:	fa22 f20e 	lsr.w	r2, r2, lr
 800499c:	d8f3      	bhi.n	8004986 <__lshift+0x6e>
 800499e:	ebac 0304 	sub.w	r3, ip, r4
 80049a2:	3b15      	subs	r3, #21
 80049a4:	f023 0303 	bic.w	r3, r3, #3
 80049a8:	3304      	adds	r3, #4
 80049aa:	f104 0015 	add.w	r0, r4, #21
 80049ae:	4560      	cmp	r0, ip
 80049b0:	bf88      	it	hi
 80049b2:	2304      	movhi	r3, #4
 80049b4:	50ca      	str	r2, [r1, r3]
 80049b6:	b10a      	cbz	r2, 80049bc <__lshift+0xa4>
 80049b8:	f108 0602 	add.w	r6, r8, #2
 80049bc:	3e01      	subs	r6, #1
 80049be:	4638      	mov	r0, r7
 80049c0:	4621      	mov	r1, r4
 80049c2:	612e      	str	r6, [r5, #16]
 80049c4:	f7ff fde2 	bl	800458c <_Bfree>
 80049c8:	4628      	mov	r0, r5
 80049ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049ce:	f842 0f04 	str.w	r0, [r2, #4]!
 80049d2:	3301      	adds	r3, #1
 80049d4:	e7c5      	b.n	8004962 <__lshift+0x4a>
 80049d6:	3904      	subs	r1, #4
 80049d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80049dc:	459c      	cmp	ip, r3
 80049de:	f841 2f04 	str.w	r2, [r1, #4]!
 80049e2:	d8f9      	bhi.n	80049d8 <__lshift+0xc0>
 80049e4:	e7ea      	b.n	80049bc <__lshift+0xa4>
 80049e6:	bf00      	nop
 80049e8:	0800580a 	.word	0x0800580a
 80049ec:	0800581b 	.word	0x0800581b

080049f0 <__mcmp>:
 80049f0:	4603      	mov	r3, r0
 80049f2:	690a      	ldr	r2, [r1, #16]
 80049f4:	6900      	ldr	r0, [r0, #16]
 80049f6:	b530      	push	{r4, r5, lr}
 80049f8:	1a80      	subs	r0, r0, r2
 80049fa:	d10e      	bne.n	8004a1a <__mcmp+0x2a>
 80049fc:	3314      	adds	r3, #20
 80049fe:	3114      	adds	r1, #20
 8004a00:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004a04:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004a08:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004a0c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004a10:	4295      	cmp	r5, r2
 8004a12:	d003      	beq.n	8004a1c <__mcmp+0x2c>
 8004a14:	d205      	bcs.n	8004a22 <__mcmp+0x32>
 8004a16:	f04f 30ff 	mov.w	r0, #4294967295
 8004a1a:	bd30      	pop	{r4, r5, pc}
 8004a1c:	42a3      	cmp	r3, r4
 8004a1e:	d3f3      	bcc.n	8004a08 <__mcmp+0x18>
 8004a20:	e7fb      	b.n	8004a1a <__mcmp+0x2a>
 8004a22:	2001      	movs	r0, #1
 8004a24:	e7f9      	b.n	8004a1a <__mcmp+0x2a>
	...

08004a28 <__mdiff>:
 8004a28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a2c:	4689      	mov	r9, r1
 8004a2e:	4606      	mov	r6, r0
 8004a30:	4611      	mov	r1, r2
 8004a32:	4648      	mov	r0, r9
 8004a34:	4614      	mov	r4, r2
 8004a36:	f7ff ffdb 	bl	80049f0 <__mcmp>
 8004a3a:	1e05      	subs	r5, r0, #0
 8004a3c:	d112      	bne.n	8004a64 <__mdiff+0x3c>
 8004a3e:	4629      	mov	r1, r5
 8004a40:	4630      	mov	r0, r6
 8004a42:	f7ff fd63 	bl	800450c <_Balloc>
 8004a46:	4602      	mov	r2, r0
 8004a48:	b928      	cbnz	r0, 8004a56 <__mdiff+0x2e>
 8004a4a:	f240 2137 	movw	r1, #567	@ 0x237
 8004a4e:	4b3e      	ldr	r3, [pc, #248]	@ (8004b48 <__mdiff+0x120>)
 8004a50:	483e      	ldr	r0, [pc, #248]	@ (8004b4c <__mdiff+0x124>)
 8004a52:	f000 fb0d 	bl	8005070 <__assert_func>
 8004a56:	2301      	movs	r3, #1
 8004a58:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004a5c:	4610      	mov	r0, r2
 8004a5e:	b003      	add	sp, #12
 8004a60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a64:	bfbc      	itt	lt
 8004a66:	464b      	movlt	r3, r9
 8004a68:	46a1      	movlt	r9, r4
 8004a6a:	4630      	mov	r0, r6
 8004a6c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004a70:	bfba      	itte	lt
 8004a72:	461c      	movlt	r4, r3
 8004a74:	2501      	movlt	r5, #1
 8004a76:	2500      	movge	r5, #0
 8004a78:	f7ff fd48 	bl	800450c <_Balloc>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	b918      	cbnz	r0, 8004a88 <__mdiff+0x60>
 8004a80:	f240 2145 	movw	r1, #581	@ 0x245
 8004a84:	4b30      	ldr	r3, [pc, #192]	@ (8004b48 <__mdiff+0x120>)
 8004a86:	e7e3      	b.n	8004a50 <__mdiff+0x28>
 8004a88:	f100 0b14 	add.w	fp, r0, #20
 8004a8c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004a90:	f109 0310 	add.w	r3, r9, #16
 8004a94:	60c5      	str	r5, [r0, #12]
 8004a96:	f04f 0c00 	mov.w	ip, #0
 8004a9a:	f109 0514 	add.w	r5, r9, #20
 8004a9e:	46d9      	mov	r9, fp
 8004aa0:	6926      	ldr	r6, [r4, #16]
 8004aa2:	f104 0e14 	add.w	lr, r4, #20
 8004aa6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8004aaa:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8004aae:	9301      	str	r3, [sp, #4]
 8004ab0:	9b01      	ldr	r3, [sp, #4]
 8004ab2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8004ab6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8004aba:	b281      	uxth	r1, r0
 8004abc:	9301      	str	r3, [sp, #4]
 8004abe:	fa1f f38a 	uxth.w	r3, sl
 8004ac2:	1a5b      	subs	r3, r3, r1
 8004ac4:	0c00      	lsrs	r0, r0, #16
 8004ac6:	4463      	add	r3, ip
 8004ac8:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8004acc:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8004ad0:	b29b      	uxth	r3, r3
 8004ad2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8004ad6:	4576      	cmp	r6, lr
 8004ad8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004adc:	f849 3b04 	str.w	r3, [r9], #4
 8004ae0:	d8e6      	bhi.n	8004ab0 <__mdiff+0x88>
 8004ae2:	1b33      	subs	r3, r6, r4
 8004ae4:	3b15      	subs	r3, #21
 8004ae6:	f023 0303 	bic.w	r3, r3, #3
 8004aea:	3415      	adds	r4, #21
 8004aec:	3304      	adds	r3, #4
 8004aee:	42a6      	cmp	r6, r4
 8004af0:	bf38      	it	cc
 8004af2:	2304      	movcc	r3, #4
 8004af4:	441d      	add	r5, r3
 8004af6:	445b      	add	r3, fp
 8004af8:	461e      	mov	r6, r3
 8004afa:	462c      	mov	r4, r5
 8004afc:	4544      	cmp	r4, r8
 8004afe:	d30e      	bcc.n	8004b1e <__mdiff+0xf6>
 8004b00:	f108 0103 	add.w	r1, r8, #3
 8004b04:	1b49      	subs	r1, r1, r5
 8004b06:	f021 0103 	bic.w	r1, r1, #3
 8004b0a:	3d03      	subs	r5, #3
 8004b0c:	45a8      	cmp	r8, r5
 8004b0e:	bf38      	it	cc
 8004b10:	2100      	movcc	r1, #0
 8004b12:	440b      	add	r3, r1
 8004b14:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004b18:	b199      	cbz	r1, 8004b42 <__mdiff+0x11a>
 8004b1a:	6117      	str	r7, [r2, #16]
 8004b1c:	e79e      	b.n	8004a5c <__mdiff+0x34>
 8004b1e:	46e6      	mov	lr, ip
 8004b20:	f854 1b04 	ldr.w	r1, [r4], #4
 8004b24:	fa1f fc81 	uxth.w	ip, r1
 8004b28:	44f4      	add	ip, lr
 8004b2a:	0c08      	lsrs	r0, r1, #16
 8004b2c:	4471      	add	r1, lr
 8004b2e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8004b32:	b289      	uxth	r1, r1
 8004b34:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004b38:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004b3c:	f846 1b04 	str.w	r1, [r6], #4
 8004b40:	e7dc      	b.n	8004afc <__mdiff+0xd4>
 8004b42:	3f01      	subs	r7, #1
 8004b44:	e7e6      	b.n	8004b14 <__mdiff+0xec>
 8004b46:	bf00      	nop
 8004b48:	0800580a 	.word	0x0800580a
 8004b4c:	0800581b 	.word	0x0800581b

08004b50 <__d2b>:
 8004b50:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8004b54:	2101      	movs	r1, #1
 8004b56:	4690      	mov	r8, r2
 8004b58:	4699      	mov	r9, r3
 8004b5a:	9e08      	ldr	r6, [sp, #32]
 8004b5c:	f7ff fcd6 	bl	800450c <_Balloc>
 8004b60:	4604      	mov	r4, r0
 8004b62:	b930      	cbnz	r0, 8004b72 <__d2b+0x22>
 8004b64:	4602      	mov	r2, r0
 8004b66:	f240 310f 	movw	r1, #783	@ 0x30f
 8004b6a:	4b23      	ldr	r3, [pc, #140]	@ (8004bf8 <__d2b+0xa8>)
 8004b6c:	4823      	ldr	r0, [pc, #140]	@ (8004bfc <__d2b+0xac>)
 8004b6e:	f000 fa7f 	bl	8005070 <__assert_func>
 8004b72:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004b76:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004b7a:	b10d      	cbz	r5, 8004b80 <__d2b+0x30>
 8004b7c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b80:	9301      	str	r3, [sp, #4]
 8004b82:	f1b8 0300 	subs.w	r3, r8, #0
 8004b86:	d024      	beq.n	8004bd2 <__d2b+0x82>
 8004b88:	4668      	mov	r0, sp
 8004b8a:	9300      	str	r3, [sp, #0]
 8004b8c:	f7ff fd85 	bl	800469a <__lo0bits>
 8004b90:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004b94:	b1d8      	cbz	r0, 8004bce <__d2b+0x7e>
 8004b96:	f1c0 0320 	rsb	r3, r0, #32
 8004b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9e:	430b      	orrs	r3, r1
 8004ba0:	40c2      	lsrs	r2, r0
 8004ba2:	6163      	str	r3, [r4, #20]
 8004ba4:	9201      	str	r2, [sp, #4]
 8004ba6:	9b01      	ldr	r3, [sp, #4]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	bf0c      	ite	eq
 8004bac:	2201      	moveq	r2, #1
 8004bae:	2202      	movne	r2, #2
 8004bb0:	61a3      	str	r3, [r4, #24]
 8004bb2:	6122      	str	r2, [r4, #16]
 8004bb4:	b1ad      	cbz	r5, 8004be2 <__d2b+0x92>
 8004bb6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8004bba:	4405      	add	r5, r0
 8004bbc:	6035      	str	r5, [r6, #0]
 8004bbe:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004bc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004bc4:	6018      	str	r0, [r3, #0]
 8004bc6:	4620      	mov	r0, r4
 8004bc8:	b002      	add	sp, #8
 8004bca:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8004bce:	6161      	str	r1, [r4, #20]
 8004bd0:	e7e9      	b.n	8004ba6 <__d2b+0x56>
 8004bd2:	a801      	add	r0, sp, #4
 8004bd4:	f7ff fd61 	bl	800469a <__lo0bits>
 8004bd8:	9b01      	ldr	r3, [sp, #4]
 8004bda:	2201      	movs	r2, #1
 8004bdc:	6163      	str	r3, [r4, #20]
 8004bde:	3020      	adds	r0, #32
 8004be0:	e7e7      	b.n	8004bb2 <__d2b+0x62>
 8004be2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8004be6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004bea:	6030      	str	r0, [r6, #0]
 8004bec:	6918      	ldr	r0, [r3, #16]
 8004bee:	f7ff fd35 	bl	800465c <__hi0bits>
 8004bf2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004bf6:	e7e4      	b.n	8004bc2 <__d2b+0x72>
 8004bf8:	0800580a 	.word	0x0800580a
 8004bfc:	0800581b 	.word	0x0800581b

08004c00 <__ssputs_r>:
 8004c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c04:	461f      	mov	r7, r3
 8004c06:	688e      	ldr	r6, [r1, #8]
 8004c08:	4682      	mov	sl, r0
 8004c0a:	42be      	cmp	r6, r7
 8004c0c:	460c      	mov	r4, r1
 8004c0e:	4690      	mov	r8, r2
 8004c10:	680b      	ldr	r3, [r1, #0]
 8004c12:	d82d      	bhi.n	8004c70 <__ssputs_r+0x70>
 8004c14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004c18:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004c1c:	d026      	beq.n	8004c6c <__ssputs_r+0x6c>
 8004c1e:	6965      	ldr	r5, [r4, #20]
 8004c20:	6909      	ldr	r1, [r1, #16]
 8004c22:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004c26:	eba3 0901 	sub.w	r9, r3, r1
 8004c2a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004c2e:	1c7b      	adds	r3, r7, #1
 8004c30:	444b      	add	r3, r9
 8004c32:	106d      	asrs	r5, r5, #1
 8004c34:	429d      	cmp	r5, r3
 8004c36:	bf38      	it	cc
 8004c38:	461d      	movcc	r5, r3
 8004c3a:	0553      	lsls	r3, r2, #21
 8004c3c:	d527      	bpl.n	8004c8e <__ssputs_r+0x8e>
 8004c3e:	4629      	mov	r1, r5
 8004c40:	f7ff fbd8 	bl	80043f4 <_malloc_r>
 8004c44:	4606      	mov	r6, r0
 8004c46:	b360      	cbz	r0, 8004ca2 <__ssputs_r+0xa2>
 8004c48:	464a      	mov	r2, r9
 8004c4a:	6921      	ldr	r1, [r4, #16]
 8004c4c:	f000 fa02 	bl	8005054 <memcpy>
 8004c50:	89a3      	ldrh	r3, [r4, #12]
 8004c52:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004c56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c5a:	81a3      	strh	r3, [r4, #12]
 8004c5c:	6126      	str	r6, [r4, #16]
 8004c5e:	444e      	add	r6, r9
 8004c60:	6026      	str	r6, [r4, #0]
 8004c62:	463e      	mov	r6, r7
 8004c64:	6165      	str	r5, [r4, #20]
 8004c66:	eba5 0509 	sub.w	r5, r5, r9
 8004c6a:	60a5      	str	r5, [r4, #8]
 8004c6c:	42be      	cmp	r6, r7
 8004c6e:	d900      	bls.n	8004c72 <__ssputs_r+0x72>
 8004c70:	463e      	mov	r6, r7
 8004c72:	4632      	mov	r2, r6
 8004c74:	4641      	mov	r1, r8
 8004c76:	6820      	ldr	r0, [r4, #0]
 8004c78:	f000 f9c2 	bl	8005000 <memmove>
 8004c7c:	2000      	movs	r0, #0
 8004c7e:	68a3      	ldr	r3, [r4, #8]
 8004c80:	1b9b      	subs	r3, r3, r6
 8004c82:	60a3      	str	r3, [r4, #8]
 8004c84:	6823      	ldr	r3, [r4, #0]
 8004c86:	4433      	add	r3, r6
 8004c88:	6023      	str	r3, [r4, #0]
 8004c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c8e:	462a      	mov	r2, r5
 8004c90:	f000 fa32 	bl	80050f8 <_realloc_r>
 8004c94:	4606      	mov	r6, r0
 8004c96:	2800      	cmp	r0, #0
 8004c98:	d1e0      	bne.n	8004c5c <__ssputs_r+0x5c>
 8004c9a:	4650      	mov	r0, sl
 8004c9c:	6921      	ldr	r1, [r4, #16]
 8004c9e:	f7ff fb37 	bl	8004310 <_free_r>
 8004ca2:	230c      	movs	r3, #12
 8004ca4:	f8ca 3000 	str.w	r3, [sl]
 8004ca8:	89a3      	ldrh	r3, [r4, #12]
 8004caa:	f04f 30ff 	mov.w	r0, #4294967295
 8004cae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004cb2:	81a3      	strh	r3, [r4, #12]
 8004cb4:	e7e9      	b.n	8004c8a <__ssputs_r+0x8a>
	...

08004cb8 <_svfiprintf_r>:
 8004cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cbc:	4698      	mov	r8, r3
 8004cbe:	898b      	ldrh	r3, [r1, #12]
 8004cc0:	4607      	mov	r7, r0
 8004cc2:	061b      	lsls	r3, r3, #24
 8004cc4:	460d      	mov	r5, r1
 8004cc6:	4614      	mov	r4, r2
 8004cc8:	b09d      	sub	sp, #116	@ 0x74
 8004cca:	d510      	bpl.n	8004cee <_svfiprintf_r+0x36>
 8004ccc:	690b      	ldr	r3, [r1, #16]
 8004cce:	b973      	cbnz	r3, 8004cee <_svfiprintf_r+0x36>
 8004cd0:	2140      	movs	r1, #64	@ 0x40
 8004cd2:	f7ff fb8f 	bl	80043f4 <_malloc_r>
 8004cd6:	6028      	str	r0, [r5, #0]
 8004cd8:	6128      	str	r0, [r5, #16]
 8004cda:	b930      	cbnz	r0, 8004cea <_svfiprintf_r+0x32>
 8004cdc:	230c      	movs	r3, #12
 8004cde:	603b      	str	r3, [r7, #0]
 8004ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ce4:	b01d      	add	sp, #116	@ 0x74
 8004ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cea:	2340      	movs	r3, #64	@ 0x40
 8004cec:	616b      	str	r3, [r5, #20]
 8004cee:	2300      	movs	r3, #0
 8004cf0:	9309      	str	r3, [sp, #36]	@ 0x24
 8004cf2:	2320      	movs	r3, #32
 8004cf4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004cf8:	2330      	movs	r3, #48	@ 0x30
 8004cfa:	f04f 0901 	mov.w	r9, #1
 8004cfe:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d02:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004e9c <_svfiprintf_r+0x1e4>
 8004d06:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004d0a:	4623      	mov	r3, r4
 8004d0c:	469a      	mov	sl, r3
 8004d0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004d12:	b10a      	cbz	r2, 8004d18 <_svfiprintf_r+0x60>
 8004d14:	2a25      	cmp	r2, #37	@ 0x25
 8004d16:	d1f9      	bne.n	8004d0c <_svfiprintf_r+0x54>
 8004d18:	ebba 0b04 	subs.w	fp, sl, r4
 8004d1c:	d00b      	beq.n	8004d36 <_svfiprintf_r+0x7e>
 8004d1e:	465b      	mov	r3, fp
 8004d20:	4622      	mov	r2, r4
 8004d22:	4629      	mov	r1, r5
 8004d24:	4638      	mov	r0, r7
 8004d26:	f7ff ff6b 	bl	8004c00 <__ssputs_r>
 8004d2a:	3001      	adds	r0, #1
 8004d2c:	f000 80a7 	beq.w	8004e7e <_svfiprintf_r+0x1c6>
 8004d30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d32:	445a      	add	r2, fp
 8004d34:	9209      	str	r2, [sp, #36]	@ 0x24
 8004d36:	f89a 3000 	ldrb.w	r3, [sl]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	f000 809f 	beq.w	8004e7e <_svfiprintf_r+0x1c6>
 8004d40:	2300      	movs	r3, #0
 8004d42:	f04f 32ff 	mov.w	r2, #4294967295
 8004d46:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d4a:	f10a 0a01 	add.w	sl, sl, #1
 8004d4e:	9304      	str	r3, [sp, #16]
 8004d50:	9307      	str	r3, [sp, #28]
 8004d52:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004d56:	931a      	str	r3, [sp, #104]	@ 0x68
 8004d58:	4654      	mov	r4, sl
 8004d5a:	2205      	movs	r2, #5
 8004d5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d60:	484e      	ldr	r0, [pc, #312]	@ (8004e9c <_svfiprintf_r+0x1e4>)
 8004d62:	f7fe fc6a 	bl	800363a <memchr>
 8004d66:	9a04      	ldr	r2, [sp, #16]
 8004d68:	b9d8      	cbnz	r0, 8004da2 <_svfiprintf_r+0xea>
 8004d6a:	06d0      	lsls	r0, r2, #27
 8004d6c:	bf44      	itt	mi
 8004d6e:	2320      	movmi	r3, #32
 8004d70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d74:	0711      	lsls	r1, r2, #28
 8004d76:	bf44      	itt	mi
 8004d78:	232b      	movmi	r3, #43	@ 0x2b
 8004d7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d7e:	f89a 3000 	ldrb.w	r3, [sl]
 8004d82:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d84:	d015      	beq.n	8004db2 <_svfiprintf_r+0xfa>
 8004d86:	4654      	mov	r4, sl
 8004d88:	2000      	movs	r0, #0
 8004d8a:	f04f 0c0a 	mov.w	ip, #10
 8004d8e:	9a07      	ldr	r2, [sp, #28]
 8004d90:	4621      	mov	r1, r4
 8004d92:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d96:	3b30      	subs	r3, #48	@ 0x30
 8004d98:	2b09      	cmp	r3, #9
 8004d9a:	d94b      	bls.n	8004e34 <_svfiprintf_r+0x17c>
 8004d9c:	b1b0      	cbz	r0, 8004dcc <_svfiprintf_r+0x114>
 8004d9e:	9207      	str	r2, [sp, #28]
 8004da0:	e014      	b.n	8004dcc <_svfiprintf_r+0x114>
 8004da2:	eba0 0308 	sub.w	r3, r0, r8
 8004da6:	fa09 f303 	lsl.w	r3, r9, r3
 8004daa:	4313      	orrs	r3, r2
 8004dac:	46a2      	mov	sl, r4
 8004dae:	9304      	str	r3, [sp, #16]
 8004db0:	e7d2      	b.n	8004d58 <_svfiprintf_r+0xa0>
 8004db2:	9b03      	ldr	r3, [sp, #12]
 8004db4:	1d19      	adds	r1, r3, #4
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	9103      	str	r1, [sp, #12]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	bfbb      	ittet	lt
 8004dbe:	425b      	neglt	r3, r3
 8004dc0:	f042 0202 	orrlt.w	r2, r2, #2
 8004dc4:	9307      	strge	r3, [sp, #28]
 8004dc6:	9307      	strlt	r3, [sp, #28]
 8004dc8:	bfb8      	it	lt
 8004dca:	9204      	strlt	r2, [sp, #16]
 8004dcc:	7823      	ldrb	r3, [r4, #0]
 8004dce:	2b2e      	cmp	r3, #46	@ 0x2e
 8004dd0:	d10a      	bne.n	8004de8 <_svfiprintf_r+0x130>
 8004dd2:	7863      	ldrb	r3, [r4, #1]
 8004dd4:	2b2a      	cmp	r3, #42	@ 0x2a
 8004dd6:	d132      	bne.n	8004e3e <_svfiprintf_r+0x186>
 8004dd8:	9b03      	ldr	r3, [sp, #12]
 8004dda:	3402      	adds	r4, #2
 8004ddc:	1d1a      	adds	r2, r3, #4
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	9203      	str	r2, [sp, #12]
 8004de2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004de6:	9305      	str	r3, [sp, #20]
 8004de8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004ea0 <_svfiprintf_r+0x1e8>
 8004dec:	2203      	movs	r2, #3
 8004dee:	4650      	mov	r0, sl
 8004df0:	7821      	ldrb	r1, [r4, #0]
 8004df2:	f7fe fc22 	bl	800363a <memchr>
 8004df6:	b138      	cbz	r0, 8004e08 <_svfiprintf_r+0x150>
 8004df8:	2240      	movs	r2, #64	@ 0x40
 8004dfa:	9b04      	ldr	r3, [sp, #16]
 8004dfc:	eba0 000a 	sub.w	r0, r0, sl
 8004e00:	4082      	lsls	r2, r0
 8004e02:	4313      	orrs	r3, r2
 8004e04:	3401      	adds	r4, #1
 8004e06:	9304      	str	r3, [sp, #16]
 8004e08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e0c:	2206      	movs	r2, #6
 8004e0e:	4825      	ldr	r0, [pc, #148]	@ (8004ea4 <_svfiprintf_r+0x1ec>)
 8004e10:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004e14:	f7fe fc11 	bl	800363a <memchr>
 8004e18:	2800      	cmp	r0, #0
 8004e1a:	d036      	beq.n	8004e8a <_svfiprintf_r+0x1d2>
 8004e1c:	4b22      	ldr	r3, [pc, #136]	@ (8004ea8 <_svfiprintf_r+0x1f0>)
 8004e1e:	bb1b      	cbnz	r3, 8004e68 <_svfiprintf_r+0x1b0>
 8004e20:	9b03      	ldr	r3, [sp, #12]
 8004e22:	3307      	adds	r3, #7
 8004e24:	f023 0307 	bic.w	r3, r3, #7
 8004e28:	3308      	adds	r3, #8
 8004e2a:	9303      	str	r3, [sp, #12]
 8004e2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e2e:	4433      	add	r3, r6
 8004e30:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e32:	e76a      	b.n	8004d0a <_svfiprintf_r+0x52>
 8004e34:	460c      	mov	r4, r1
 8004e36:	2001      	movs	r0, #1
 8004e38:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e3c:	e7a8      	b.n	8004d90 <_svfiprintf_r+0xd8>
 8004e3e:	2300      	movs	r3, #0
 8004e40:	f04f 0c0a 	mov.w	ip, #10
 8004e44:	4619      	mov	r1, r3
 8004e46:	3401      	adds	r4, #1
 8004e48:	9305      	str	r3, [sp, #20]
 8004e4a:	4620      	mov	r0, r4
 8004e4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e50:	3a30      	subs	r2, #48	@ 0x30
 8004e52:	2a09      	cmp	r2, #9
 8004e54:	d903      	bls.n	8004e5e <_svfiprintf_r+0x1a6>
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d0c6      	beq.n	8004de8 <_svfiprintf_r+0x130>
 8004e5a:	9105      	str	r1, [sp, #20]
 8004e5c:	e7c4      	b.n	8004de8 <_svfiprintf_r+0x130>
 8004e5e:	4604      	mov	r4, r0
 8004e60:	2301      	movs	r3, #1
 8004e62:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e66:	e7f0      	b.n	8004e4a <_svfiprintf_r+0x192>
 8004e68:	ab03      	add	r3, sp, #12
 8004e6a:	9300      	str	r3, [sp, #0]
 8004e6c:	462a      	mov	r2, r5
 8004e6e:	4638      	mov	r0, r7
 8004e70:	4b0e      	ldr	r3, [pc, #56]	@ (8004eac <_svfiprintf_r+0x1f4>)
 8004e72:	a904      	add	r1, sp, #16
 8004e74:	f7fd fe7e 	bl	8002b74 <_printf_float>
 8004e78:	1c42      	adds	r2, r0, #1
 8004e7a:	4606      	mov	r6, r0
 8004e7c:	d1d6      	bne.n	8004e2c <_svfiprintf_r+0x174>
 8004e7e:	89ab      	ldrh	r3, [r5, #12]
 8004e80:	065b      	lsls	r3, r3, #25
 8004e82:	f53f af2d 	bmi.w	8004ce0 <_svfiprintf_r+0x28>
 8004e86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004e88:	e72c      	b.n	8004ce4 <_svfiprintf_r+0x2c>
 8004e8a:	ab03      	add	r3, sp, #12
 8004e8c:	9300      	str	r3, [sp, #0]
 8004e8e:	462a      	mov	r2, r5
 8004e90:	4638      	mov	r0, r7
 8004e92:	4b06      	ldr	r3, [pc, #24]	@ (8004eac <_svfiprintf_r+0x1f4>)
 8004e94:	a904      	add	r1, sp, #16
 8004e96:	f7fe f90b 	bl	80030b0 <_printf_i>
 8004e9a:	e7ed      	b.n	8004e78 <_svfiprintf_r+0x1c0>
 8004e9c:	08005874 	.word	0x08005874
 8004ea0:	0800587a 	.word	0x0800587a
 8004ea4:	0800587e 	.word	0x0800587e
 8004ea8:	08002b75 	.word	0x08002b75
 8004eac:	08004c01 	.word	0x08004c01

08004eb0 <__sflush_r>:
 8004eb0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eb6:	0716      	lsls	r6, r2, #28
 8004eb8:	4605      	mov	r5, r0
 8004eba:	460c      	mov	r4, r1
 8004ebc:	d454      	bmi.n	8004f68 <__sflush_r+0xb8>
 8004ebe:	684b      	ldr	r3, [r1, #4]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	dc02      	bgt.n	8004eca <__sflush_r+0x1a>
 8004ec4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	dd48      	ble.n	8004f5c <__sflush_r+0xac>
 8004eca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004ecc:	2e00      	cmp	r6, #0
 8004ece:	d045      	beq.n	8004f5c <__sflush_r+0xac>
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004ed6:	682f      	ldr	r7, [r5, #0]
 8004ed8:	6a21      	ldr	r1, [r4, #32]
 8004eda:	602b      	str	r3, [r5, #0]
 8004edc:	d030      	beq.n	8004f40 <__sflush_r+0x90>
 8004ede:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004ee0:	89a3      	ldrh	r3, [r4, #12]
 8004ee2:	0759      	lsls	r1, r3, #29
 8004ee4:	d505      	bpl.n	8004ef2 <__sflush_r+0x42>
 8004ee6:	6863      	ldr	r3, [r4, #4]
 8004ee8:	1ad2      	subs	r2, r2, r3
 8004eea:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004eec:	b10b      	cbz	r3, 8004ef2 <__sflush_r+0x42>
 8004eee:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004ef0:	1ad2      	subs	r2, r2, r3
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	4628      	mov	r0, r5
 8004ef6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004ef8:	6a21      	ldr	r1, [r4, #32]
 8004efa:	47b0      	blx	r6
 8004efc:	1c43      	adds	r3, r0, #1
 8004efe:	89a3      	ldrh	r3, [r4, #12]
 8004f00:	d106      	bne.n	8004f10 <__sflush_r+0x60>
 8004f02:	6829      	ldr	r1, [r5, #0]
 8004f04:	291d      	cmp	r1, #29
 8004f06:	d82b      	bhi.n	8004f60 <__sflush_r+0xb0>
 8004f08:	4a28      	ldr	r2, [pc, #160]	@ (8004fac <__sflush_r+0xfc>)
 8004f0a:	40ca      	lsrs	r2, r1
 8004f0c:	07d6      	lsls	r6, r2, #31
 8004f0e:	d527      	bpl.n	8004f60 <__sflush_r+0xb0>
 8004f10:	2200      	movs	r2, #0
 8004f12:	6062      	str	r2, [r4, #4]
 8004f14:	6922      	ldr	r2, [r4, #16]
 8004f16:	04d9      	lsls	r1, r3, #19
 8004f18:	6022      	str	r2, [r4, #0]
 8004f1a:	d504      	bpl.n	8004f26 <__sflush_r+0x76>
 8004f1c:	1c42      	adds	r2, r0, #1
 8004f1e:	d101      	bne.n	8004f24 <__sflush_r+0x74>
 8004f20:	682b      	ldr	r3, [r5, #0]
 8004f22:	b903      	cbnz	r3, 8004f26 <__sflush_r+0x76>
 8004f24:	6560      	str	r0, [r4, #84]	@ 0x54
 8004f26:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004f28:	602f      	str	r7, [r5, #0]
 8004f2a:	b1b9      	cbz	r1, 8004f5c <__sflush_r+0xac>
 8004f2c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004f30:	4299      	cmp	r1, r3
 8004f32:	d002      	beq.n	8004f3a <__sflush_r+0x8a>
 8004f34:	4628      	mov	r0, r5
 8004f36:	f7ff f9eb 	bl	8004310 <_free_r>
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	6363      	str	r3, [r4, #52]	@ 0x34
 8004f3e:	e00d      	b.n	8004f5c <__sflush_r+0xac>
 8004f40:	2301      	movs	r3, #1
 8004f42:	4628      	mov	r0, r5
 8004f44:	47b0      	blx	r6
 8004f46:	4602      	mov	r2, r0
 8004f48:	1c50      	adds	r0, r2, #1
 8004f4a:	d1c9      	bne.n	8004ee0 <__sflush_r+0x30>
 8004f4c:	682b      	ldr	r3, [r5, #0]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d0c6      	beq.n	8004ee0 <__sflush_r+0x30>
 8004f52:	2b1d      	cmp	r3, #29
 8004f54:	d001      	beq.n	8004f5a <__sflush_r+0xaa>
 8004f56:	2b16      	cmp	r3, #22
 8004f58:	d11d      	bne.n	8004f96 <__sflush_r+0xe6>
 8004f5a:	602f      	str	r7, [r5, #0]
 8004f5c:	2000      	movs	r0, #0
 8004f5e:	e021      	b.n	8004fa4 <__sflush_r+0xf4>
 8004f60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f64:	b21b      	sxth	r3, r3
 8004f66:	e01a      	b.n	8004f9e <__sflush_r+0xee>
 8004f68:	690f      	ldr	r7, [r1, #16]
 8004f6a:	2f00      	cmp	r7, #0
 8004f6c:	d0f6      	beq.n	8004f5c <__sflush_r+0xac>
 8004f6e:	0793      	lsls	r3, r2, #30
 8004f70:	bf18      	it	ne
 8004f72:	2300      	movne	r3, #0
 8004f74:	680e      	ldr	r6, [r1, #0]
 8004f76:	bf08      	it	eq
 8004f78:	694b      	ldreq	r3, [r1, #20]
 8004f7a:	1bf6      	subs	r6, r6, r7
 8004f7c:	600f      	str	r7, [r1, #0]
 8004f7e:	608b      	str	r3, [r1, #8]
 8004f80:	2e00      	cmp	r6, #0
 8004f82:	ddeb      	ble.n	8004f5c <__sflush_r+0xac>
 8004f84:	4633      	mov	r3, r6
 8004f86:	463a      	mov	r2, r7
 8004f88:	4628      	mov	r0, r5
 8004f8a:	6a21      	ldr	r1, [r4, #32]
 8004f8c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8004f90:	47e0      	blx	ip
 8004f92:	2800      	cmp	r0, #0
 8004f94:	dc07      	bgt.n	8004fa6 <__sflush_r+0xf6>
 8004f96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f9e:	f04f 30ff 	mov.w	r0, #4294967295
 8004fa2:	81a3      	strh	r3, [r4, #12]
 8004fa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fa6:	4407      	add	r7, r0
 8004fa8:	1a36      	subs	r6, r6, r0
 8004faa:	e7e9      	b.n	8004f80 <__sflush_r+0xd0>
 8004fac:	20400001 	.word	0x20400001

08004fb0 <_fflush_r>:
 8004fb0:	b538      	push	{r3, r4, r5, lr}
 8004fb2:	690b      	ldr	r3, [r1, #16]
 8004fb4:	4605      	mov	r5, r0
 8004fb6:	460c      	mov	r4, r1
 8004fb8:	b913      	cbnz	r3, 8004fc0 <_fflush_r+0x10>
 8004fba:	2500      	movs	r5, #0
 8004fbc:	4628      	mov	r0, r5
 8004fbe:	bd38      	pop	{r3, r4, r5, pc}
 8004fc0:	b118      	cbz	r0, 8004fca <_fflush_r+0x1a>
 8004fc2:	6a03      	ldr	r3, [r0, #32]
 8004fc4:	b90b      	cbnz	r3, 8004fca <_fflush_r+0x1a>
 8004fc6:	f7fe fa1d 	bl	8003404 <__sinit>
 8004fca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d0f3      	beq.n	8004fba <_fflush_r+0xa>
 8004fd2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004fd4:	07d0      	lsls	r0, r2, #31
 8004fd6:	d404      	bmi.n	8004fe2 <_fflush_r+0x32>
 8004fd8:	0599      	lsls	r1, r3, #22
 8004fda:	d402      	bmi.n	8004fe2 <_fflush_r+0x32>
 8004fdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004fde:	f7fe fb2a 	bl	8003636 <__retarget_lock_acquire_recursive>
 8004fe2:	4628      	mov	r0, r5
 8004fe4:	4621      	mov	r1, r4
 8004fe6:	f7ff ff63 	bl	8004eb0 <__sflush_r>
 8004fea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004fec:	4605      	mov	r5, r0
 8004fee:	07da      	lsls	r2, r3, #31
 8004ff0:	d4e4      	bmi.n	8004fbc <_fflush_r+0xc>
 8004ff2:	89a3      	ldrh	r3, [r4, #12]
 8004ff4:	059b      	lsls	r3, r3, #22
 8004ff6:	d4e1      	bmi.n	8004fbc <_fflush_r+0xc>
 8004ff8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ffa:	f7fe fb1d 	bl	8003638 <__retarget_lock_release_recursive>
 8004ffe:	e7dd      	b.n	8004fbc <_fflush_r+0xc>

08005000 <memmove>:
 8005000:	4288      	cmp	r0, r1
 8005002:	b510      	push	{r4, lr}
 8005004:	eb01 0402 	add.w	r4, r1, r2
 8005008:	d902      	bls.n	8005010 <memmove+0x10>
 800500a:	4284      	cmp	r4, r0
 800500c:	4623      	mov	r3, r4
 800500e:	d807      	bhi.n	8005020 <memmove+0x20>
 8005010:	1e43      	subs	r3, r0, #1
 8005012:	42a1      	cmp	r1, r4
 8005014:	d008      	beq.n	8005028 <memmove+0x28>
 8005016:	f811 2b01 	ldrb.w	r2, [r1], #1
 800501a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800501e:	e7f8      	b.n	8005012 <memmove+0x12>
 8005020:	4601      	mov	r1, r0
 8005022:	4402      	add	r2, r0
 8005024:	428a      	cmp	r2, r1
 8005026:	d100      	bne.n	800502a <memmove+0x2a>
 8005028:	bd10      	pop	{r4, pc}
 800502a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800502e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005032:	e7f7      	b.n	8005024 <memmove+0x24>

08005034 <_sbrk_r>:
 8005034:	b538      	push	{r3, r4, r5, lr}
 8005036:	2300      	movs	r3, #0
 8005038:	4d05      	ldr	r5, [pc, #20]	@ (8005050 <_sbrk_r+0x1c>)
 800503a:	4604      	mov	r4, r0
 800503c:	4608      	mov	r0, r1
 800503e:	602b      	str	r3, [r5, #0]
 8005040:	f7fc fad8 	bl	80015f4 <_sbrk>
 8005044:	1c43      	adds	r3, r0, #1
 8005046:	d102      	bne.n	800504e <_sbrk_r+0x1a>
 8005048:	682b      	ldr	r3, [r5, #0]
 800504a:	b103      	cbz	r3, 800504e <_sbrk_r+0x1a>
 800504c:	6023      	str	r3, [r4, #0]
 800504e:	bd38      	pop	{r3, r4, r5, pc}
 8005050:	2000037c 	.word	0x2000037c

08005054 <memcpy>:
 8005054:	440a      	add	r2, r1
 8005056:	4291      	cmp	r1, r2
 8005058:	f100 33ff 	add.w	r3, r0, #4294967295
 800505c:	d100      	bne.n	8005060 <memcpy+0xc>
 800505e:	4770      	bx	lr
 8005060:	b510      	push	{r4, lr}
 8005062:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005066:	4291      	cmp	r1, r2
 8005068:	f803 4f01 	strb.w	r4, [r3, #1]!
 800506c:	d1f9      	bne.n	8005062 <memcpy+0xe>
 800506e:	bd10      	pop	{r4, pc}

08005070 <__assert_func>:
 8005070:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005072:	4614      	mov	r4, r2
 8005074:	461a      	mov	r2, r3
 8005076:	4b09      	ldr	r3, [pc, #36]	@ (800509c <__assert_func+0x2c>)
 8005078:	4605      	mov	r5, r0
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	68d8      	ldr	r0, [r3, #12]
 800507e:	b14c      	cbz	r4, 8005094 <__assert_func+0x24>
 8005080:	4b07      	ldr	r3, [pc, #28]	@ (80050a0 <__assert_func+0x30>)
 8005082:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005086:	9100      	str	r1, [sp, #0]
 8005088:	462b      	mov	r3, r5
 800508a:	4906      	ldr	r1, [pc, #24]	@ (80050a4 <__assert_func+0x34>)
 800508c:	f000 f870 	bl	8005170 <fiprintf>
 8005090:	f000 f880 	bl	8005194 <abort>
 8005094:	4b04      	ldr	r3, [pc, #16]	@ (80050a8 <__assert_func+0x38>)
 8005096:	461c      	mov	r4, r3
 8005098:	e7f3      	b.n	8005082 <__assert_func+0x12>
 800509a:	bf00      	nop
 800509c:	20000018 	.word	0x20000018
 80050a0:	0800588f 	.word	0x0800588f
 80050a4:	0800589c 	.word	0x0800589c
 80050a8:	080058ca 	.word	0x080058ca

080050ac <_calloc_r>:
 80050ac:	b570      	push	{r4, r5, r6, lr}
 80050ae:	fba1 5402 	umull	r5, r4, r1, r2
 80050b2:	b934      	cbnz	r4, 80050c2 <_calloc_r+0x16>
 80050b4:	4629      	mov	r1, r5
 80050b6:	f7ff f99d 	bl	80043f4 <_malloc_r>
 80050ba:	4606      	mov	r6, r0
 80050bc:	b928      	cbnz	r0, 80050ca <_calloc_r+0x1e>
 80050be:	4630      	mov	r0, r6
 80050c0:	bd70      	pop	{r4, r5, r6, pc}
 80050c2:	220c      	movs	r2, #12
 80050c4:	2600      	movs	r6, #0
 80050c6:	6002      	str	r2, [r0, #0]
 80050c8:	e7f9      	b.n	80050be <_calloc_r+0x12>
 80050ca:	462a      	mov	r2, r5
 80050cc:	4621      	mov	r1, r4
 80050ce:	f7fe fa34 	bl	800353a <memset>
 80050d2:	e7f4      	b.n	80050be <_calloc_r+0x12>

080050d4 <__ascii_mbtowc>:
 80050d4:	b082      	sub	sp, #8
 80050d6:	b901      	cbnz	r1, 80050da <__ascii_mbtowc+0x6>
 80050d8:	a901      	add	r1, sp, #4
 80050da:	b142      	cbz	r2, 80050ee <__ascii_mbtowc+0x1a>
 80050dc:	b14b      	cbz	r3, 80050f2 <__ascii_mbtowc+0x1e>
 80050de:	7813      	ldrb	r3, [r2, #0]
 80050e0:	600b      	str	r3, [r1, #0]
 80050e2:	7812      	ldrb	r2, [r2, #0]
 80050e4:	1e10      	subs	r0, r2, #0
 80050e6:	bf18      	it	ne
 80050e8:	2001      	movne	r0, #1
 80050ea:	b002      	add	sp, #8
 80050ec:	4770      	bx	lr
 80050ee:	4610      	mov	r0, r2
 80050f0:	e7fb      	b.n	80050ea <__ascii_mbtowc+0x16>
 80050f2:	f06f 0001 	mvn.w	r0, #1
 80050f6:	e7f8      	b.n	80050ea <__ascii_mbtowc+0x16>

080050f8 <_realloc_r>:
 80050f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050fc:	4607      	mov	r7, r0
 80050fe:	4614      	mov	r4, r2
 8005100:	460d      	mov	r5, r1
 8005102:	b921      	cbnz	r1, 800510e <_realloc_r+0x16>
 8005104:	4611      	mov	r1, r2
 8005106:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800510a:	f7ff b973 	b.w	80043f4 <_malloc_r>
 800510e:	b92a      	cbnz	r2, 800511c <_realloc_r+0x24>
 8005110:	f7ff f8fe 	bl	8004310 <_free_r>
 8005114:	4625      	mov	r5, r4
 8005116:	4628      	mov	r0, r5
 8005118:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800511c:	f000 f841 	bl	80051a2 <_malloc_usable_size_r>
 8005120:	4284      	cmp	r4, r0
 8005122:	4606      	mov	r6, r0
 8005124:	d802      	bhi.n	800512c <_realloc_r+0x34>
 8005126:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800512a:	d8f4      	bhi.n	8005116 <_realloc_r+0x1e>
 800512c:	4621      	mov	r1, r4
 800512e:	4638      	mov	r0, r7
 8005130:	f7ff f960 	bl	80043f4 <_malloc_r>
 8005134:	4680      	mov	r8, r0
 8005136:	b908      	cbnz	r0, 800513c <_realloc_r+0x44>
 8005138:	4645      	mov	r5, r8
 800513a:	e7ec      	b.n	8005116 <_realloc_r+0x1e>
 800513c:	42b4      	cmp	r4, r6
 800513e:	4622      	mov	r2, r4
 8005140:	4629      	mov	r1, r5
 8005142:	bf28      	it	cs
 8005144:	4632      	movcs	r2, r6
 8005146:	f7ff ff85 	bl	8005054 <memcpy>
 800514a:	4629      	mov	r1, r5
 800514c:	4638      	mov	r0, r7
 800514e:	f7ff f8df 	bl	8004310 <_free_r>
 8005152:	e7f1      	b.n	8005138 <_realloc_r+0x40>

08005154 <__ascii_wctomb>:
 8005154:	4603      	mov	r3, r0
 8005156:	4608      	mov	r0, r1
 8005158:	b141      	cbz	r1, 800516c <__ascii_wctomb+0x18>
 800515a:	2aff      	cmp	r2, #255	@ 0xff
 800515c:	d904      	bls.n	8005168 <__ascii_wctomb+0x14>
 800515e:	228a      	movs	r2, #138	@ 0x8a
 8005160:	f04f 30ff 	mov.w	r0, #4294967295
 8005164:	601a      	str	r2, [r3, #0]
 8005166:	4770      	bx	lr
 8005168:	2001      	movs	r0, #1
 800516a:	700a      	strb	r2, [r1, #0]
 800516c:	4770      	bx	lr
	...

08005170 <fiprintf>:
 8005170:	b40e      	push	{r1, r2, r3}
 8005172:	b503      	push	{r0, r1, lr}
 8005174:	4601      	mov	r1, r0
 8005176:	ab03      	add	r3, sp, #12
 8005178:	4805      	ldr	r0, [pc, #20]	@ (8005190 <fiprintf+0x20>)
 800517a:	f853 2b04 	ldr.w	r2, [r3], #4
 800517e:	6800      	ldr	r0, [r0, #0]
 8005180:	9301      	str	r3, [sp, #4]
 8005182:	f000 f83d 	bl	8005200 <_vfiprintf_r>
 8005186:	b002      	add	sp, #8
 8005188:	f85d eb04 	ldr.w	lr, [sp], #4
 800518c:	b003      	add	sp, #12
 800518e:	4770      	bx	lr
 8005190:	20000018 	.word	0x20000018

08005194 <abort>:
 8005194:	2006      	movs	r0, #6
 8005196:	b508      	push	{r3, lr}
 8005198:	f000 fa06 	bl	80055a8 <raise>
 800519c:	2001      	movs	r0, #1
 800519e:	f7fc f9b4 	bl	800150a <_exit>

080051a2 <_malloc_usable_size_r>:
 80051a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051a6:	1f18      	subs	r0, r3, #4
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	bfbc      	itt	lt
 80051ac:	580b      	ldrlt	r3, [r1, r0]
 80051ae:	18c0      	addlt	r0, r0, r3
 80051b0:	4770      	bx	lr

080051b2 <__sfputc_r>:
 80051b2:	6893      	ldr	r3, [r2, #8]
 80051b4:	b410      	push	{r4}
 80051b6:	3b01      	subs	r3, #1
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	6093      	str	r3, [r2, #8]
 80051bc:	da07      	bge.n	80051ce <__sfputc_r+0x1c>
 80051be:	6994      	ldr	r4, [r2, #24]
 80051c0:	42a3      	cmp	r3, r4
 80051c2:	db01      	blt.n	80051c8 <__sfputc_r+0x16>
 80051c4:	290a      	cmp	r1, #10
 80051c6:	d102      	bne.n	80051ce <__sfputc_r+0x1c>
 80051c8:	bc10      	pop	{r4}
 80051ca:	f000 b931 	b.w	8005430 <__swbuf_r>
 80051ce:	6813      	ldr	r3, [r2, #0]
 80051d0:	1c58      	adds	r0, r3, #1
 80051d2:	6010      	str	r0, [r2, #0]
 80051d4:	7019      	strb	r1, [r3, #0]
 80051d6:	4608      	mov	r0, r1
 80051d8:	bc10      	pop	{r4}
 80051da:	4770      	bx	lr

080051dc <__sfputs_r>:
 80051dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051de:	4606      	mov	r6, r0
 80051e0:	460f      	mov	r7, r1
 80051e2:	4614      	mov	r4, r2
 80051e4:	18d5      	adds	r5, r2, r3
 80051e6:	42ac      	cmp	r4, r5
 80051e8:	d101      	bne.n	80051ee <__sfputs_r+0x12>
 80051ea:	2000      	movs	r0, #0
 80051ec:	e007      	b.n	80051fe <__sfputs_r+0x22>
 80051ee:	463a      	mov	r2, r7
 80051f0:	4630      	mov	r0, r6
 80051f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051f6:	f7ff ffdc 	bl	80051b2 <__sfputc_r>
 80051fa:	1c43      	adds	r3, r0, #1
 80051fc:	d1f3      	bne.n	80051e6 <__sfputs_r+0xa>
 80051fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005200 <_vfiprintf_r>:
 8005200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005204:	460d      	mov	r5, r1
 8005206:	4614      	mov	r4, r2
 8005208:	4698      	mov	r8, r3
 800520a:	4606      	mov	r6, r0
 800520c:	b09d      	sub	sp, #116	@ 0x74
 800520e:	b118      	cbz	r0, 8005218 <_vfiprintf_r+0x18>
 8005210:	6a03      	ldr	r3, [r0, #32]
 8005212:	b90b      	cbnz	r3, 8005218 <_vfiprintf_r+0x18>
 8005214:	f7fe f8f6 	bl	8003404 <__sinit>
 8005218:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800521a:	07d9      	lsls	r1, r3, #31
 800521c:	d405      	bmi.n	800522a <_vfiprintf_r+0x2a>
 800521e:	89ab      	ldrh	r3, [r5, #12]
 8005220:	059a      	lsls	r2, r3, #22
 8005222:	d402      	bmi.n	800522a <_vfiprintf_r+0x2a>
 8005224:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005226:	f7fe fa06 	bl	8003636 <__retarget_lock_acquire_recursive>
 800522a:	89ab      	ldrh	r3, [r5, #12]
 800522c:	071b      	lsls	r3, r3, #28
 800522e:	d501      	bpl.n	8005234 <_vfiprintf_r+0x34>
 8005230:	692b      	ldr	r3, [r5, #16]
 8005232:	b99b      	cbnz	r3, 800525c <_vfiprintf_r+0x5c>
 8005234:	4629      	mov	r1, r5
 8005236:	4630      	mov	r0, r6
 8005238:	f000 f938 	bl	80054ac <__swsetup_r>
 800523c:	b170      	cbz	r0, 800525c <_vfiprintf_r+0x5c>
 800523e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005240:	07dc      	lsls	r4, r3, #31
 8005242:	d504      	bpl.n	800524e <_vfiprintf_r+0x4e>
 8005244:	f04f 30ff 	mov.w	r0, #4294967295
 8005248:	b01d      	add	sp, #116	@ 0x74
 800524a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800524e:	89ab      	ldrh	r3, [r5, #12]
 8005250:	0598      	lsls	r0, r3, #22
 8005252:	d4f7      	bmi.n	8005244 <_vfiprintf_r+0x44>
 8005254:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005256:	f7fe f9ef 	bl	8003638 <__retarget_lock_release_recursive>
 800525a:	e7f3      	b.n	8005244 <_vfiprintf_r+0x44>
 800525c:	2300      	movs	r3, #0
 800525e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005260:	2320      	movs	r3, #32
 8005262:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005266:	2330      	movs	r3, #48	@ 0x30
 8005268:	f04f 0901 	mov.w	r9, #1
 800526c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005270:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800541c <_vfiprintf_r+0x21c>
 8005274:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005278:	4623      	mov	r3, r4
 800527a:	469a      	mov	sl, r3
 800527c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005280:	b10a      	cbz	r2, 8005286 <_vfiprintf_r+0x86>
 8005282:	2a25      	cmp	r2, #37	@ 0x25
 8005284:	d1f9      	bne.n	800527a <_vfiprintf_r+0x7a>
 8005286:	ebba 0b04 	subs.w	fp, sl, r4
 800528a:	d00b      	beq.n	80052a4 <_vfiprintf_r+0xa4>
 800528c:	465b      	mov	r3, fp
 800528e:	4622      	mov	r2, r4
 8005290:	4629      	mov	r1, r5
 8005292:	4630      	mov	r0, r6
 8005294:	f7ff ffa2 	bl	80051dc <__sfputs_r>
 8005298:	3001      	adds	r0, #1
 800529a:	f000 80a7 	beq.w	80053ec <_vfiprintf_r+0x1ec>
 800529e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80052a0:	445a      	add	r2, fp
 80052a2:	9209      	str	r2, [sp, #36]	@ 0x24
 80052a4:	f89a 3000 	ldrb.w	r3, [sl]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	f000 809f 	beq.w	80053ec <_vfiprintf_r+0x1ec>
 80052ae:	2300      	movs	r3, #0
 80052b0:	f04f 32ff 	mov.w	r2, #4294967295
 80052b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80052b8:	f10a 0a01 	add.w	sl, sl, #1
 80052bc:	9304      	str	r3, [sp, #16]
 80052be:	9307      	str	r3, [sp, #28]
 80052c0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80052c4:	931a      	str	r3, [sp, #104]	@ 0x68
 80052c6:	4654      	mov	r4, sl
 80052c8:	2205      	movs	r2, #5
 80052ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052ce:	4853      	ldr	r0, [pc, #332]	@ (800541c <_vfiprintf_r+0x21c>)
 80052d0:	f7fe f9b3 	bl	800363a <memchr>
 80052d4:	9a04      	ldr	r2, [sp, #16]
 80052d6:	b9d8      	cbnz	r0, 8005310 <_vfiprintf_r+0x110>
 80052d8:	06d1      	lsls	r1, r2, #27
 80052da:	bf44      	itt	mi
 80052dc:	2320      	movmi	r3, #32
 80052de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80052e2:	0713      	lsls	r3, r2, #28
 80052e4:	bf44      	itt	mi
 80052e6:	232b      	movmi	r3, #43	@ 0x2b
 80052e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80052ec:	f89a 3000 	ldrb.w	r3, [sl]
 80052f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80052f2:	d015      	beq.n	8005320 <_vfiprintf_r+0x120>
 80052f4:	4654      	mov	r4, sl
 80052f6:	2000      	movs	r0, #0
 80052f8:	f04f 0c0a 	mov.w	ip, #10
 80052fc:	9a07      	ldr	r2, [sp, #28]
 80052fe:	4621      	mov	r1, r4
 8005300:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005304:	3b30      	subs	r3, #48	@ 0x30
 8005306:	2b09      	cmp	r3, #9
 8005308:	d94b      	bls.n	80053a2 <_vfiprintf_r+0x1a2>
 800530a:	b1b0      	cbz	r0, 800533a <_vfiprintf_r+0x13a>
 800530c:	9207      	str	r2, [sp, #28]
 800530e:	e014      	b.n	800533a <_vfiprintf_r+0x13a>
 8005310:	eba0 0308 	sub.w	r3, r0, r8
 8005314:	fa09 f303 	lsl.w	r3, r9, r3
 8005318:	4313      	orrs	r3, r2
 800531a:	46a2      	mov	sl, r4
 800531c:	9304      	str	r3, [sp, #16]
 800531e:	e7d2      	b.n	80052c6 <_vfiprintf_r+0xc6>
 8005320:	9b03      	ldr	r3, [sp, #12]
 8005322:	1d19      	adds	r1, r3, #4
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	9103      	str	r1, [sp, #12]
 8005328:	2b00      	cmp	r3, #0
 800532a:	bfbb      	ittet	lt
 800532c:	425b      	neglt	r3, r3
 800532e:	f042 0202 	orrlt.w	r2, r2, #2
 8005332:	9307      	strge	r3, [sp, #28]
 8005334:	9307      	strlt	r3, [sp, #28]
 8005336:	bfb8      	it	lt
 8005338:	9204      	strlt	r2, [sp, #16]
 800533a:	7823      	ldrb	r3, [r4, #0]
 800533c:	2b2e      	cmp	r3, #46	@ 0x2e
 800533e:	d10a      	bne.n	8005356 <_vfiprintf_r+0x156>
 8005340:	7863      	ldrb	r3, [r4, #1]
 8005342:	2b2a      	cmp	r3, #42	@ 0x2a
 8005344:	d132      	bne.n	80053ac <_vfiprintf_r+0x1ac>
 8005346:	9b03      	ldr	r3, [sp, #12]
 8005348:	3402      	adds	r4, #2
 800534a:	1d1a      	adds	r2, r3, #4
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	9203      	str	r2, [sp, #12]
 8005350:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005354:	9305      	str	r3, [sp, #20]
 8005356:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005420 <_vfiprintf_r+0x220>
 800535a:	2203      	movs	r2, #3
 800535c:	4650      	mov	r0, sl
 800535e:	7821      	ldrb	r1, [r4, #0]
 8005360:	f7fe f96b 	bl	800363a <memchr>
 8005364:	b138      	cbz	r0, 8005376 <_vfiprintf_r+0x176>
 8005366:	2240      	movs	r2, #64	@ 0x40
 8005368:	9b04      	ldr	r3, [sp, #16]
 800536a:	eba0 000a 	sub.w	r0, r0, sl
 800536e:	4082      	lsls	r2, r0
 8005370:	4313      	orrs	r3, r2
 8005372:	3401      	adds	r4, #1
 8005374:	9304      	str	r3, [sp, #16]
 8005376:	f814 1b01 	ldrb.w	r1, [r4], #1
 800537a:	2206      	movs	r2, #6
 800537c:	4829      	ldr	r0, [pc, #164]	@ (8005424 <_vfiprintf_r+0x224>)
 800537e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005382:	f7fe f95a 	bl	800363a <memchr>
 8005386:	2800      	cmp	r0, #0
 8005388:	d03f      	beq.n	800540a <_vfiprintf_r+0x20a>
 800538a:	4b27      	ldr	r3, [pc, #156]	@ (8005428 <_vfiprintf_r+0x228>)
 800538c:	bb1b      	cbnz	r3, 80053d6 <_vfiprintf_r+0x1d6>
 800538e:	9b03      	ldr	r3, [sp, #12]
 8005390:	3307      	adds	r3, #7
 8005392:	f023 0307 	bic.w	r3, r3, #7
 8005396:	3308      	adds	r3, #8
 8005398:	9303      	str	r3, [sp, #12]
 800539a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800539c:	443b      	add	r3, r7
 800539e:	9309      	str	r3, [sp, #36]	@ 0x24
 80053a0:	e76a      	b.n	8005278 <_vfiprintf_r+0x78>
 80053a2:	460c      	mov	r4, r1
 80053a4:	2001      	movs	r0, #1
 80053a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80053aa:	e7a8      	b.n	80052fe <_vfiprintf_r+0xfe>
 80053ac:	2300      	movs	r3, #0
 80053ae:	f04f 0c0a 	mov.w	ip, #10
 80053b2:	4619      	mov	r1, r3
 80053b4:	3401      	adds	r4, #1
 80053b6:	9305      	str	r3, [sp, #20]
 80053b8:	4620      	mov	r0, r4
 80053ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80053be:	3a30      	subs	r2, #48	@ 0x30
 80053c0:	2a09      	cmp	r2, #9
 80053c2:	d903      	bls.n	80053cc <_vfiprintf_r+0x1cc>
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d0c6      	beq.n	8005356 <_vfiprintf_r+0x156>
 80053c8:	9105      	str	r1, [sp, #20]
 80053ca:	e7c4      	b.n	8005356 <_vfiprintf_r+0x156>
 80053cc:	4604      	mov	r4, r0
 80053ce:	2301      	movs	r3, #1
 80053d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80053d4:	e7f0      	b.n	80053b8 <_vfiprintf_r+0x1b8>
 80053d6:	ab03      	add	r3, sp, #12
 80053d8:	9300      	str	r3, [sp, #0]
 80053da:	462a      	mov	r2, r5
 80053dc:	4630      	mov	r0, r6
 80053de:	4b13      	ldr	r3, [pc, #76]	@ (800542c <_vfiprintf_r+0x22c>)
 80053e0:	a904      	add	r1, sp, #16
 80053e2:	f7fd fbc7 	bl	8002b74 <_printf_float>
 80053e6:	4607      	mov	r7, r0
 80053e8:	1c78      	adds	r0, r7, #1
 80053ea:	d1d6      	bne.n	800539a <_vfiprintf_r+0x19a>
 80053ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80053ee:	07d9      	lsls	r1, r3, #31
 80053f0:	d405      	bmi.n	80053fe <_vfiprintf_r+0x1fe>
 80053f2:	89ab      	ldrh	r3, [r5, #12]
 80053f4:	059a      	lsls	r2, r3, #22
 80053f6:	d402      	bmi.n	80053fe <_vfiprintf_r+0x1fe>
 80053f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80053fa:	f7fe f91d 	bl	8003638 <__retarget_lock_release_recursive>
 80053fe:	89ab      	ldrh	r3, [r5, #12]
 8005400:	065b      	lsls	r3, r3, #25
 8005402:	f53f af1f 	bmi.w	8005244 <_vfiprintf_r+0x44>
 8005406:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005408:	e71e      	b.n	8005248 <_vfiprintf_r+0x48>
 800540a:	ab03      	add	r3, sp, #12
 800540c:	9300      	str	r3, [sp, #0]
 800540e:	462a      	mov	r2, r5
 8005410:	4630      	mov	r0, r6
 8005412:	4b06      	ldr	r3, [pc, #24]	@ (800542c <_vfiprintf_r+0x22c>)
 8005414:	a904      	add	r1, sp, #16
 8005416:	f7fd fe4b 	bl	80030b0 <_printf_i>
 800541a:	e7e4      	b.n	80053e6 <_vfiprintf_r+0x1e6>
 800541c:	08005874 	.word	0x08005874
 8005420:	0800587a 	.word	0x0800587a
 8005424:	0800587e 	.word	0x0800587e
 8005428:	08002b75 	.word	0x08002b75
 800542c:	080051dd 	.word	0x080051dd

08005430 <__swbuf_r>:
 8005430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005432:	460e      	mov	r6, r1
 8005434:	4614      	mov	r4, r2
 8005436:	4605      	mov	r5, r0
 8005438:	b118      	cbz	r0, 8005442 <__swbuf_r+0x12>
 800543a:	6a03      	ldr	r3, [r0, #32]
 800543c:	b90b      	cbnz	r3, 8005442 <__swbuf_r+0x12>
 800543e:	f7fd ffe1 	bl	8003404 <__sinit>
 8005442:	69a3      	ldr	r3, [r4, #24]
 8005444:	60a3      	str	r3, [r4, #8]
 8005446:	89a3      	ldrh	r3, [r4, #12]
 8005448:	071a      	lsls	r2, r3, #28
 800544a:	d501      	bpl.n	8005450 <__swbuf_r+0x20>
 800544c:	6923      	ldr	r3, [r4, #16]
 800544e:	b943      	cbnz	r3, 8005462 <__swbuf_r+0x32>
 8005450:	4621      	mov	r1, r4
 8005452:	4628      	mov	r0, r5
 8005454:	f000 f82a 	bl	80054ac <__swsetup_r>
 8005458:	b118      	cbz	r0, 8005462 <__swbuf_r+0x32>
 800545a:	f04f 37ff 	mov.w	r7, #4294967295
 800545e:	4638      	mov	r0, r7
 8005460:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005462:	6823      	ldr	r3, [r4, #0]
 8005464:	6922      	ldr	r2, [r4, #16]
 8005466:	b2f6      	uxtb	r6, r6
 8005468:	1a98      	subs	r0, r3, r2
 800546a:	6963      	ldr	r3, [r4, #20]
 800546c:	4637      	mov	r7, r6
 800546e:	4283      	cmp	r3, r0
 8005470:	dc05      	bgt.n	800547e <__swbuf_r+0x4e>
 8005472:	4621      	mov	r1, r4
 8005474:	4628      	mov	r0, r5
 8005476:	f7ff fd9b 	bl	8004fb0 <_fflush_r>
 800547a:	2800      	cmp	r0, #0
 800547c:	d1ed      	bne.n	800545a <__swbuf_r+0x2a>
 800547e:	68a3      	ldr	r3, [r4, #8]
 8005480:	3b01      	subs	r3, #1
 8005482:	60a3      	str	r3, [r4, #8]
 8005484:	6823      	ldr	r3, [r4, #0]
 8005486:	1c5a      	adds	r2, r3, #1
 8005488:	6022      	str	r2, [r4, #0]
 800548a:	701e      	strb	r6, [r3, #0]
 800548c:	6962      	ldr	r2, [r4, #20]
 800548e:	1c43      	adds	r3, r0, #1
 8005490:	429a      	cmp	r2, r3
 8005492:	d004      	beq.n	800549e <__swbuf_r+0x6e>
 8005494:	89a3      	ldrh	r3, [r4, #12]
 8005496:	07db      	lsls	r3, r3, #31
 8005498:	d5e1      	bpl.n	800545e <__swbuf_r+0x2e>
 800549a:	2e0a      	cmp	r6, #10
 800549c:	d1df      	bne.n	800545e <__swbuf_r+0x2e>
 800549e:	4621      	mov	r1, r4
 80054a0:	4628      	mov	r0, r5
 80054a2:	f7ff fd85 	bl	8004fb0 <_fflush_r>
 80054a6:	2800      	cmp	r0, #0
 80054a8:	d0d9      	beq.n	800545e <__swbuf_r+0x2e>
 80054aa:	e7d6      	b.n	800545a <__swbuf_r+0x2a>

080054ac <__swsetup_r>:
 80054ac:	b538      	push	{r3, r4, r5, lr}
 80054ae:	4b29      	ldr	r3, [pc, #164]	@ (8005554 <__swsetup_r+0xa8>)
 80054b0:	4605      	mov	r5, r0
 80054b2:	6818      	ldr	r0, [r3, #0]
 80054b4:	460c      	mov	r4, r1
 80054b6:	b118      	cbz	r0, 80054c0 <__swsetup_r+0x14>
 80054b8:	6a03      	ldr	r3, [r0, #32]
 80054ba:	b90b      	cbnz	r3, 80054c0 <__swsetup_r+0x14>
 80054bc:	f7fd ffa2 	bl	8003404 <__sinit>
 80054c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054c4:	0719      	lsls	r1, r3, #28
 80054c6:	d422      	bmi.n	800550e <__swsetup_r+0x62>
 80054c8:	06da      	lsls	r2, r3, #27
 80054ca:	d407      	bmi.n	80054dc <__swsetup_r+0x30>
 80054cc:	2209      	movs	r2, #9
 80054ce:	602a      	str	r2, [r5, #0]
 80054d0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80054d4:	f04f 30ff 	mov.w	r0, #4294967295
 80054d8:	81a3      	strh	r3, [r4, #12]
 80054da:	e033      	b.n	8005544 <__swsetup_r+0x98>
 80054dc:	0758      	lsls	r0, r3, #29
 80054de:	d512      	bpl.n	8005506 <__swsetup_r+0x5a>
 80054e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80054e2:	b141      	cbz	r1, 80054f6 <__swsetup_r+0x4a>
 80054e4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80054e8:	4299      	cmp	r1, r3
 80054ea:	d002      	beq.n	80054f2 <__swsetup_r+0x46>
 80054ec:	4628      	mov	r0, r5
 80054ee:	f7fe ff0f 	bl	8004310 <_free_r>
 80054f2:	2300      	movs	r3, #0
 80054f4:	6363      	str	r3, [r4, #52]	@ 0x34
 80054f6:	89a3      	ldrh	r3, [r4, #12]
 80054f8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80054fc:	81a3      	strh	r3, [r4, #12]
 80054fe:	2300      	movs	r3, #0
 8005500:	6063      	str	r3, [r4, #4]
 8005502:	6923      	ldr	r3, [r4, #16]
 8005504:	6023      	str	r3, [r4, #0]
 8005506:	89a3      	ldrh	r3, [r4, #12]
 8005508:	f043 0308 	orr.w	r3, r3, #8
 800550c:	81a3      	strh	r3, [r4, #12]
 800550e:	6923      	ldr	r3, [r4, #16]
 8005510:	b94b      	cbnz	r3, 8005526 <__swsetup_r+0x7a>
 8005512:	89a3      	ldrh	r3, [r4, #12]
 8005514:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005518:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800551c:	d003      	beq.n	8005526 <__swsetup_r+0x7a>
 800551e:	4621      	mov	r1, r4
 8005520:	4628      	mov	r0, r5
 8005522:	f000 f882 	bl	800562a <__smakebuf_r>
 8005526:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800552a:	f013 0201 	ands.w	r2, r3, #1
 800552e:	d00a      	beq.n	8005546 <__swsetup_r+0x9a>
 8005530:	2200      	movs	r2, #0
 8005532:	60a2      	str	r2, [r4, #8]
 8005534:	6962      	ldr	r2, [r4, #20]
 8005536:	4252      	negs	r2, r2
 8005538:	61a2      	str	r2, [r4, #24]
 800553a:	6922      	ldr	r2, [r4, #16]
 800553c:	b942      	cbnz	r2, 8005550 <__swsetup_r+0xa4>
 800553e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005542:	d1c5      	bne.n	80054d0 <__swsetup_r+0x24>
 8005544:	bd38      	pop	{r3, r4, r5, pc}
 8005546:	0799      	lsls	r1, r3, #30
 8005548:	bf58      	it	pl
 800554a:	6962      	ldrpl	r2, [r4, #20]
 800554c:	60a2      	str	r2, [r4, #8]
 800554e:	e7f4      	b.n	800553a <__swsetup_r+0x8e>
 8005550:	2000      	movs	r0, #0
 8005552:	e7f7      	b.n	8005544 <__swsetup_r+0x98>
 8005554:	20000018 	.word	0x20000018

08005558 <_raise_r>:
 8005558:	291f      	cmp	r1, #31
 800555a:	b538      	push	{r3, r4, r5, lr}
 800555c:	4605      	mov	r5, r0
 800555e:	460c      	mov	r4, r1
 8005560:	d904      	bls.n	800556c <_raise_r+0x14>
 8005562:	2316      	movs	r3, #22
 8005564:	6003      	str	r3, [r0, #0]
 8005566:	f04f 30ff 	mov.w	r0, #4294967295
 800556a:	bd38      	pop	{r3, r4, r5, pc}
 800556c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800556e:	b112      	cbz	r2, 8005576 <_raise_r+0x1e>
 8005570:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005574:	b94b      	cbnz	r3, 800558a <_raise_r+0x32>
 8005576:	4628      	mov	r0, r5
 8005578:	f000 f830 	bl	80055dc <_getpid_r>
 800557c:	4622      	mov	r2, r4
 800557e:	4601      	mov	r1, r0
 8005580:	4628      	mov	r0, r5
 8005582:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005586:	f000 b817 	b.w	80055b8 <_kill_r>
 800558a:	2b01      	cmp	r3, #1
 800558c:	d00a      	beq.n	80055a4 <_raise_r+0x4c>
 800558e:	1c59      	adds	r1, r3, #1
 8005590:	d103      	bne.n	800559a <_raise_r+0x42>
 8005592:	2316      	movs	r3, #22
 8005594:	6003      	str	r3, [r0, #0]
 8005596:	2001      	movs	r0, #1
 8005598:	e7e7      	b.n	800556a <_raise_r+0x12>
 800559a:	2100      	movs	r1, #0
 800559c:	4620      	mov	r0, r4
 800559e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80055a2:	4798      	blx	r3
 80055a4:	2000      	movs	r0, #0
 80055a6:	e7e0      	b.n	800556a <_raise_r+0x12>

080055a8 <raise>:
 80055a8:	4b02      	ldr	r3, [pc, #8]	@ (80055b4 <raise+0xc>)
 80055aa:	4601      	mov	r1, r0
 80055ac:	6818      	ldr	r0, [r3, #0]
 80055ae:	f7ff bfd3 	b.w	8005558 <_raise_r>
 80055b2:	bf00      	nop
 80055b4:	20000018 	.word	0x20000018

080055b8 <_kill_r>:
 80055b8:	b538      	push	{r3, r4, r5, lr}
 80055ba:	2300      	movs	r3, #0
 80055bc:	4d06      	ldr	r5, [pc, #24]	@ (80055d8 <_kill_r+0x20>)
 80055be:	4604      	mov	r4, r0
 80055c0:	4608      	mov	r0, r1
 80055c2:	4611      	mov	r1, r2
 80055c4:	602b      	str	r3, [r5, #0]
 80055c6:	f7fb ff90 	bl	80014ea <_kill>
 80055ca:	1c43      	adds	r3, r0, #1
 80055cc:	d102      	bne.n	80055d4 <_kill_r+0x1c>
 80055ce:	682b      	ldr	r3, [r5, #0]
 80055d0:	b103      	cbz	r3, 80055d4 <_kill_r+0x1c>
 80055d2:	6023      	str	r3, [r4, #0]
 80055d4:	bd38      	pop	{r3, r4, r5, pc}
 80055d6:	bf00      	nop
 80055d8:	2000037c 	.word	0x2000037c

080055dc <_getpid_r>:
 80055dc:	f7fb bf7e 	b.w	80014dc <_getpid>

080055e0 <__swhatbuf_r>:
 80055e0:	b570      	push	{r4, r5, r6, lr}
 80055e2:	460c      	mov	r4, r1
 80055e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055e8:	4615      	mov	r5, r2
 80055ea:	2900      	cmp	r1, #0
 80055ec:	461e      	mov	r6, r3
 80055ee:	b096      	sub	sp, #88	@ 0x58
 80055f0:	da0c      	bge.n	800560c <__swhatbuf_r+0x2c>
 80055f2:	89a3      	ldrh	r3, [r4, #12]
 80055f4:	2100      	movs	r1, #0
 80055f6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80055fa:	bf14      	ite	ne
 80055fc:	2340      	movne	r3, #64	@ 0x40
 80055fe:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005602:	2000      	movs	r0, #0
 8005604:	6031      	str	r1, [r6, #0]
 8005606:	602b      	str	r3, [r5, #0]
 8005608:	b016      	add	sp, #88	@ 0x58
 800560a:	bd70      	pop	{r4, r5, r6, pc}
 800560c:	466a      	mov	r2, sp
 800560e:	f000 f849 	bl	80056a4 <_fstat_r>
 8005612:	2800      	cmp	r0, #0
 8005614:	dbed      	blt.n	80055f2 <__swhatbuf_r+0x12>
 8005616:	9901      	ldr	r1, [sp, #4]
 8005618:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800561c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005620:	4259      	negs	r1, r3
 8005622:	4159      	adcs	r1, r3
 8005624:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005628:	e7eb      	b.n	8005602 <__swhatbuf_r+0x22>

0800562a <__smakebuf_r>:
 800562a:	898b      	ldrh	r3, [r1, #12]
 800562c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800562e:	079d      	lsls	r5, r3, #30
 8005630:	4606      	mov	r6, r0
 8005632:	460c      	mov	r4, r1
 8005634:	d507      	bpl.n	8005646 <__smakebuf_r+0x1c>
 8005636:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800563a:	6023      	str	r3, [r4, #0]
 800563c:	6123      	str	r3, [r4, #16]
 800563e:	2301      	movs	r3, #1
 8005640:	6163      	str	r3, [r4, #20]
 8005642:	b003      	add	sp, #12
 8005644:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005646:	466a      	mov	r2, sp
 8005648:	ab01      	add	r3, sp, #4
 800564a:	f7ff ffc9 	bl	80055e0 <__swhatbuf_r>
 800564e:	9f00      	ldr	r7, [sp, #0]
 8005650:	4605      	mov	r5, r0
 8005652:	4639      	mov	r1, r7
 8005654:	4630      	mov	r0, r6
 8005656:	f7fe fecd 	bl	80043f4 <_malloc_r>
 800565a:	b948      	cbnz	r0, 8005670 <__smakebuf_r+0x46>
 800565c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005660:	059a      	lsls	r2, r3, #22
 8005662:	d4ee      	bmi.n	8005642 <__smakebuf_r+0x18>
 8005664:	f023 0303 	bic.w	r3, r3, #3
 8005668:	f043 0302 	orr.w	r3, r3, #2
 800566c:	81a3      	strh	r3, [r4, #12]
 800566e:	e7e2      	b.n	8005636 <__smakebuf_r+0xc>
 8005670:	89a3      	ldrh	r3, [r4, #12]
 8005672:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005676:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800567a:	81a3      	strh	r3, [r4, #12]
 800567c:	9b01      	ldr	r3, [sp, #4]
 800567e:	6020      	str	r0, [r4, #0]
 8005680:	b15b      	cbz	r3, 800569a <__smakebuf_r+0x70>
 8005682:	4630      	mov	r0, r6
 8005684:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005688:	f000 f81e 	bl	80056c8 <_isatty_r>
 800568c:	b128      	cbz	r0, 800569a <__smakebuf_r+0x70>
 800568e:	89a3      	ldrh	r3, [r4, #12]
 8005690:	f023 0303 	bic.w	r3, r3, #3
 8005694:	f043 0301 	orr.w	r3, r3, #1
 8005698:	81a3      	strh	r3, [r4, #12]
 800569a:	89a3      	ldrh	r3, [r4, #12]
 800569c:	431d      	orrs	r5, r3
 800569e:	81a5      	strh	r5, [r4, #12]
 80056a0:	e7cf      	b.n	8005642 <__smakebuf_r+0x18>
	...

080056a4 <_fstat_r>:
 80056a4:	b538      	push	{r3, r4, r5, lr}
 80056a6:	2300      	movs	r3, #0
 80056a8:	4d06      	ldr	r5, [pc, #24]	@ (80056c4 <_fstat_r+0x20>)
 80056aa:	4604      	mov	r4, r0
 80056ac:	4608      	mov	r0, r1
 80056ae:	4611      	mov	r1, r2
 80056b0:	602b      	str	r3, [r5, #0]
 80056b2:	f7fb ff79 	bl	80015a8 <_fstat>
 80056b6:	1c43      	adds	r3, r0, #1
 80056b8:	d102      	bne.n	80056c0 <_fstat_r+0x1c>
 80056ba:	682b      	ldr	r3, [r5, #0]
 80056bc:	b103      	cbz	r3, 80056c0 <_fstat_r+0x1c>
 80056be:	6023      	str	r3, [r4, #0]
 80056c0:	bd38      	pop	{r3, r4, r5, pc}
 80056c2:	bf00      	nop
 80056c4:	2000037c 	.word	0x2000037c

080056c8 <_isatty_r>:
 80056c8:	b538      	push	{r3, r4, r5, lr}
 80056ca:	2300      	movs	r3, #0
 80056cc:	4d05      	ldr	r5, [pc, #20]	@ (80056e4 <_isatty_r+0x1c>)
 80056ce:	4604      	mov	r4, r0
 80056d0:	4608      	mov	r0, r1
 80056d2:	602b      	str	r3, [r5, #0]
 80056d4:	f7fb ff77 	bl	80015c6 <_isatty>
 80056d8:	1c43      	adds	r3, r0, #1
 80056da:	d102      	bne.n	80056e2 <_isatty_r+0x1a>
 80056dc:	682b      	ldr	r3, [r5, #0]
 80056de:	b103      	cbz	r3, 80056e2 <_isatty_r+0x1a>
 80056e0:	6023      	str	r3, [r4, #0]
 80056e2:	bd38      	pop	{r3, r4, r5, pc}
 80056e4:	2000037c 	.word	0x2000037c

080056e8 <_init>:
 80056e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056ea:	bf00      	nop
 80056ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056ee:	bc08      	pop	{r3}
 80056f0:	469e      	mov	lr, r3
 80056f2:	4770      	bx	lr

080056f4 <_fini>:
 80056f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056f6:	bf00      	nop
 80056f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056fa:	bc08      	pop	{r3}
 80056fc:	469e      	mov	lr, r3
 80056fe:	4770      	bx	lr
