v 20021103
A 1375 550 650 13 77 3 0 0 0 -1 -1
P 2300 700 2006 700 1 0 0
{
T 2100 750 5 8 1 1 0 0
pinnumber=9
T 2100 650 5 8 0 1 0 2
pinseq=4
T 1950 700 5 8 0 1 0 8
pintype=out
T 1950 700 9 8 0 1 0 6
pinlabel=Y
}
P 100 300 450 300 1 0 0
{
T 300 350 5 8 1 1 0 6
pinnumber=1
T 300 250 5 8 0 1 0 8
pinseq=1
T 450 300 5 8 0 1 0 2
pintype=in
T 450 300 9 8 0 1 0 0
pinlabel=A
}
P 100 700 600 700 1 0 0
{
T 300 750 5 8 1 1 0 6
pinnumber=2
T 300 650 5 8 0 1 0 8
pinseq=2
T 450 700 5 8 0 1 0 2
pintype=in
T 450 700 9 8 0 1 0 0
pinlabel=B
}
P 100 1100 450 1100 1 0 0
{
T 300 1150 5 8 1 1 0 6
pinnumber=8
T 300 1050 5 8 0 1 0 8
pinseq=3
T 450 1100 5 8 0 1 0 2
pintype=in
T 450 1100 9 8 0 1 0 0
pinlabel=C
}
A 0 700 600 303 57 3 0 0 0 -1 -1
T 2550 0 5 10 0 0 0 0
net=VDD:14
T 2550 200 5 10 0 0 0 0
net=VSS:7
T 350 1250 8 10 1 1 0 0
refdes=U?
T 2550 400 5 10 0 0 0 0
numslots=3
T 2550 600 5 10 0 0 0 0
slotdef=1:1,2,8,9
T 2550 800 5 10 0 0 0 0
slotdef=2:3,4,5,6
A 0 700 600 0 57 3 0 0 0 -1 -1
L 1400 1200 325 1200 3 0 0 0 -1 -1
L 1400 200 325 200 3 0 0 0 -1 -1
A 1375 850 650 270 77 3 0 0 0 -1 -1
T 2550 1000 5 10 0 0 0 0
slotdef=3:11,12,13,10
T 2550 1200 5 10 0 0 0 0
slot=1
T 2550 1400 5 10 0 0 0 0
device=4075
T 2550 1600 5 10 0 0 0 0
footprint=DIP14
T 2550 1800 5 10 0 0 0 0
description=3 OR gates with 3 inputs
T 2550 2000 5 10 0 0 0 0
documentation=http://www.semiconductors.philips.com/acrobat/datasheets/HEF4075B_CNV_3.pdf
T 300 0 9 10 1 0 0 0
4075
