

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_92_10_VITIS_LOOP_95_11'
================================================================
* Date:           Thu Feb  5 05:53:24 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16647|    16647|  0.166 ms|  0.166 ms|  16641|  16641|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_92_10_VITIS_LOOP_95_11  |    16645|    16645|         7|          1|          1|  16640|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.16>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 10 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_28 = alloca i32 1"   --->   Operation 11 'alloca' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:95]   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:92]   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten15 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln92_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln92"   --->   Operation 15 'read' 'sext_ln92_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln92_cast = sext i62 %sext_ln92_read"   --->   Operation 16 'sext' 'sext_ln92_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten15"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln92 = store i9 0, i9 %i" [top.cpp:92]   --->   Operation 35 'store' 'store_ln92' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln95 = store i7 0, i7 %j" [top.cpp:95]   --->   Operation 36 'store' 'store_ln95' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%store_ln0 = store i17 0, i17 %empty_28"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body116"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten15_load = load i15 %indvar_flatten15" [top.cpp:92]   --->   Operation 40 'load' 'indvar_flatten15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%icmp_ln92 = icmp_eq  i15 %indvar_flatten15_load, i15 16640" [top.cpp:92]   --->   Operation 42 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%add_ln92_1 = add i15 %indvar_flatten15_load, i15 1" [top.cpp:92]   --->   Operation 43 'add' 'add_ln92_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %for.inc136, void %for.end138.exitStub" [top.cpp:92]   --->   Operation 44 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:95]   --->   Operation 45 'load' 'j_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:92]   --->   Operation 46 'load' 'i_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.92ns)   --->   "%add_ln92 = add i9 %i_load, i9 1" [top.cpp:92]   --->   Operation 47 'add' 'add_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.89ns)   --->   "%icmp_ln95 = icmp_eq  i7 %j_load, i7 65" [top.cpp:95]   --->   Operation 48 'icmp' 'icmp_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%select_ln92 = select i1 %icmp_ln95, i7 0, i7 %j_load" [top.cpp:92]   --->   Operation 49 'select' 'select_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.45ns)   --->   "%select_ln92_3 = select i1 %icmp_ln95, i9 %add_ln92, i9 %i_load" [top.cpp:92]   --->   Operation 50 'select' 'select_ln92_3' <Predicate = (!icmp_ln92)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i9 %select_ln92_3" [top.cpp:101]   --->   Operation 51 'trunc' 'trunc_ln101' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln101, i3 0" [top.cpp:101]   --->   Operation 52 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln95 = trunc i7 %select_ln92" [top.cpp:95]   --->   Operation 53 'trunc' 'trunc_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln92, i32 3, i32 6" [top.cpp:95]   --->   Operation 54 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i4 %lshr_ln3" [top.cpp:95]   --->   Operation 55 'zext' 'zext_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i4 %lshr_ln3" [top.cpp:101]   --->   Operation 56 'zext' 'zext_ln101' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.94ns)   --->   "%add_ln101 = add i11 %tmp_s, i11 %zext_ln101" [top.cpp:101]   --->   Operation 57 'add' 'add_ln101' <Predicate = (!icmp_ln92)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i11 %add_ln101" [top.cpp:101]   --->   Operation 58 'zext' 'zext_ln101_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 0, i64 %zext_ln101_1" [top.cpp:101]   --->   Operation 59 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 0, i64 %zext_ln101_1" [top.cpp:101]   --->   Operation 60 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 0, i64 %zext_ln101_1" [top.cpp:101]   --->   Operation 61 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 0, i64 %zext_ln101_1" [top.cpp:101]   --->   Operation 62 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 0, i64 %zext_ln101_1" [top.cpp:101]   --->   Operation 63 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 0, i64 %zext_ln101_1" [top.cpp:101]   --->   Operation 64 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 0, i64 %zext_ln101_1" [top.cpp:101]   --->   Operation 65 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 0, i64 %zext_ln101_1" [top.cpp:101]   --->   Operation 66 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %select_ln92, i32 6" [top.cpp:100]   --->   Operation 67 'bitselect' 'tmp' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" [top.cpp:101]   --->   Operation 68 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 69 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" [top.cpp:101]   --->   Operation 69 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 70 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" [top.cpp:101]   --->   Operation 70 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 71 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" [top.cpp:101]   --->   Operation 71 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 72 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" [top.cpp:101]   --->   Operation 72 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 73 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" [top.cpp:101]   --->   Operation 73 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 74 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" [top.cpp:101]   --->   Operation 74 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 75 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" [top.cpp:101]   --->   Operation 75 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 0, i64 %zext_ln95" [top.cpp:102]   --->   Operation 76 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 0, i64 %zext_ln95" [top.cpp:102]   --->   Operation 77 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 0, i64 %zext_ln95" [top.cpp:102]   --->   Operation 78 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 0, i64 %zext_ln95" [top.cpp:102]   --->   Operation 79 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 0, i64 %zext_ln95" [top.cpp:102]   --->   Operation 80 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 0, i64 %zext_ln95" [top.cpp:102]   --->   Operation 81 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 0, i64 %zext_ln95" [top.cpp:102]   --->   Operation 82 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 0, i64 %zext_ln95" [top.cpp:102]   --->   Operation 83 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" [top.cpp:102]   --->   Operation 84 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 85 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" [top.cpp:102]   --->   Operation 85 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 86 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" [top.cpp:102]   --->   Operation 86 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 87 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" [top.cpp:102]   --->   Operation 87 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 88 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" [top.cpp:102]   --->   Operation 88 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 89 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" [top.cpp:102]   --->   Operation 89 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 90 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" [top.cpp:102]   --->   Operation 90 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 91 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" [top.cpp:102]   --->   Operation 91 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load' <Predicate = (!icmp_ln92)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 92 [1/1] (0.89ns)   --->   "%icmp_ln105 = icmp_eq  i7 %select_ln92, i7 0" [top.cpp:105]   --->   Operation 92 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln92)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %fpga_resource_hint.if.then125.0, void %for.inc133" [top.cpp:105]   --->   Operation 93 'br' 'br_ln105' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.89ns)   --->   "%add_ln95 = add i7 %select_ln92, i7 1" [top.cpp:95]   --->   Operation 94 'add' 'add_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.48ns)   --->   "%store_ln92 = store i15 %add_ln92_1, i15 %indvar_flatten15" [top.cpp:92]   --->   Operation 95 'store' 'store_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.48>
ST_1 : Operation 96 [1/1] (0.48ns)   --->   "%store_ln92 = store i9 %select_ln92_3, i9 %i" [top.cpp:92]   --->   Operation 96 'store' 'store_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.48>
ST_1 : Operation 97 [1/1] (0.48ns)   --->   "%store_ln95 = store i7 %add_ln95, i7 %j" [top.cpp:95]   --->   Operation 97 'store' 'store_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.11>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_load12 = load i24 %empty" [top.cpp:92]   --->   Operation 98 'load' 'p_load12' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_load = load i17 %empty_28" [top.cpp:92]   --->   Operation 99 'load' 'p_load' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.42ns)   --->   "%select_ln92_1 = select i1 %icmp_ln95, i17 0, i17 %p_load" [top.cpp:92]   --->   Operation 100 'select' 'select_ln92_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.43ns)   --->   "%select_ln92_2 = select i1 %icmp_ln95, i24 0, i24 %p_load12" [top.cpp:92]   --->   Operation 101 'select' 'select_ln92_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" [top.cpp:101]   --->   Operation 102 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 103 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" [top.cpp:101]   --->   Operation 103 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 104 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" [top.cpp:101]   --->   Operation 104 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 105 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" [top.cpp:101]   --->   Operation 105 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 106 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" [top.cpp:101]   --->   Operation 106 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 107 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" [top.cpp:101]   --->   Operation 107 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 108 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" [top.cpp:101]   --->   Operation 108 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 109 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" [top.cpp:101]   --->   Operation 109 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 110 [1/1] (0.83ns)   --->   "%t_cur = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load, i3 1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load, i3 2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load, i3 3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load, i3 4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load, i3 5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load, i3 6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load, i3 7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load, i24 0, i3 %trunc_ln95" [top.cpp:101]   --->   Operation 110 'sparsemux' 't_cur' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" [top.cpp:102]   --->   Operation 111 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 112 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" [top.cpp:102]   --->   Operation 112 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 113 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" [top.cpp:102]   --->   Operation 113 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 114 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" [top.cpp:102]   --->   Operation 114 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 115 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" [top.cpp:102]   --->   Operation 115 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 116 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" [top.cpp:102]   --->   Operation 116 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 117 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" [top.cpp:102]   --->   Operation 117 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 118 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" [top.cpp:102]   --->   Operation 118 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 119 [1/1] (0.83ns)   --->   "%s_cur = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.8i17.i17.i3, i3 0, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load, i3 1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load, i3 2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load, i3 3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load, i3 4, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load, i3 5, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load, i3 6, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load, i3 7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load, i17 0, i3 %trunc_ln95" [top.cpp:102]   --->   Operation 119 'sparsemux' 's_cur' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.43ns)   --->   "%t_cur_1 = select i1 %tmp, i24 0, i24 %t_cur" [top.cpp:100]   --->   Operation 120 'select' 't_cur_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.42ns)   --->   "%s_cur_1 = select i1 %tmp, i17 0, i17 %s_cur" [top.cpp:100]   --->   Operation 121 'select' 's_cur_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln108 = sext i24 %select_ln92_2" [top.cpp:108]   --->   Operation 122 'sext' 'sext_ln108' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln108_1 = sext i17 %select_ln92_1" [top.cpp:108]   --->   Operation 123 'sext' 'sext_ln108_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 124 [5/5] (1.79ns)   --->   "%mul_ln108 = mul i41 %sext_ln108, i41 %sext_ln108_1" [top.cpp:108]   --->   Operation 124 'mul' 'mul_ln108' <Predicate = (!icmp_ln105)> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.48ns)   --->   "%store_ln100 = store i17 %s_cur_1, i17 %empty_28" [top.cpp:100]   --->   Operation 125 'store' 'store_ln100' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 126 [1/1] (0.48ns)   --->   "%store_ln100 = store i24 %t_cur_1, i24 %empty" [top.cpp:100]   --->   Operation 126 'store' 'store_ln100' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.body116" [top.cpp:95]   --->   Operation 127 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.79>
ST_3 : Operation 128 [4/5] (1.79ns)   --->   "%mul_ln108 = mul i41 %sext_ln108, i41 %sext_ln108_1" [top.cpp:108]   --->   Operation 128 'mul' 'mul_ln108' <Predicate = (!icmp_ln105)> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.79>
ST_4 : Operation 129 [3/5] (1.79ns)   --->   "%mul_ln108 = mul i41 %sext_ln108, i41 %sext_ln108_1" [top.cpp:108]   --->   Operation 129 'mul' 'mul_ln108' <Predicate = (!icmp_ln105)> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.79>
ST_5 : Operation 130 [2/5] (1.79ns)   --->   "%mul_ln108 = mul i41 %sext_ln108, i41 %sext_ln108_1" [top.cpp:108]   --->   Operation 130 'mul' 'mul_ln108' <Predicate = (!icmp_ln105)> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.32>
ST_6 : Operation 131 [1/5] (1.79ns)   --->   "%mul_ln108 = mul i41 %sext_ln108, i41 %sext_ln108_1" [top.cpp:108]   --->   Operation 131 'mul' 'mul_ln108' <Predicate = (!icmp_ln105)> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i41 %mul_ln108" [top.cpp:107]   --->   Operation 132 'sext' 'sext_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%specfucore_ln107 = specfucore void @_ssdm_op_SpecFUCore, i41 %mul_ln108, i64 12, i64 3, i64 4" [top.cpp:107]   --->   Operation 133 'specfucore' 'specfucore_ln107' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln107, i32 47" [top.cpp:108]   --->   Operation 134 'bitselect' 'tmp_1' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln108, i32 14, i32 37" [top.cpp:108]   --->   Operation 135 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln107, i32 13" [top.cpp:108]   --->   Operation 136 'bitselect' 'tmp_2' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln108)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln107, i32 37" [top.cpp:108]   --->   Operation 137 'bitselect' 'tmp_3' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i1 %tmp_2" [top.cpp:108]   --->   Operation 138 'zext' 'zext_ln108' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (1.10ns)   --->   "%add_ln108 = add i24 %trunc_ln4, i24 %zext_ln108" [top.cpp:108]   --->   Operation 139 'add' 'add_ln108' <Predicate = (!icmp_ln105)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln108, i32 23" [top.cpp:108]   --->   Operation 140 'bitselect' 'tmp_4' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln108)   --->   "%xor_ln108 = xor i1 %tmp_4, i1 1" [top.cpp:108]   --->   Operation 141 'xor' 'xor_ln108' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln108 = and i1 %tmp_3, i1 %xor_ln108" [top.cpp:108]   --->   Operation 142 'and' 'and_ln108' <Predicate = (!icmp_ln105)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln108_4)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln107, i32 38" [top.cpp:108]   --->   Operation 143 'bitselect' 'tmp_5' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln108, i32 39, i32 40" [top.cpp:108]   --->   Operation 144 'partselect' 'tmp_6' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.62ns)   --->   "%icmp_ln108 = icmp_eq  i2 %tmp_6, i2 3" [top.cpp:108]   --->   Operation 145 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln105)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln108, i32 38, i32 40" [top.cpp:108]   --->   Operation 146 'partselect' 'tmp_7' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.74ns)   --->   "%icmp_ln108_1 = icmp_eq  i3 %tmp_7, i3 7" [top.cpp:108]   --->   Operation 147 'icmp' 'icmp_ln108_1' <Predicate = (!icmp_ln105)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.74ns)   --->   "%icmp_ln108_2 = icmp_eq  i3 %tmp_7, i3 0" [top.cpp:108]   --->   Operation 148 'icmp' 'icmp_ln108_2' <Predicate = (!icmp_ln105)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln108_3)   --->   "%select_ln108 = select i1 %and_ln108, i1 %icmp_ln108_1, i1 %icmp_ln108_2" [top.cpp:108]   --->   Operation 149 'select' 'select_ln108' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node and_ln108_4)   --->   "%xor_ln108_1 = xor i1 %tmp_5, i1 1" [top.cpp:108]   --->   Operation 150 'xor' 'xor_ln108_1' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln108_4)   --->   "%and_ln108_1 = and i1 %icmp_ln108, i1 %xor_ln108_1" [top.cpp:108]   --->   Operation 151 'and' 'and_ln108_1' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln108_4)   --->   "%select_ln108_1 = select i1 %and_ln108, i1 %and_ln108_1, i1 %icmp_ln108_1" [top.cpp:108]   --->   Operation 152 'select' 'select_ln108_1' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln108_1)   --->   "%and_ln108_2 = and i1 %and_ln108, i1 %icmp_ln108_1" [top.cpp:108]   --->   Operation 153 'and' 'and_ln108_2' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln108_3)   --->   "%xor_ln108_2 = xor i1 %select_ln108, i1 1" [top.cpp:108]   --->   Operation 154 'xor' 'xor_ln108_2' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln108_3)   --->   "%or_ln108 = or i1 %tmp_4, i1 %xor_ln108_2" [top.cpp:108]   --->   Operation 155 'or' 'or_ln108' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln108_3)   --->   "%xor_ln108_3 = xor i1 %tmp_1, i1 1" [top.cpp:108]   --->   Operation 156 'xor' 'xor_ln108_3' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln108_3 = and i1 %or_ln108, i1 %xor_ln108_3" [top.cpp:108]   --->   Operation 157 'and' 'and_ln108_3' <Predicate = (!icmp_ln105)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln108_4 = and i1 %tmp_4, i1 %select_ln108_1" [top.cpp:108]   --->   Operation 158 'and' 'and_ln108_4' <Predicate = (!icmp_ln105)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node or_ln108_1)   --->   "%or_ln108_2 = or i1 %and_ln108_2, i1 %and_ln108_4" [top.cpp:108]   --->   Operation 159 'or' 'or_ln108_2' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln108_1)   --->   "%xor_ln108_4 = xor i1 %or_ln108_2, i1 1" [top.cpp:108]   --->   Operation 160 'xor' 'xor_ln108_4' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node or_ln108_1)   --->   "%and_ln108_5 = and i1 %tmp_1, i1 %xor_ln108_4" [top.cpp:108]   --->   Operation 161 'and' 'and_ln108_5' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln108_3)   --->   "%select_ln108_2 = select i1 %and_ln108_3, i24 8388607, i24 8388608" [top.cpp:108]   --->   Operation 162 'select' 'select_ln108_2' <Predicate = (!icmp_ln105)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln108_1 = or i1 %and_ln108_3, i1 %and_ln108_5" [top.cpp:108]   --->   Operation 163 'or' 'or_ln108_1' <Predicate = (!icmp_ln105)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln108_3 = select i1 %or_ln108_1, i24 %select_ln108_2, i24 %add_ln108" [top.cpp:108]   --->   Operation 164 'select' 'select_ln108_3' <Predicate = (!icmp_ln105)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 174 'ret' 'ret_ln0' <Predicate = (icmp_ln92)> <Delay = 0.48>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln92_cast" [top.cpp:92]   --->   Operation 165 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_10_VITIS_LOOP_95_11_str"   --->   Operation 166 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16640, i64 16640, i64 16640"   --->   Operation 167 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln96 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [top.cpp:96]   --->   Operation 168 'specpipeline' 'specpipeline_ln96' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [top.cpp:106]   --->   Operation 169 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin" [top.cpp:108]   --->   Operation 170 'specregionend' 'rend' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i24 %select_ln108_3" [top.cpp:109]   --->   Operation 171 'zext' 'zext_ln109' <Predicate = (!icmp_ln105)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (7.30ns)   --->   "%write_ln109 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %zext_ln109, i4 15" [top.cpp:109]   --->   Operation 172 'write' 'write_ln109' <Predicate = (!icmp_ln105)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln110 = br void %for.inc133" [top.cpp:110]   --->   Operation 173 'br' 'br_ln110' <Predicate = (!icmp_ln105)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.167ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln92', top.cpp:92) of constant 0 on local variable 'i', top.cpp:92 [44]  (0.489 ns)
	'load' operation 9 bit ('i_load', top.cpp:92) on local variable 'i', top.cpp:92 [59]  (0.000 ns)
	'add' operation 9 bit ('add_ln92', top.cpp:92) [61]  (0.921 ns)
	'select' operation 9 bit ('select_ln92_3', top.cpp:92) [68]  (0.458 ns)
	'add' operation 11 bit ('add_ln101', top.cpp:101) [76]  (0.948 ns)
	'getelementptr' operation 11 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr', top.cpp:101) [78]  (0.000 ns)
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load', top.cpp:101) on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7' [87]  (1.352 ns)

 <State 2>: 3.113ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load', top.cpp:101) on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7' [87]  (1.352 ns)
	'sparsemux' operation 24 bit ('t_cur', top.cpp:101) [95]  (0.837 ns)
	'select' operation 24 bit ('t_cur', top.cpp:100) [113]  (0.435 ns)
	'store' operation 0 bit ('store_ln100', top.cpp:100) of variable 't_cur', top.cpp:100 on local variable 'empty' [165]  (0.489 ns)

 <State 3>: 1.790ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln108', top.cpp:108) [121]  (1.790 ns)

 <State 4>: 1.790ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln108', top.cpp:108) [121]  (1.790 ns)

 <State 5>: 1.790ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln108', top.cpp:108) [121]  (1.790 ns)

 <State 6>: 4.328ns
The critical path consists of the following:
	'mul' operation 41 bit ('mul_ln108', top.cpp:108) [121]  (1.790 ns)
	'add' operation 24 bit ('add_ln108', top.cpp:108) [129]  (1.110 ns)
	'xor' operation 1 bit ('xor_ln108', top.cpp:108) [131]  (0.000 ns)
	'and' operation 1 bit ('and_ln108', top.cpp:108) [132]  (0.331 ns)
	'select' operation 1 bit ('select_ln108', top.cpp:108) [139]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln108_2', top.cpp:108) [144]  (0.000 ns)
	'or' operation 1 bit ('or_ln108', top.cpp:108) [145]  (0.000 ns)
	'and' operation 1 bit ('and_ln108_3', top.cpp:108) [147]  (0.331 ns)
	'or' operation 1 bit ('or_ln108_1', top.cpp:108) [153]  (0.331 ns)
	'select' operation 24 bit ('select_ln108_3', top.cpp:108) [154]  (0.435 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('C_addr', top.cpp:92) [60]  (0.000 ns)
	bus write operation ('write_ln109', top.cpp:109) on port 'C' (top.cpp:109) [157]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
