Coverage Report by instance with details

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE
=== Design Unit: work.control_unit_svamod
=================================================================================

Assertion Coverage:
    Assertions                     273       113       160    41.39%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_PSEL
                     input/control_unit_svamod.sv(78)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_PENABLE
                     input/control_unit_svamod.sv(79)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_PWRITE
                     input/control_unit_svamod.sv(80)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_PADDR
                     input/control_unit_svamod.sv(81)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_PWDATA
                     input/control_unit_svamod.sv(82)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_req_in
                     input/control_unit_svamod.sv(83)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_PRDATA
                     input/control_unit_svamod.sv(84)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_PSLVERR
                     input/control_unit_svamod.sv(85)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_PREADY
                     input/control_unit_svamod.sv(86)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_irq_out
                     input/control_unit_svamod.sv(87)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_cfg_reg_out
                     input/control_unit_svamod.sv(88)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_level_reg_out
                     input/control_unit_svamod.sv(89)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_dsp_regs_out
                     input/control_unit_svamod.sv(90)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_cfg_out
                     input/control_unit_svamod.sv(91)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_clr_out
                     input/control_unit_svamod.sv(92)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_level_out
                     input/control_unit_svamod.sv(93)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_tick_out
                     input/control_unit_svamod.sv(94)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_audio0_out
                     input/control_unit_svamod.sv(95)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_audio1_out
                     input/control_unit_svamod.sv(96)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_play_out
                     input/control_unit_svamod.sv(97)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_rindex
                     input/control_unit_svamod.sv(99)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_apbwrite
                     input/control_unit_svamod.sv(100)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_apbread
                     input/control_unit_svamod.sv(101)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_rbank_r
                     input/control_unit_svamod.sv(102)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_start
                     input/control_unit_svamod.sv(103)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_stop
                     input/control_unit_svamod.sv(104)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_clr
                     input/control_unit_svamod.sv(105)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_irqack
                     input/control_unit_svamod.sv(106)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_req_r
                     input/control_unit_svamod.sv(107)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_play_r
                     input/control_unit_svamod.sv(108)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_irq_r
                     input/control_unit_svamod.sv(109)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_ldata_r
                     input/control_unit_svamod.sv(110)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_lhead_r
                     input/control_unit_svamod.sv(111)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_ltail_r
                     input/control_unit_svamod.sv(112)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_llooped_r
                     input/control_unit_svamod.sv(113)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_lempty
                     input/control_unit_svamod.sv(114)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_lfull
                     input/control_unit_svamod.sv(115)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_lfifo
                     input/control_unit_svamod.sv(116)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_rdata_r
                     input/control_unit_svamod.sv(117)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_rhead_r
                     input/control_unit_svamod.sv(118)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_rtail_r
                     input/control_unit_svamod.sv(119)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_rlooped_r
                     input/control_unit_svamod.sv(120)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_rempty
                     input/control_unit_svamod.sv(121)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_rfull
                     input/control_unit_svamod.sv(122)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/X_rfifo
                     input/control_unit_svamod.sv(123)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_reset
                     input/apb_assumes.svh(10)          0         42         71          0        113          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_psel_1
                     input/apb_assumes.svh(22)          0          4         31         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_psel_0
                     input/apb_assumes.svh(35)          0         31          4         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_psel_before_penable
                     input/apb_assumes.svh(47)          0          2         33         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_penable_fall
                     input/apb_assumes.svh(58)          0          2         33         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_penable_hold
                     input/apb_assumes.svh(69)          0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_bus_hold
                     input/apb_assumes.svh(80)          0          2         33         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_apb_access
                     input/apb_assumes.svh(101)
                                                        0          2         33         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_paddr_align
                     input/apb_assumes.svh(112)
                                                        0          4         31         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_req_in_pulse
                     input/control_unit_svamod.sv(144)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/mf_req_in_first
                     input/control_unit_svamod.sv(156)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_pready_on
                     input/control_unit_svamod.sv(166)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_pslverr_off
                     input/control_unit_svamod.sv(176)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_prdata_off
                     input/control_unit_svamod.sv(186)
                                                        0         31          4         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_clr_out_pulse
                     input/control_unit_svamod.sv(196)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_clr_out_valid_high
                     input/control_unit_svamod.sv(206)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_cfg_out_pulse
                     input/control_unit_svamod.sv(216)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_cfg_out_valid_high
                     input/control_unit_svamod.sv(226)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_start_play
                     input/control_unit_svamod.sv(236)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_valid_start_play
                     input/control_unit_svamod.sv(246)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_stop_play
                     input/control_unit_svamod.sv(256)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_valid_stop_play
                     input/control_unit_svamod.sv(266)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_level_out_pulse
                     input/control_unit_svamod.sv(276)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_level_out_valid_high
                     input/control_unit_svamod.sv(286)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_tick_standby
                     input/control_unit_svamod.sv(296)
                                                        0         35       4000         21       4056          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_tick_out_high
                     input/control_unit_svamod.sv(306)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_tick_out_low
                     input/control_unit_svamod.sv(316)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_fifo_drain
                     input/control_unit_svamod.sv(329)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_irq_out_rise_first
                     input/control_unit_svamod.sv(339)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_irq_out_high
                     input/control_unit_svamod.sv(351)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_irq_out_standby
                     input/control_unit_svamod.sv(361)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_irq_out_down
                     input/control_unit_svamod.sv(371)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_cfg_reg_drv
                     input/control_unit_svamod.sv(381)
                                                        0          1         34         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/af_level_reg_drv
                     input/control_unit_svamod.sv(391)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_pslverr
                     input/control_unit_wba.svh(8)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_pready
                     input/control_unit_wba.svh(18)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rindex_on
                     input/control_unit_wba.svh(28)
                                                        0          4         31         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rindex_off
                     input/control_unit_wba.svh(38)
                                                        0         31          4         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_index_range
                     input/control_unit_wba.svh(48)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_apbwrite_on
                     input/control_unit_wba.svh(58)
                                                        0          1         34         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_apbwrite_off
                     input/control_unit_wba.svh(68)
                                                        0         34          1         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_apbread_on
                     input/control_unit_wba.svh(78)
                                                        0          1         34         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_apbread_off
                     input/control_unit_wba.svh(88)
                                                        0         34          1         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rbank_r_write
                     input/control_unit_wba.svh(98)
                                                        0          1         34         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_status_reg_play
                     input/control_unit_wba.svh(108)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_status_reg_standby
                     input/control_unit_wba.svh(118)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rbank_r_stable
                     input/control_unit_wba.svh(128)
                                                        0         34       1002         21       1057          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_cfg_reg_out
                     input/control_unit_wba.svh(138)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_level_reg_out
                     input/control_unit_wba.svh(148)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_dsp_regs_out
                     input/control_unit_wba.svh(158)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_ldata_r_write
                     input/control_unit_wba.svh(169)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_ldata_r_failed_write
                     input/control_unit_wba.svh(179)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_ldata_r_stable
                     input/control_unit_wba.svh(189)
                                                        0         35       1001         21       1057          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_lhead_r_inc
                     input/control_unit_wba.svh(199)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_lhead_r_loop
                     input/control_unit_wba.svh(209)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_lhead_r_stable
                     input/control_unit_wba.svh(219)
                                                        0         35       1001         21       1057          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_llooped_r_on
                     input/control_unit_wba.svh(229)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_llooped_r_off_1
                     input/control_unit_wba.svh(239)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_llooped_r_off_2
                     input/control_unit_wba.svh(249)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_llooped_r_stable
                     input/control_unit_wba.svh(259)
                                                        0         35       1001         21       1057          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_ltail_r_inc_1
                     input/control_unit_wba.svh(269)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_ltail_r_inc_2
                     input/control_unit_wba.svh(279)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_ltail_r_loop_1
                     input/control_unit_wba.svh(289)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_ltail_r_loop_2
                     input/control_unit_wba.svh(299)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_ltail_r_stable
                     input/control_unit_wba.svh(310)
                                                        0         35       1001         21       1057          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_lempty_on
                     input/control_unit_wba.svh(320)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_lempty_of
                     input/control_unit_wba.svh(330)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_lfull_on
                     input/control_unit_wba.svh(340)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_lfull_off
                     input/control_unit_wba.svh(350)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_lfifo_output_on
                     input/control_unit_wba.svh(360)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_lfifo_output_off
                     input/control_unit_wba.svh(370)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rdata_r_write
                     input/control_unit_wba.svh(382)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rdata_r_failed_write
                     input/control_unit_wba.svh(392)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rdata_r_stable
                     input/control_unit_wba.svh(402)
                                                        0         35       1001         21       1057          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rhead_r_inc
                     input/control_unit_wba.svh(412)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rhead_r_loop
                     input/control_unit_wba.svh(422)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rhead_r_stable
                     input/control_unit_wba.svh(432)
                                                        0         35       1001         21       1057          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rlooped_r_on
                     input/control_unit_wba.svh(442)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rlooped_r_off_1
                     input/control_unit_wba.svh(452)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rlooped_r_off_2
                     input/control_unit_wba.svh(462)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rlooped_r_stable
                     input/control_unit_wba.svh(472)
                                                        0         35       1001         21       1057          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rtail_r_inc_1
                     input/control_unit_wba.svh(482)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rtail_r_inc_2
                     input/control_unit_wba.svh(492)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rtail_r_loop_1
                     input/control_unit_wba.svh(502)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rtail_r_loop_2
                     input/control_unit_wba.svh(512)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rtail_r_stable
                     input/control_unit_wba.svh(523)
                                                        0         35       1001         21       1057          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rempty_on
                     input/control_unit_wba.svh(533)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rempty_of
                     input/control_unit_wba.svh(543)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rfull_on
                     input/control_unit_wba.svh(553)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rfull_off
                     input/control_unit_wba.svh(563)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rfifo_output_on
                     input/control_unit_wba.svh(573)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_rfifo_output_off
                     input/control_unit_wba.svh(583)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_prdata_rbank
                     input/control_unit_wba.svh(596)
                                                        0          4         31         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_prdata_lfifo
                     input/control_unit_wba.svh(606)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_prdata_rfifo
                     input/control_unit_wba.svh(616)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_prdata_off
                     input/control_unit_wba.svh(626)
                                                        0         31          4         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_play_r_rise
                     input/control_unit_wba.svh(636)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_play_r_fall
                     input/control_unit_wba.svh(646)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_play_r_stable
                     input/control_unit_wba.svh(656)
                                                        0         35       4000         21       4056          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_play_out_state
                     input/control_unit_wba.svh(666)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_clr_on
                     input/control_unit_wba.svh(676)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_clr_off
                     input/control_unit_wba.svh(686)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_clr_out
                     input/control_unit_wba.svh(696)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_cfg_out_on
                     input/control_unit_wba.svh(706)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_cfg_out_off
                     input/control_unit_wba.svh(716)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_start_on
                     input/control_unit_wba.svh(726)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_start_off
                     input/control_unit_wba.svh(736)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_stop_on
                     input/control_unit_wba.svh(746)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_stop_off
                     input/control_unit_wba.svh(756)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_level_out_on
                     input/control_unit_wba.svh(766)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_level_out_off
                     input/control_unit_wba.svh(776)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_irqack_on
                     input/control_unit_wba.svh(786)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_irqack_off
                     input/control_unit_wba.svh(796)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_tick_out_on
                     input/control_unit_wba.svh(806)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_tick_out_of
                     input/control_unit_wba.svh(816)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_req_r_on
                     input/control_unit_wba.svh(826)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_req_r_off
                     input/control_unit_wba.svh(836)
                                                        0         35       4000         21       4056          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_irq_r_rise
                     input/control_unit_wba.svh(846)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_irq_r_fall_stop
                     input/control_unit_wba.svh(856)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_irq_r_fall_irqack
                     input/control_unit_wba.svh(866)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_irq_r_stable
                     input/control_unit_wba.svh(876)
                                                        0         35       4000         21       4056          0           2 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/ar_irq_out
                     input/control_unit_wba.svh(886)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[105]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[104]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[103]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[102]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[101]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[100]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[99]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[98]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[97]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[96]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[95]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[94]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[93]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[92]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[91]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[90]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[89]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[88]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[87]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[86]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[85]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[84]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[83]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[82]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[81]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[80]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[79]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[78]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[77]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[76]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[75]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[74]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[73]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[72]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[71]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[70]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[69]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[68]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[67]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[66]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[65]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[64]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[63]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[62]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[61]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[60]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[59]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[58]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[57]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[56]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[55]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[54]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[53]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[52]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[51]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[50]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[49]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[48]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[47]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[46]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[45]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[44]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[43]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[42]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[41]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[40]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[39]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[38]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[37]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[36]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[35]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[34]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[33]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[32]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[31]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[30]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[29]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[28]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[27]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[26]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[25]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[24]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[23]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[22]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[21]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[20]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[19]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[18]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[17]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[16]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[15]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[14]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[13]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[12]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[11]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[10]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[9]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[8]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[7]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[6]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[5]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[4]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[3]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[2]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[1]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[0]/af_dsp_regs_drv
                     input/control_unit_svamod.sv(402)
                                                        0          0         35         21         56          0           0 off

Covergroup Coverage:
    Covergroups                      2        na        na    22.50%
        Coverpoints/Crosses          4        na        na        na
            Covergroup Bins         25         4        21    16.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cg_rbwrites 
                                                       20.00%        100          -    Uncovered            
    covered/total bins:                                     1          5          -                      
    missing/total bins:                                     4          5          -                      
    % Hit:                                             20.00%        100          -                      
    Coverpoint addresses                               20.00%        100          -    Uncovered            
        covered/total bins:                                 1          5          -                      
        missing/total bins:                                 4          5          -                      
        % Hit:                                         20.00%        100          -                      
 Covergroup instance \/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/rbwrites_cg  
                                                       20.00%        100          -    Uncovered            
    covered/total bins:                                     1          5          -                      
    missing/total bins:                                     4          5          -                      
    % Hit:                                             20.00%        100          -                      
    Coverpoint addresses                               20.00%        100          -    Uncovered            
        covered/total bins:                                 1          5          -                      
        missing/total bins:                                 4          5          -                      
        % Hit:                                         20.00%        100          -                      
        bin cmd_reg                                         0          1          -    ZERO                 
        bin cfg_reg                                         4          1          -    Covered              
        bin level_reg                                       0          1          -    ZERO                 
        bin dsp_regs[587202564]                             0          1          -    ZERO                 
        bin dsp_regs[587202669]                             0          1          -    ZERO                 
        default bin illegal[0]                           2052                     -    Occurred             
        default bin illegal[1073741823]                  2000                     -    Occurred             
 TYPE /audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cg_commands 
                                                       25.00%        100          -    Uncovered            
    covered/total bins:                                     3         20          -                      
    missing/total bins:                                    17         20          -                      
    % Hit:                                             15.00%        100          -                      
    Coverpoint commands                                16.66%        100          -    Uncovered            
        covered/total bins:                                 1          6          -                      
        missing/total bins:                                 5          6          -                      
        % Hit:                                         16.66%        100          -                      
    Coverpoint modes                                   50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
    Cross command_modes                                 8.33%        100          -    Uncovered            
        covered/total bins:                                 1         12          -                      
        missing/total bins:                                11         12          -                      
        % Hit:                                          8.33%        100          -                      
 Covergroup instance \/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/commands_cg  
                                                       25.00%        100          -    Uncovered            
    covered/total bins:                                     3         20          -                      
    missing/total bins:                                    17         20          -                      
    % Hit:                                             15.00%        100          -                      
    Coverpoint commands                                16.66%        100          -    Uncovered            
        covered/total bins:                                 1          6          -                      
        missing/total bins:                                 5          6          -                      
        % Hit:                                         16.66%        100          -                      
        bin start_cmd                                       0          1          -    ZERO                 
        bin stop_cmd                                        0          1          -    ZERO                 
        bin level_cmd                                       0          1          -    ZERO                 
        bin irqack_cmd                                      0          1          -    ZERO                 
        bin clr_cmd                                      1014          1          -    Covered              
        bin cfg_cmd                                         0          1          -    ZERO                 
        default bin illegal_cmd[0]                       1042                     -    Occurred             
        default bin illegal_cmd[4294967295]              2000                     -    Occurred             
    Coverpoint modes                                   50.00%        100          -    Uncovered            
        covered/total bins:                                 1          2          -                      
        missing/total bins:                                 1          2          -                      
        % Hit:                                         50.00%        100          -                      
        bin standby                                      4056          1          -    Covered              
        bin playing                                         0          1          -    ZERO                 
    Cross command_modes                                 8.33%        100          -    Uncovered            
        covered/total bins:                                 1         12          -                      
        missing/total bins:                                11         12          -                      
        % Hit:                                          8.33%        100          -                      
        Auto, Default and User Defined Bins:
            bin <clr_cmd,standby>                        1014          1          -    Covered              
            bin <cfg_cmd,*>                                 0          1          2    ZERO                 
            bin <irqack_cmd,*>                              0          1          2    ZERO                 
            bin <level_cmd,*>                               0          1          2    ZERO                 
            bin <stop_cmd,*>                                0          1          2    ZERO                 
            bin <start_cmd,*>                               0          1          2    ZERO                 
            bin <*,playing>                                 0          1          6    ZERO                 

Directive Coverage:
    Directives                     217        60       157    27.64%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_pready_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(167)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_pslverr_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(177)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_prdata_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(187)
                                                                                31 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_clr_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(197)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_clr_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(207)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_cfg_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(217)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_cfg_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(227)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_start_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(237)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_valid_start_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(247)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_stop_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(257)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_valid_stop_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(267)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_level_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(277)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_level_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(287)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_tick_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(297)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_tick_out_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(307)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_tick_out_low 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(317)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_fifo_drain 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(330)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_rise_first 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(340)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(352)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(362)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_down 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(372)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_cfg_reg_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(382)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_level_reg_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(392)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_pslverr 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(9)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_pready 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(19)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rindex_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(29)
                                                                                 4 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rindex_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(39)
                                                                                31 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_index_range 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(49)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_apbwrite_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(59)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_apbwrite_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(69)
                                                                                34 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_apbread_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(79)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_apbread_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(89)
                                                                                34 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rbank_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(99)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_status_reg_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(109)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_status_reg_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(119)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rbank_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(129)
                                                                                34 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_cfg_reg_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(139)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_level_reg_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(149)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_dsp_regs_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(159)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ldata_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(170)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ldata_r_failed_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(180)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ldata_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(190)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lhead_r_inc 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(200)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lhead_r_loop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(210)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lhead_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(220)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(230)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_off_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(240)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_off_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(250)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(260)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_inc_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(270)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_inc_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(280)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_loop_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(290)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_loop_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(300)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(311)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lempty_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(321)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lempty_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(331)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfull_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(341)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfull_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(351)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfifo_output_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(361)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfifo_output_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(371)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rdata_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(383)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rdata_r_failed_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(393)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rdata_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(403)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rhead_r_inc 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(413)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rhead_r_loop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(423)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rhead_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(433)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rlooped_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(443)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rlooped_r_off_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(453)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rlooped_r_off_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(463)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rlooped_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(473)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rtail_r_inc_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(483)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rtail_r_inc_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(493)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rtail_r_loop_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(503)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rtail_r_loop_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(513)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rtail_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(524)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rempty_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(534)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rempty_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(544)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rfull_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(554)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rfull_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(564)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rfifo_output_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(574)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rfifo_output_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(584)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_rbank 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(597)
                                                                                 4 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_lfifo 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(607)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_rfifo 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(617)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(627)
                                                                                31 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_r_rise 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(637)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_r_fall 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(647)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(657)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_out_state 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(667)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_clr_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(677)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_clr_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(687)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_clr_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(697)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_cfg_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(707)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_cfg_out_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(717)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_start_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(727)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_start_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(737)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_stop_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(747)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_stop_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(757)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_level_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(767)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_level_out_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(777)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irqack_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(787)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irqack_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(797)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_tick_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(807)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_tick_out_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(817)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_req_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(827)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_req_r_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(837)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_rise 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(847)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_fall_stop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(857)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_fall_irqack 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(867)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(877)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(887)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[105]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[104]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[103]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[102]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[101]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[100]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[99]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[98]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[97]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[96]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[95]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[94]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[93]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[92]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[91]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[90]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[89]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[88]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[87]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[86]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[85]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[84]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[83]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[82]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[81]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[80]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[79]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[78]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[77]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[76]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[75]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[74]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[73]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[72]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[71]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[70]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[69]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[68]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[67]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[66]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[65]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[64]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[63]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[62]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[61]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[60]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[59]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[58]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[57]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[56]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[55]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[54]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[53]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[52]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[51]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[50]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[49]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[48]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[47]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[46]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[45]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[44]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[43]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[42]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[41]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[40]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[39]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[38]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[37]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[36]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[35]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[34]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[33]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[32]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[31]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[30]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[29]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[28]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[27]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[26]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[25]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[24]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[23]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[22]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[21]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[20]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[19]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[18]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[17]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[16]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[15]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[14]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[13]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[12]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[11]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[10]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[9]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[8]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[7]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[6]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[5]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[4]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[3]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[2]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[1]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[0]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/control_unit_svamod.sv
    457             1                          1     
    458             1                          1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1584       158      1426     9.97%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                      PRDATA[1-31]           0           0           0           0           0           0           3        0.00 
                                            PREADY           0           0           0           0           0           0           3        0.00 
                                           PSLVERR           0           0           0           0           0           0           3        0.00 
                                  audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                           cfg_out           0           0           0           0           0           0           3        0.00 
                                    cfg_reg_out[0]           0           1           0           0           0           0           3       16.66 
                                 cfg_reg_out[1-31]           0           0           0           0           0           0           3        0.00 
                                               clr           0           0           0           0           0           0           3        0.00 
                                           clr_out           0           0           0           0           0           0           3        0.00 
                                           irq_out           0           0           0           0           0           0           3        0.00 
                                             irq_r           0           0           0           0           0           0           3        0.00 
                                            irqack           0           0           0           0           0           0           3        0.00 
                                            lempty           0           0           0           0           0           0           3        0.00 
                                         level_out           0           0           0           0           0           0           3        0.00 
                               level_reg_out[0-31]           0           0           0           0           0           0           3        0.00 
                                       lfifo[0-23]           0           0           0           0           0           0           3        0.00 
                                             lfull           0           0           0           0           0           0           3        0.00 
                                      lhead_r[0-5]           0           0           0           0           0           0           3        0.00 
                                         llooped_r           0           0           0           0           0           0           3        0.00 
                                      ltail_r[0-5]           0           0           0           0           0           0           3        0.00 
                                          play_out           0           0           0           0           0           0           3        0.00 
                                            play_r           0           0           0           0           0           0           3        0.00 
                                            rempty           0           0           0           0           0           0           3        0.00 
                                            req_in           0           0           0           0           0           0           3        0.00 
                                             req_r           0           0           0           0           0           0           3        0.00 
                                       rfifo[0-23]           0           0           0           0           0           0           3        0.00 
                                             rfull           0           0           0           0           0           0           3        0.00 
                                      rhead_r[0-5]           0           0           0           0           0           0           3        0.00 
                                         rlooped_r           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                      rtail_r[0-5]           0           0           0           0           0           0           3        0.00 
                                             start           0           0           0           0           0           0           3        0.00 
                                              stop           0           0           0           0           0           0           3        0.00 
                                          tick_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        316 
Toggled Node Count   =         78 
Untoggled Node Count =        238 

Toggle Coverage      =       9.97% (158 of 1584 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/control_unit_1
=== Design Unit: work.control_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        68        33        35    48.52%

================================Branch Details================================

Branch Coverage for instance /audioport_tb/DUT_INSTANCE/control_unit_1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/control_unit.sv
------------------------------------IF Branch------------------------------------
    53                                        11     Count coming in to IF
    53              1                          2     
    55              1                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    57                                         9     Count coming in to IF
    57              1                          1     
                                               8     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    60                                         9     Count coming in to IF
    60              1                    ***0***     
    63              1                    ***0***     
                                               9     All False Count
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    70                                         9     Count coming in to IF
    70              1                          4     
    72              1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    82                                         3     Count coming in to IF
    82              1                          2     
    84              1                    ***0***     
    86              1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    92                                         3     Count coming in to IF
    92              1                          2     
    94              1                    ***0***     
    96              1                          1     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    109                                       15     Count coming in to IF
    109             1                          2     
                                              13     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    110                                        2     Count coming in to CASE
    111             1                    ***0***     
    112             1                    ***0***     
    113             1                    ***0***     
    114             1                    ***0***     
    115             1                    ***0***     
    116             1                    ***0***     
    117             1                          2     
Branch totals: 1 hit of 7 branches = 14.28%

------------------------------------IF Branch------------------------------------
    111                                  ***0***     Count coming in to IF
    111             2                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    123                                        3     Count coming in to IF
    123             1                          2     
    125             1                          1     
    127             1                    ***0***     
    129             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 2 hits of 5 branches = 40.00%

------------------------------------IF Branch------------------------------------
    135                                        3     Count coming in to IF
    135             1                          2     
    141             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    157                                       16     Count coming in to IF
    157             1                    ***0***     
                                              16     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    159                                  ***0***     Count coming in to IF
    159             1                    ***0***     
    162             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    168                                       16     Count coming in to IF
    168             1                    ***0***     
                                              16     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    169                                  ***0***     Count coming in to IF
    169             1                    ***0***     
    172             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    178                                       16     Count coming in to IF
    178             1                    ***0***     
                                              16     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    190                                        1     Count coming in to IF
    190             1                          1     
    190             2                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    194                                        3     Count coming in to IF
    194             1                          2     
    200             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    216                                       16     Count coming in to IF
    216             1                    ***0***     
                                              16     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    218                                  ***0***     Count coming in to IF
    218             1                    ***0***     
    221             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    227                                       16     Count coming in to IF
    227             1                    ***0***     
                                              16     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    228                                  ***0***     Count coming in to IF
    228             1                    ***0***     
    231             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    237                                       16     Count coming in to IF
    237             1                    ***0***     
                                              16     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    249                                        1     Count coming in to IF
    249             1                          1     
    249             2                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    255                                       14     Count coming in to IF
    255             1                          5     
                                               9     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    256                                        5     Count coming in to IF
    256             1                          3     
    258             1                    ***0***     
    260             1                    ***0***     
                                               2     All False Count
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    274                                        1     Count coming in to IF
    274             1                    ***0***     
    274             2                          1     
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      31         5        26    16.12%

================================Condition Details================================

Condition Coverage for instance /audioport_tb/DUT_INSTANCE/control_unit_1 --

  File input/control_unit.sv
----------------Focused Condition View-------------------
Line       57 Item    1  (apbwrite && (rindex < 110))
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       109 Item    1  (apbwrite && (rindex == 0))
Condition totals: 2 of 2 input terms covered = 100.00%

----------------Focused Condition View-------------------
Line       127 Item    1  (stop || irqack)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
        stop         N  No hits                  Hit '_0' and '_1'
      irqack         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  stop_0                ~irqack                       
  Row   2:    ***0***  stop_1                -                             
  Row   3:    ***0***  irqack_0              ~stop                         
  Row   4:    ***0***  irqack_1              ~stop                         

----------------Focused Condition View-------------------
Line       129 Item    1  (lempty && rempty)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      lempty         N  No hits                  Hit '_0' and '_1'
      rempty         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  lempty_0              -                             
  Row   2:    ***0***  lempty_1              rempty                        
  Row   3:    ***0***  rempty_0              lempty                        
  Row   4:    ***0***  rempty_1              lempty                        

----------------Focused Condition View-------------------
Line       157 Item    1  ((apbwrite && (rindex == 110)) && ~lfull)
Condition totals: 0 of 3 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
         apbwrite         N  '_1' not hit             Hit '_1'
  (rindex == 110)         N  '_1' not hit             Hit '_1'
            lfull         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  apbwrite_0            -                             
  Row   2:    ***0***  apbwrite_1            (~lfull && (rindex == 110))   
  Row   3:          1  (rindex == 110)_0     apbwrite                      
  Row   4:    ***0***  (rindex == 110)_1     (~lfull && apbwrite)          
  Row   5:    ***0***  lfull_0               (apbwrite && (rindex == 110)) 
  Row   6:    ***0***  lfull_1               (apbwrite && (rindex == 110)) 

----------------Focused Condition View-------------------
Line       159 Item    1  (lhead_r == (60 - 1))
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (lhead_r == (60 - 1))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (lhead_r == (60 - 1))_0  -                             
  Row   2:    ***0***  (lhead_r == (60 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       168 Item    1  (((play_r && req_r) && ~lempty) || ((apbread && (rindex == 110)) && ~lempty))
Condition totals: 0 of 5 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
           play_r         N  '_1' not hit             Hit '_1'
            req_r         N  No hits                  Hit '_0' and '_1'
           lempty         N  No hits                  Hit '_0' and '_1'
          apbread         N  '_1' not hit             Hit '_1'
  (rindex == 110)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  play_r_0              ~((apbread && (rindex == 110)) && ~lempty)
  Row   2:    ***0***  play_r_1              (~lempty && req_r)            
  Row   3:    ***0***  req_r_0               (~((apbread && (rindex == 110)) && ~lempty) && play_r)
  Row   4:    ***0***  req_r_1               (~lempty && play_r)           
  Row   5:    ***0***  lempty_0              (play_r && req_r), (~((play_r && req_r) && ~lempty) && (apbread && (rindex == 110)))
  Row   6:    ***0***  lempty_1              (play_r && req_r), (apbread && (rindex == 110))
  Row   7:          1  apbread_0             ~((play_r && req_r) && ~lempty)
  Row   8:    ***0***  apbread_1             (~((play_r && req_r) && ~lempty) && ~lempty && (rindex == 110))
  Row   9:          1  (rindex == 110)_0     (~((play_r && req_r) && ~lempty) && apbread)
 Row   10:    ***0***  (rindex == 110)_1     (~((play_r && req_r) && ~lempty) && ~lempty && apbread)

----------------Focused Condition View-------------------
Line       169 Item    1  (ltail_r == (60 - 1))
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (ltail_r == (60 - 1))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (ltail_r == (60 - 1))_0  -                             
  Row   2:    ***0***  (ltail_r == (60 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       216 Item    1  ((apbwrite && (rindex == 111)) && ~rfull)
Condition totals: 0 of 3 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
         apbwrite         N  '_1' not hit             Hit '_1'
  (rindex == 111)         N  '_1' not hit             Hit '_1'
            rfull         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  apbwrite_0            -                             
  Row   2:    ***0***  apbwrite_1            (~rfull && (rindex == 111))   
  Row   3:          1  (rindex == 111)_0     apbwrite                      
  Row   4:    ***0***  (rindex == 111)_1     (~rfull && apbwrite)          
  Row   5:    ***0***  rfull_0               (apbwrite && (rindex == 111)) 
  Row   6:    ***0***  rfull_1               (apbwrite && (rindex == 111)) 

----------------Focused Condition View-------------------
Line       218 Item    1  (rhead_r == (60 - 1))
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (rhead_r == (60 - 1))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (rhead_r == (60 - 1))_0  -                             
  Row   2:    ***0***  (rhead_r == (60 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       227 Item    1  (((play_r && req_r) && ~rempty) || ((apbread && (rindex == 111)) && ~rempty))
Condition totals: 0 of 5 input terms covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
           play_r         N  '_1' not hit             Hit '_1'
            req_r         N  No hits                  Hit '_0' and '_1'
           rempty         N  No hits                  Hit '_0' and '_1'
          apbread         N  '_1' not hit             Hit '_1'
  (rindex == 111)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  play_r_0              ~((apbread && (rindex == 111)) && ~rempty)
  Row   2:    ***0***  play_r_1              (~rempty && req_r)            
  Row   3:    ***0***  req_r_0               (~((apbread && (rindex == 111)) && ~rempty) && play_r)
  Row   4:    ***0***  req_r_1               (~rempty && play_r)           
  Row   5:    ***0***  rempty_0              (play_r && req_r), (~((play_r && req_r) && ~rempty) && (apbread && (rindex == 111)))
  Row   6:    ***0***  rempty_1              (play_r && req_r), (apbread && (rindex == 111))
  Row   7:          1  apbread_0             ~((play_r && req_r) && ~rempty)
  Row   8:    ***0***  apbread_1             (~((play_r && req_r) && ~rempty) && ~rempty && (rindex == 111))
  Row   9:          1  (rindex == 111)_0     (~((play_r && req_r) && ~rempty) && apbread)
 Row   10:    ***0***  (rindex == 111)_1     (~((play_r && req_r) && ~rempty) && ~rempty && apbread)

----------------Focused Condition View-------------------
Line       228 Item    1  (rtail_r == (60 - 1))
Condition totals: 0 of 1 input term covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  (rtail_r == (60 - 1))         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  (rtail_r == (60 - 1))_0  -                             
  Row   2:    ***0***  (rtail_r == (60 - 1))_1  -                             

----------------Focused Condition View-------------------
Line       256 Item    1  (rindex < 110)
Condition totals: 1 of 1 input term covered = 100.00%

----------------Focused Condition View-------------------
Line       258 Item    1  (rindex == 110)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (rindex == 110)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (rindex == 110)_0     -                             
  Row   2:    ***0***  (rindex == 110)_1     -                             

----------------Focused Condition View-------------------
Line       260 Item    1  (rindex == 111)
Condition totals: 0 of 1 input term covered = 0.00%

       Input Term   Covered  Reason for no coverage   Hint
      -----------  --------  -----------------------  --------------
  (rindex == 111)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (rindex == 111)_0     -                             
  Row   2:    ***0***  (rindex == 111)_1     -                             


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                     16         6        10    37.50%

================================Expression Details================================

Expression Coverage for instance /audioport_tb/DUT_INSTANCE/control_unit_1 --

  File input/control_unit.sv
----------------Focused Expression View-----------------
Line       77 Item    1  ((PSEL && PENABLE) && PWRITE)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       78 Item    1  ((PSEL && PENABLE) && ~PWRITE)
Expression totals: 3 of 3 input terms covered = 100.00%

----------------Focused Expression View-----------------
Line       188 Item    1  ((lhead_r == ltail_r) && ~llooped_r)
Expression totals: 0 of 2 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (lhead_r == ltail_r)         N  '_0' not hit             Hit '_0'
             llooped_r         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (lhead_r == ltail_r)_0  -                             
  Row   2:          1  (lhead_r == ltail_r)_1  ~llooped_r                    
  Row   3:          1  llooped_r_0             (lhead_r == ltail_r)          
  Row   4:    ***0***  llooped_r_1             (lhead_r == ltail_r)          

----------------Focused Expression View-----------------
Line       189 Item    1  ((lhead_r == ltail_r) && llooped_r)
Expression totals: 0 of 2 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (lhead_r == ltail_r)         N  No hits                  Hit '_0' and '_1'
             llooped_r         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (lhead_r == ltail_r)_0  -                             
  Row   2:    ***0***  (lhead_r == ltail_r)_1  llooped_r                     
  Row   3:          1  llooped_r_0             (lhead_r == ltail_r)          
  Row   4:    ***0***  llooped_r_1             (lhead_r == ltail_r)          

----------------Focused Expression View-----------------
Line       247 Item    1  ((rhead_r == rtail_r) && ~rlooped_r)
Expression totals: 0 of 2 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (rhead_r == rtail_r)         N  '_0' not hit             Hit '_0'
             rlooped_r         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (rhead_r == rtail_r)_0  -                             
  Row   2:          1  (rhead_r == rtail_r)_1  ~rlooped_r                    
  Row   3:          1  rlooped_r_0             (rhead_r == rtail_r)          
  Row   4:    ***0***  rlooped_r_1             (rhead_r == rtail_r)          

----------------Focused Expression View-----------------
Line       248 Item    1  ((rhead_r == rtail_r) && rlooped_r)
Expression totals: 0 of 2 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  (rhead_r == rtail_r)         N  No hits                  Hit '_0' and '_1'
             rlooped_r         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:    ***0***  (rhead_r == rtail_r)_0  -                             
  Row   2:    ***0***  (rhead_r == rtail_r)_1  rlooped_r                     
  Row   3:          1  rlooped_r_0             (rhead_r == rtail_r)          
  Row   4:    ***0***  rlooped_r_1             (rhead_r == rtail_r)          

----------------Focused Expression View-----------------
Line       274 Item    1  (play_r? req_r: 1'b0)
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      play_r         N  '_1' not hit             Hit '_1'
       req_r         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  play_r_0              -                             
  Row   2:    ***0***  play_r_1              req_r                         
  Row   3:    ***0***  req_r_0               play_r                        
  Row   4:    ***0***  req_r_1               play_r                        


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     102        65        37    63.72%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/control_unit_1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/control_unit.sv
    52              1                         11     
    54              1                          2     
    58              1                          1     
    61              1                    ***0***     
    64              1                    ***0***     
    69              1                          9     
    71              1                          4     
    73              1                          5     
    77              1                         19     
    78              1                         19     
    81              1                          3     
    83              1                          2     
    85              1                    ***0***     
    87              1                    ***0***     
    91              1                          3     
    93              1                          2     
    95              1                    ***0***     
    97              1                          1     
    101             1                         15     
    102             1                         15     
    103             1                         15     
    104             1                         15     
    105             1                         15     
    106             1                         15     
    107             1                         15     
    111             1                    ***0***     
    112             1                    ***0***     
    113             1                    ***0***     
    114             1                    ***0***     
    115             1                    ***0***     
    116             1                    ***0***     
    118             1                          2     
    122             1                          3     
    124             1                          2     
    126             1                          1     
    128             1                    ***0***     
    130             1                    ***0***     
    134             1                          3     
    136             1                          2     
    137             1                          2     
    138             1                          2     
    139             1                          2     
    142             1                          1     
    143             1                          1     
    144             1                          1     
    145             1                          1     
    149             1                         16     
    151             1                         16     
    152             1                         16     
    153             1                         16     
    154             1                         16     
    158             1                    ***0***     
    160             1                    ***0***     
    161             1                    ***0***     
    163             1                    ***0***     
    170             1                    ***0***     
    171             1                    ***0***     
    173             1                    ***0***     
    179             1                    ***0***     
    180             1                    ***0***     
    181             1                    ***0***     
    182             1                    ***0***     
    188             1                          2     
    189             1                          2     
    190             1                          2     
    193             1                          3     
    195             1                          2     
    196             1                          2     
    197             1                          2     
    198             1                          2     
    201             1                          1     
    202             1                          1     
    203             1                          1     
    204             1                          1     
    208             1                         16     
    210             1                         16     
    211             1                         16     
    212             1                         16     
    213             1                         16     
    217             1                    ***0***     
    219             1                    ***0***     
    220             1                    ***0***     
    222             1                    ***0***     
    229             1                    ***0***     
    230             1                    ***0***     
    232             1                    ***0***     
    238             1                    ***0***     
    239             1                    ***0***     
    240             1                    ***0***     
    241             1                    ***0***     
    247             1                          2     
    248             1                          2     
    249             1                          2     
    252             1                         14     
    254             1                         14     
    257             1                          3     
    259             1                    ***0***     
    261             1                    ***0***     
    271             1                          3     
    272             1                          2     
    273             1                          3     
    274             1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1740       158      1582     9.08%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/control_unit_1 --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                      PRDATA[1-31]           0           0           0           0           0           0           3        0.00 
                                            PREADY           0           0           0           0           0           0           3        0.00 
                                           PSLVERR           0           0           0           0           0           0           3        0.00 
                                  audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                           cfg_out           0           0           0           0           0           0           3        0.00 
                                    cfg_reg_out[0]           0           1           0           0           0           0           3       16.66 
                                 cfg_reg_out[1-31]           0           0           0           0           0           0           3        0.00 
                                               clr           0           0           0           0           0           0           3        0.00 
                                           clr_out           0           0           0           0           0           0           3        0.00 
                                           irq_out           0           0           0           0           0           0           3        0.00 
                                             irq_r           0           0           0           0           0           0           3        0.00 
                                            irqack           0           0           0           0           0           0           3        0.00 
                                            lempty           0           0           0           0           0           0           3        0.00 
                                         level_out           0           0           0           0           0           0           3        0.00 
                               level_reg_out[0-31]           0           0           0           0           0           0           3        0.00 
                                       lfifo[0-23]           0           0           0           0           0           0           3        0.00 
                                             lfull           0           0           0           0           0           0           3        0.00 
                                     lhead_ns[0-5]           0           0           0           0           0           0           3        0.00 
                                      lhead_r[0-5]           0           0           0           0           0           0           3        0.00 
                                        llooped_ns           0           0           0           0           0           0           3        0.00 
                                         llooped_r           0           0           0           0           0           0           3        0.00 
                                     ltail_ns[0-5]           0           0           0           0           0           0           3        0.00 
                                      ltail_r[0-5]           0           0           0           0           0           0           3        0.00 
                                          play_out           0           0           0           0           0           0           3        0.00 
                                            play_r           0           0           0           0           0           0           3        0.00 
                                            rempty           0           0           0           0           0           0           3        0.00 
                                            req_in           0           0           0           0           0           0           3        0.00 
                                             req_r           0           0           0           0           0           0           3        0.00 
                                       rfifo[0-23]           0           0           0           0           0           0           3        0.00 
                                             rfull           0           0           0           0           0           0           3        0.00 
                                     rhead_ns[0-5]           0           0           0           0           0           0           3        0.00 
                                      rhead_r[0-5]           0           0           0           0           0           0           3        0.00 
                                        rlooped_ns           0           0           0           0           0           0           3        0.00 
                                         rlooped_r           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                     rtail_ns[0-5]           0           0           0           0           0           0           3        0.00 
                                      rtail_r[0-5]           0           0           0           0           0           0           3        0.00 
                                             start           0           0           0           0           0           0           3        0.00 
                                              stop           0           0           0           0           0           0           3        0.00 
                                          tick_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        342 
Toggled Node Count   =         78 
Untoggled Node Count =        264 

Toggle Coverage      =       9.08% (158 of 1740 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/tick_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/tick_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                              d[0]           0           0           0           0           0           0           3        0.00 
                                              z[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/clr_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/clr_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                              d[0]           0           0           0           0           0           0           3        0.00 
                                              z[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/filter_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/filter_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                              d[0]           0           0           0           0           0           0           3        0.00 
                                              z[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/level0_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        192         0       192     0.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/level0_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                           d[0-15]           0           0           0           0           0           0           3        0.00 
                                           z[0-15]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         32 
Toggled Node Count   =          0 
Untoggled Node Count =         32 

Toggle Coverage      =       0.00% (0 of 192 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/level1_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        192         0       192     0.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/level1_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                           d[0-15]           0           0           0           0           0           0           3        0.00 
                                           z[0-15]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         32 
Toggled Node Count   =          0 
Untoggled Node Count =         32 

Toggle Coverage      =       0.00% (0 of 192 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/audio0_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        288         0       288     0.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/audio0_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                           d[0-23]           0           0           0           0           0           0           3        0.00 
                                           z[0-23]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         48 
Toggled Node Count   =          0 
Untoggled Node Count =         48 

Toggle Coverage      =       0.00% (0 of 288 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/audio1_rsci
=== Design Unit: work.mgc_out_dreg_v2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        288         0       288     0.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/audio1_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                           d[0-23]           0           0           0           0           0           0           3        0.00 
                                           z[0-23]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         48 
Toggled Node Count   =          0 
Untoggled Node Count =         48 

Toggle Coverage      =       0.00% (0 of 288 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/ccs_ccore_start_rsci
=== Design Unit: work.ccs_in_v1
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         4         0   100.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/ccs_ccore_start_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          2 
Untoggled Node Count =          0 

Toggle Coverage      =     100.00% (4 of 4 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/ccs_ccore_done_synci
=== Design Unit: work.ccs_sync_out_vld_v1
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst/ccs_ccore_done_synci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                              ivld           0           0           0           0           0           0           3        0.00 
                                               vld           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst
=== Design Unit: work.dsp_unit_read_inputs_core
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
------------------------------------IF Branch------------------------------------
    195                                        5     Count coming in to IF
    195             1                          2     
    198             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      7         2         5    28.57%

================================Expression Details================================

Expression Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst --

  File results/dsp_unit_hls_rtl.v
----------------Focused Expression View-----------------
Line       148 Item    1  (INPUT_LOOP_INPUT_LOOP_nor_tmp ~| ~io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1)
Expression totals: 0 of 2 input terms covered = 0.00%

                                   Input Term   Covered  Reason for no coverage   Hint
                                  -----------  --------  -----------------------  --------------
                INPUT_LOOP_INPUT_LOOP_nor_tmp         N  '_0' not hit             Hit '_0'
  io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                     Non-masking condition(s)      
 ---------  ---------  --------------------                           -------------------------     
  Row   1:    ***0***  INPUT_LOOP_INPUT_LOOP_nor_tmp_0                io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1
  Row   2:          1  INPUT_LOOP_INPUT_LOOP_nor_tmp_1                io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1
  Row   3:    ***0***  io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1_0  ~INPUT_LOOP_INPUT_LOOP_nor_tmp
  Row   4:    ***0***  io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1_1  ~INPUT_LOOP_INPUT_LOOP_nor_tmp

----------------Focused Expression View-----------------
Line       193 Item    1  (this_clr_in ~| this_tick_in)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   this_clr_in         N  '_1' not hit             Hit '_1'
  this_tick_in         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  this_clr_in_0         ~this_tick_in                 
  Row   2:    ***0***  this_clr_in_1         ~this_tick_in                 
  Row   3:          1  this_tick_in_0        ~this_clr_in                  
  Row   4:    ***0***  this_tick_in_1        ~this_clr_in                  

----------------Focused Expression View-----------------
Line       199 Item    1  (ccs_ccore_start_rsci_idat | (INPUT_LOOP_INPUT_LOOP_nor_tmp & io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1))
Expression totals: 2 of 3 input terms covered = 66.66%

                                   Input Term   Covered  Reason for no coverage   Hint
                                  -----------  --------  -----------------------  --------------
                    ccs_ccore_start_rsci_idat         Y
                INPUT_LOOP_INPUT_LOOP_nor_tmp         N  '_0' not hit             Hit '_0'
  io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1         Y

     Rows:       Hits  FEC Target                                     Non-masking condition(s)      
 ---------  ---------  --------------------                           -------------------------     
  Row   1:          1  ccs_ccore_start_rsci_idat_0                    ~(INPUT_LOOP_INPUT_LOOP_nor_tmp & io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1)
  Row   2:          1  ccs_ccore_start_rsci_idat_1                    ~(INPUT_LOOP_INPUT_LOOP_nor_tmp & io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1)
  Row   3:    ***0***  INPUT_LOOP_INPUT_LOOP_nor_tmp_0                (~ccs_ccore_start_rsci_idat && io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1)
  Row   4:          1  INPUT_LOOP_INPUT_LOOP_nor_tmp_1                (~ccs_ccore_start_rsci_idat && io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1)
  Row   5:          1  io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1_0  (~ccs_ccore_start_rsci_idat && INPUT_LOOP_INPUT_LOOP_nor_tmp)
  Row   6:          1  io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1_1  (~ccs_ccore_start_rsci_idat && INPUT_LOOP_INPUT_LOOP_nor_tmp)


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    148             1                          4     
    193             1                          3     
    194             1                          5     
    196             1                          2     
    199             1                          3     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1032         8      1024     0.77%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi/dsp_unit_read_inputs_core_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                     INPUT_LOOP_INPUT_LOOP_nor_tmp           0           0           0           0           0           0           3        0.00 
                                audio0_rsc_z[0-23]           0           0           0           0           0           0           3        0.00 
                                audio1_rsc_z[0-23]           0           0           0           0           0           0           3        0.00 
                                      ccs_MIO_arst           0           1           0           0           0           0           3       16.66 
                           ccs_ccore_done_sync_vld           0           0           0           0           0           0           3        0.00 
                                         clr_rsc_z           0           0           0           0           0           0           3        0.00 
                                      filter_rsc_z           0           0           0           0           0           0           3        0.00 
       io_read_ccs_ccore_start_rsc_sft_lpi_1_dfm_1           0           1           0           0           0           0           3       16.66 
                                level0_rsc_z[0-15]           0           0           0           0           0           0           3        0.00 
                                level1_rsc_z[0-15]           0           0           0           0           0           0           3        0.00 
                      nl_ccs_ccore_done_synci_ivld           0           0           0           0           0           0           3        0.00 
                              this_audio0_in[0-23]           0           0           0           0           0           0           3        0.00 
                              this_audio1_in[0-23]           0           0           0           0           0           0           3        0.00 
                                       this_clr_in           0           0           0           0           0           0           3        0.00 
                                     this_filter_r           0           0           0           0           0           0           3        0.00 
                               this_level0_r[0-15]           0           0           0           0           0           0           3        0.00 
                               this_level1_r[0-15]           0           0           0           0           0           0           3        0.00 
                                      this_tick_in           0           0           0           0           0           0           3        0.00 
                                        tick_rsc_z           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        174 
Toggled Node Count   =          3 
Untoggled Node Count =        171 

Toggle Coverage      =       0.77% (8 of 1032 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi
=== Design Unit: work.dsp_unit_read_inputs
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1012         5      1007     0.49%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/read_inputs_mioi --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                audio0_rsc_z[0-23]           0           0           0           0           0           0           3        0.00 
                                audio1_rsc_z[0-23]           0           0           0           0           0           0           3        0.00 
                                      ccs_MIO_arst           0           1           0           0           0           0           3       16.66 
                           ccs_ccore_done_sync_vld           0           0           0           0           0           0           3        0.00 
                                         clr_rsc_z           0           0           0           0           0           0           3        0.00 
                                      filter_rsc_z           0           0           0           0           0           0           3        0.00 
                                level0_rsc_z[0-15]           0           0           0           0           0           0           3        0.00 
                                level1_rsc_z[0-15]           0           0           0           0           0           0           3        0.00 
                              this_audio0_in[0-23]           0           0           0           0           0           0           3        0.00 
                              this_audio1_in[0-23]           0           0           0           0           0           0           3        0.00 
                                       this_clr_in           0           0           0           0           0           0           3        0.00 
                                     this_filter_r           0           0           0           0           0           0           3        0.00 
                               this_level0_r[0-15]           0           0           0           0           0           0           3        0.00 
                               this_level1_r[0-15]           0           0           0           0           0           0           3        0.00 
                                      this_tick_in           0           0           0           0           0           0           3        0.00 
                                        tick_rsc_z           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        170 
Toggled Node Count   =          2 
Untoggled Node Count =        168 

Toggle Coverage      =       0.49% (5 of 1012 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/dsp_unit_dsp_proc_read_inputs_mioi_read_inputs_mio_wait_ctrl_inst
=== Design Unit: work.dsp_unit_dsp_proc_read_inputs_mioi_read_inputs_mio_wait_ctrl
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/dsp_unit_dsp_proc_read_inputs_mioi_read_inputs_mio_wait_ctrl_inst --

  File results/dsp_unit_hls_rtl.v
----------------Focused Expression View-----------------
Line       1035 Item    1  (read_inputs_mioi_iswt0 & read_inputs_mioi_ccs_ccore_done_sync_vld)
Expression totals: 0 of 2 input terms covered = 0.00%

                                Input Term   Covered  Reason for no coverage   Hint
                               -----------  --------  -----------------------  --------------
                    read_inputs_mioi_iswt0         N  No hits                  Hit '_0' and '_1'
  read_inputs_mioi_ccs_ccore_done_sync_vld         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                                  Non-masking condition(s)      
 ---------  ---------  --------------------                        -------------------------     
  Row   1:    ***0***  read_inputs_mioi_iswt0_0                    read_inputs_mioi_ccs_ccore_done_sync_vld
  Row   2:    ***0***  read_inputs_mioi_iswt0_1                    read_inputs_mioi_ccs_ccore_done_sync_vld
  Row   3:          1  read_inputs_mioi_ccs_ccore_done_sync_vld_0  read_inputs_mioi_iswt0        
  Row   4:    ***0***  read_inputs_mioi_ccs_ccore_done_sync_vld_1  read_inputs_mioi_iswt0        

----------------Focused Expression View-----------------
Line       1036 Item    1  (~dsp_proc_wten & read_inputs_mioi_iswt0_pff)
Expression totals: 2 of 2 input terms covered = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/dsp_unit_dsp_proc_read_inputs_mioi_read_inputs_mio_wait_ctrl_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    1035            1                          3     
    1036            1                          6     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         28         6        22    21.42%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst/dsp_unit_dsp_proc_read_inputs_mioi_read_inputs_mio_wait_ctrl_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                     dsp_proc_wten           0           1           0           0           0           0           3       16.66 
                             read_inputs_mioi_biwt           0           0           0           0           0           0           3        0.00 
          read_inputs_mioi_ccs_ccore_done_sync_vld           0           0           0           0           0           0           3        0.00 
                            read_inputs_mioi_iswt0           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          6 
Toggled Node Count   =          2 
Untoggled Node Count =          4 

Toggle Coverage      =      21.42% (6 of 28 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst
=== Design Unit: work.dsp_unit_dsp_proc_read_inputs_mioi
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         1         1    50.00%

================================Expression Details================================

Expression Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst --

  File results/dsp_unit_hls_rtl.v
----------------Focused Expression View-----------------
Line       1153 Item    1  (~read_inputs_mioi_oswt | read_inputs_mioi_biwt)
Expression totals: 1 of 2 input terms covered = 50.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  read_inputs_mioi_oswt         Y
  read_inputs_mioi_biwt         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:          1  read_inputs_mioi_oswt_0  ~read_inputs_mioi_biwt        
  Row   2:          1  read_inputs_mioi_oswt_1  ~read_inputs_mioi_biwt        
  Row   3:          1  read_inputs_mioi_biwt_0  read_inputs_mioi_oswt         
  Row   4:    ***0***  read_inputs_mioi_biwt_1  read_inputs_mioi_oswt         


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    1153            1                          4     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1038        10      1028     0.96%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_read_inputs_mioi_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                   audio0_in[0-23]           0           0           0           0           0           0           3        0.00 
                                   audio1_in[0-23]           0           0           0           0           0           0           3        0.00 
                                            clr_in           0           0           0           0           0           0           3        0.00 
                                     dsp_proc_wten           0           1           0           0           0           0           3       16.66 
                                          filter_r           0           0           0           0           0           0           3        0.00 
                                    level0_r[0-15]           0           0           0           0           0           0           3        0.00 
                                    level1_r[0-15]           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_audio0_rsc_z[0-23]           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_audio1_rsc_z[0-23]           0           0           0           0           0           0           3        0.00 
                             read_inputs_mioi_biwt           0           0           0           0           0           0           3        0.00 
          read_inputs_mioi_ccs_ccore_done_sync_vld           0           0           0           0           0           0           3        0.00 
                        read_inputs_mioi_clr_rsc_z           0           0           0           0           0           0           3        0.00 
                     read_inputs_mioi_filter_rsc_z           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_level0_rsc_z[0-15]           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_level1_rsc_z[0-15]           0           0           0           0           0           0           3        0.00 
                             read_inputs_mioi_oswt           0           1           0           0           0           0           3       16.66 
                       read_inputs_mioi_tick_rsc_z           0           0           0           0           0           0           3        0.00 
                         read_inputs_mioi_wen_comp           1           0           0           0           0           0           3       16.66 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                           tick_in           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        175 
Toggled Node Count   =          3 
Untoggled Node Count =        172 

Toggle Coverage      =       0.96% (10 of 1038 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst/dsp0_rsci
=== Design Unit: work.ccs_in_v1
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        288         0       288     0.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst/dsp0_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                         dat[0-23]           0           0           0           0           0           0           3        0.00 
                                        idat[0-23]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         48 
Toggled Node Count   =          0 
Untoggled Node Count =         48 

Toggle Coverage      =       0.00% (0 of 288 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst/dsp1_rsci
=== Design Unit: work.ccs_in_v1
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        288         0       288     0.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst/dsp1_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                         dat[0-23]           0           0           0           0           0           0           3        0.00 
                                        idat[0-23]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         48 
Toggled Node Count   =          0 
Untoggled Node Count =         48 

Toggle Coverage      =       0.00% (0 of 288 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst/ccs_ccore_start_rsci
=== Design Unit: work.ccs_in_v1
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst/ccs_ccore_start_rsci --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                            dat[0]           0           0           0           0           0           0           3        0.00 
                                           idat[0]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst
=== Design Unit: work.dsp_unit_write_outputs_core
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         4         1    80.00%

================================Branch Details================================

Branch Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
------------------------------------IF Branch------------------------------------
    319                                        3     Count coming in to IF
    319             1                          2     
    322             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    327                                        3     Count coming in to IF
    327             1                          2     
    331             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         6         2    75.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    318             1                          3     
    320             1                          2     
    323             1                          1     
    326             1                          3     
    328             1                          2     
    329             1                          2     
    332             1                    ***0***     
    333             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        890         3       887     0.33%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi/dsp_unit_write_outputs_core_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                      ccs_MIO_arst           0           1           0           0           0           0           3       16.66 
                           ccs_ccore_start_rsc_dat           0           0           0           0           0           0           3        0.00 
                         ccs_ccore_start_rsci_idat           0           0           0           0           0           0           3        0.00 
                                dsp0_rsc_dat[0-23]           0           0           0           0           0           0           3        0.00 
                              dsp0_rsci_idat[0-23]           0           0           0           0           0           0           3        0.00 
                                dsp1_rsc_dat[0-23]           0           0           0           0           0           0           3        0.00 
                              dsp1_rsci_idat[0-23]           0           0           0           0           0           0           3        0.00 
                             this_audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                             this_audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                     this_tick_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        149 
Toggled Node Count   =          1 
Untoggled Node Count =        148 

Toggle Coverage      =       0.33% (3 of 890 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi
=== Design Unit: work.dsp_unit_write_outputs
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        596         3       593     0.50%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/write_outputs_mioi --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                      ccs_MIO_arst           0           1           0           0           0           0           3       16.66 
                           ccs_ccore_start_rsc_dat           0           0           0           0           0           0           3        0.00 
                                dsp0_rsc_dat[0-23]           0           0           0           0           0           0           3        0.00 
                                dsp1_rsc_dat[0-23]           0           0           0           0           0           0           3        0.00 
                             this_audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                             this_audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                     this_tick_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        100 
Toggled Node Count   =          1 
Untoggled Node Count =         99 

Toggle Coverage      =       0.50% (3 of 596 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/dsp_unit_dsp_proc_write_outputs_mioi_write_outputs_mio_wait_ctrl_inst
=== Design Unit: work.dsp_unit_dsp_proc_write_outputs_mioi_write_outputs_mio_wait_ctrl
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         0         2     0.00%

================================Expression Details================================

Expression Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/dsp_unit_dsp_proc_write_outputs_mioi_write_outputs_mio_wait_ctrl_inst --

  File results/dsp_unit_hls_rtl.v
----------------Focused Expression View-----------------
Line       1013 Item    1  (~dsp_proc_wten & write_outputs_mioi_iswt0)
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
             dsp_proc_wten         N  No hits                  Hit '_0' and '_1'
  write_outputs_mioi_iswt0         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  dsp_proc_wten_0             write_outputs_mioi_iswt0      
  Row   2:    ***0***  dsp_proc_wten_1             write_outputs_mioi_iswt0      
  Row   3:          1  write_outputs_mioi_iswt0_0  ~dsp_proc_wten                
  Row   4:    ***0***  write_outputs_mioi_iswt0_1  ~dsp_proc_wten                


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/dsp_unit_dsp_proc_write_outputs_mioi_write_outputs_mio_wait_ctrl_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    1013            1                          4     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         18         1        17     5.55%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst/dsp_unit_dsp_proc_write_outputs_mioi_write_outputs_mio_wait_ctrl_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                     dsp_proc_wten           0           1           0           0           0           0           3       16.66 
                           write_outputs_mioi_biwt           0           0           0           0           0           0           3        0.00 
                          write_outputs_mioi_iswt0           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          3 
Toggled Node Count   =          0 
Untoggled Node Count =          3 

Toggle Coverage      =       5.55% (1 of 18 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst
=== Design Unit: work.dsp_unit_dsp_proc_write_outputs_mioi
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        608         4       604     0.65%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_write_outputs_mioi_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                  audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                     dsp_proc_wten           0           1           0           0           0           0           3       16.66 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                          tick_out           0           0           0           0           0           0           3        0.00 
                           write_outputs_mioi_biwt           0           0           0           0           0           0           3        0.00 
    write_outputs_mioi_dsp0_rsc_dat_dsp_proc[0-23]           0           0           0           0           0           0           3        0.00 
    write_outputs_mioi_dsp1_rsc_dat_dsp_proc[0-23]           0           0           0           0           0           0           3        0.00 
                          write_outputs_mioi_iswt0           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        102 
Toggled Node Count   =          1 
Untoggled Node Count =        101 

Toggle Coverage      =       0.65% (4 of 608 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_staller_inst
=== Design Unit: work.dsp_unit_dsp_proc_staller
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         2        10    16.66%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_staller_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                 dsp_proc_wten_pff           0           1           0           0           0           0           3       16.66 
                         read_inputs_mioi_wen_comp           1           0           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =      16.66% (2 of 12 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_dsp_proc_fsm_inst
=== Design Unit: work.dsp_unit_dsp_proc_dsp_proc_fsm
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16         7         9    43.75%

================================Branch Details================================

Branch Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_dsp_proc_fsm_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
------------------------------------CASE Branch------------------------------------
    922                                        4     Count coming in to CASE
    923             1                          1     
    927             1                          1     
    936             1                    ***0***     
    945             1                    ***0***     
    954             1                    ***0***     
    958             1                    ***0***     
    963             1                          2     
Branch totals: 3 hits of 7 branches = 42.85%

------------------------------------IF Branch------------------------------------
    929                                        1     Count coming in to IF
    929             1                          1     
    932             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    938                                  ***0***     Count coming in to IF
    938             1                    ***0***     
    941             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    947                                  ***0***     Count coming in to IF
    947             1                    ***0***     
    950             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    971                                        5     Count coming in to IF
    971             1                          2     
    974             1                          2     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       7         3         4    42.85%
    FSM Transitions                 93         3        90     3.22%

================================FSM Details================================

FSM Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_dsp_proc_fsm_inst --

FSM_ID: state_var
    Current State Object : state_var
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 923    PROCESS_LOOP_C_0                   1
 927    PROCESS_LOOP_C_1                   2
 936      SHIFT_LOOP_C_0                   3
 954    PROCESS_LOOP_C_2                   5
 945     FILTER_LOOP_C_0                   4
 958    PROCESS_LOOP_C_3                   6
 965    dsp_proc_rlp_C_0                   0
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
        PROCESS_LOOP_C_0                   1          
        PROCESS_LOOP_C_1                   1          
        dsp_proc_rlp_C_0                   2          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 925                   0                   1          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1          
 965                  13                   1          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0          
 925                  27                   1          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1          
    Uncovered States :
    ------------------
                   State
                   -----
          SHIFT_LOOP_C_0
        PROCESS_LOOP_C_2
         FILTER_LOOP_C_0
        PROCESS_LOOP_C_3
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 972                   1          PROCESS_LOOP_C_0 -> dsp_proc_rlp_C_0
 933                   2          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
 930                   3          PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2
 972                   4          PROCESS_LOOP_C_1 -> dsp_proc_rlp_C_0
 939                   5          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
 972                   6          SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0
 956                   7          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
 972                   8          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0
 948                   9          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
 972                  10          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0
 960                  11          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0
 972                  12          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0
 933                  14          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
 965                  15          PROCESS_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
 939                  16          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
 956                  17          PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
 965                  18          PROCESS_LOOP_C_1 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
 948                  19          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
 965                  20          SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
 960                  21          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0
 965                  22          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
 956                  23          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
 965                  24          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
 925                  25          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
 965                  26          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
 972                  28          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> dsp_proc_rlp_C_0
 939                  29          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
 948                  30          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
 960                  31          PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0
 925                  32          PROCESS_LOOP_C_1 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
 956                  33          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
 925                  34          SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
 925                  35          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
 925                  36          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
 960                  37          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0
 925                  38          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
 933                  39          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
 925                  40          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
 933                  41          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
 972                  42          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> dsp_proc_rlp_C_0
 948                  43          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
 956                  44          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
 925                  45          PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
 972                  46          PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> dsp_proc_rlp_C_0
 960                  47          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0
 933                  48          SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
 930                  49          SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2
 933                  50          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
 930                  51          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2
 933                  52          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
 930                  53          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2
 925                  54          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
 933                  55          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
 930                  56          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2
 939                  57          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
 933                  58          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
 939                  59          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
 972                  60          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0
 956                  61          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
 960                  62          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0
 925                  63          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
 956                  64          SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
 939                  65          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
 939                  66          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
 933                  67          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
 939                  68          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
 956                  69          FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
 948                  70          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
 939                  71          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
 948                  72          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
 972                  73          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0
 960                  74          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0
 972                  75          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0
 925                  76          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1
 972                  77          PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> dsp_proc_rlp_C_0
 933                  78          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0
 972                  79          SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> dsp_proc_rlp_C_0
 948                  80          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
 972                  81          PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> dsp_proc_rlp_C_0
 948                  82          PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
 939                  83          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0
 972                  84          FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> dsp_proc_rlp_C_0
 956                  85          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
 972                  86          PROCESS_LOOP_C_3 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0
 948                  87          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2
 956                  88          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
 972                  89          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> dsp_proc_rlp_C_0
 965                  90          PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0
 956                  91          PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3
 972                  92          dsp_proc_rlp_C_0 -> PROCESS_LOOP_C_0 -> PROCESS_LOOP_C_1 -> SHIFT_LOOP_C_0 -> FILTER_LOOP_C_0 -> PROCESS_LOOP_C_2 -> PROCESS_LOOP_C_3 -> dsp_proc_rlp_C_0


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   7         3         4    42.85%
        FSM Transitions             93         3        90     3.22%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      21        10        11    47.61%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_dsp_proc_fsm_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    920             1                          4     
    924             1                          1     
    925             1                          1     
    928             1                          1     
    930             1                          1     
    933             1                    ***0***     
    937             1                    ***0***     
    939             1                    ***0***     
    942             1                    ***0***     
    946             1                    ***0***     
    948             1                    ***0***     
    951             1                    ***0***     
    955             1                    ***0***     
    956             1                    ***0***     
    959             1                    ***0***     
    960             1                    ***0***     
    964             1                          2     
    965             1                          2     
    970             1                          5     
    972             1                          2     
    975             1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         94        16        78    17.02%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst/dsp_unit_dsp_proc_dsp_proc_fsm_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                               FILTER_LOOP_C_0_tr0           0           0           0           0           0           0           3        0.00 
                              PROCESS_LOOP_C_1_tr0           0           0           0           0           0           0           3        0.00 
                                SHIFT_LOOP_C_0_tr0           0           0           0           0           0           0           3        0.00 
                                     fsm_output[0]           1           0           0           0           0           0           3       16.66 
                                     fsm_output[2]           0           1           0           0           0           0           3       16.66 
                                   fsm_output[3-6]           0           0           0           0           0           0           3        0.00 
                         read_inputs_mioi_wen_comp           1           0           0           0           0           0           3       16.66 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                      state_var[1]           0           1           0           0           0           0           3       16.66 
                                      state_var[2]           0           0           0           0           0           0           3        0.00 
                                   state_var_NS[2]           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =         19 
Toggled Node Count   =          5 
Untoggled Node Count =         14 

Toggle Coverage      =      17.02% (16 of 94 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst
=== Design Unit: work.dsp_unit_dsp_proc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                       403       140       263    34.73%

================================Branch Details================================

Branch Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
------------------------------------IF Branch------------------------------------
    2554                                       5     Count coming in to IF
    2554            1                          2     
    2558            1                          2     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    2564                                       3     Count coming in to IF
    2564            1                          2     
    2568            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2576                                       3     Count coming in to IF
    2576            1                          2     
    2580            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2588                                       3     Count coming in to IF
    2588            1                          2     
    2592            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2600                                       3     Count coming in to IF
    2600            1                          2     
    2604            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2612                                       3     Count coming in to IF
    2612            1                          2     
    2616            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2624                                       3     Count coming in to IF
    2624            1                          2     
    2628            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2636                                       3     Count coming in to IF
    2636            1                          2     
    2640            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2648                                       3     Count coming in to IF
    2648            1                          2     
    2652            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2660                                       3     Count coming in to IF
    2660            1                          2     
    2664            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2672                                       3     Count coming in to IF
    2672            1                          2     
    2676            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2684                                       3     Count coming in to IF
    2684            1                          2     
    2688            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2696                                       3     Count coming in to IF
    2696            1                          2     
    2700            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2708                                       3     Count coming in to IF
    2708            1                          2     
    2712            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2720                                       3     Count coming in to IF
    2720            1                          2     
    2724            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2732                                       3     Count coming in to IF
    2732            1                          2     
    2736            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2744                                       3     Count coming in to IF
    2744            1                          2     
    2748            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2756                                       3     Count coming in to IF
    2756            1                          2     
    2760            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2768                                       3     Count coming in to IF
    2768            1                          2     
    2772            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2780                                       3     Count coming in to IF
    2780            1                          2     
    2784            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2792                                       3     Count coming in to IF
    2792            1                          2     
    2796            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2804                                       3     Count coming in to IF
    2804            1                          2     
    2808            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2816                                       3     Count coming in to IF
    2816            1                          2     
    2820            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2828                                       3     Count coming in to IF
    2828            1                          2     
    2832            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2840                                       3     Count coming in to IF
    2840            1                          2     
    2844            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2852                                       3     Count coming in to IF
    2852            1                          2     
    2856            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2864                                       3     Count coming in to IF
    2864            1                          2     
    2868            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2876                                       3     Count coming in to IF
    2876            1                          2     
    2880            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2888                                       3     Count coming in to IF
    2888            1                          2     
    2892            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2900                                       3     Count coming in to IF
    2900            1                          2     
    2904            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2912                                       3     Count coming in to IF
    2912            1                          2     
    2916            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2924                                       3     Count coming in to IF
    2924            1                          2     
    2928            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2936                                       3     Count coming in to IF
    2936            1                          2     
    2940            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2948                                       3     Count coming in to IF
    2948            1                          2     
    2952            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2960                                       3     Count coming in to IF
    2960            1                          2     
    2964            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2972                                       3     Count coming in to IF
    2972            1                          2     
    2976            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2984                                       3     Count coming in to IF
    2984            1                          2     
    2988            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    2996                                       3     Count coming in to IF
    2996            1                          2     
    3000            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3008                                       3     Count coming in to IF
    3008            1                          2     
    3012            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3020                                       3     Count coming in to IF
    3020            1                          2     
    3024            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3032                                       3     Count coming in to IF
    3032            1                          2     
    3036            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3044                                       3     Count coming in to IF
    3044            1                          2     
    3048            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3056                                       3     Count coming in to IF
    3056            1                          2     
    3060            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3068                                       3     Count coming in to IF
    3068            1                          2     
    3072            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3080                                       3     Count coming in to IF
    3080            1                          2     
    3084            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3092                                       3     Count coming in to IF
    3092            1                          2     
    3096            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3104                                       3     Count coming in to IF
    3104            1                          2     
    3108            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3116                                       3     Count coming in to IF
    3116            1                          2     
    3120            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3128                                       3     Count coming in to IF
    3128            1                          2     
    3132            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3140                                       3     Count coming in to IF
    3140            1                          2     
    3144            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3152                                       3     Count coming in to IF
    3152            1                          2     
    3156            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3164                                       3     Count coming in to IF
    3164            1                          2     
    3168            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3176                                       3     Count coming in to IF
    3176            1                          2     
    3180            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3188                                       3     Count coming in to IF
    3188            1                          2     
    3192            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3200                                       3     Count coming in to IF
    3200            1                          2     
    3206            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3218                                       3     Count coming in to IF
    3218            1                          2     
    3224            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3234                                       4     Count coming in to IF
    3234            1                          2     
    3237            1                          1     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    3242                                       3     Count coming in to IF
    3242            1                          2     
    3246            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3252                                       3     Count coming in to IF
    3252            1                          2     
    3256            1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    3262                                       4     Count coming in to IF
    3262            1                          2     
    3366            1                          1     
                                               1     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    4308                                     181     Count coming in to CASE
    4309            1                         68     
    4312            1                        113     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    4327                                       8     Count coming in to CASE
    4328            1                          2     
    4331            1                          6     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    4397                                       4     Count coming in to CASE
    4398            1                          2     
    4401            1                    ***0***     
    4404            1                    ***0***     
    4407            1                    ***0***     
    4410            1                    ***0***     
    4413            1                    ***0***     
    4416            1                    ***0***     
    4419            1                    ***0***     
    4422            1                    ***0***     
    4425            1                    ***0***     
    4428            1                    ***0***     
    4431            1                    ***0***     
    4434            1                    ***0***     
    4437            1                    ***0***     
    4440            1                    ***0***     
    4443            1                    ***0***     
    4446            1                    ***0***     
    4449            1                    ***0***     
    4452            1                    ***0***     
    4455            1                    ***0***     
    4458            1                    ***0***     
    4461            1                    ***0***     
    4464            1                    ***0***     
    4467            1                    ***0***     
    4470            1                    ***0***     
    4473            1                    ***0***     
    4476            1                    ***0***     
    4479            1                    ***0***     
    4482            1                    ***0***     
    4485            1                    ***0***     
    4488            1                    ***0***     
    4491            1                    ***0***     
    4494            1                    ***0***     
    4497            1                    ***0***     
    4500            1                    ***0***     
    4503            1                    ***0***     
    4506            1                    ***0***     
    4509            1                    ***0***     
    4512            1                    ***0***     
    4515            1                    ***0***     
    4518            1                    ***0***     
    4521            1                    ***0***     
    4524            1                    ***0***     
    4527            1                    ***0***     
    4530            1                    ***0***     
    4533            1                    ***0***     
    4536            1                    ***0***     
    4539            1                    ***0***     
    4542            1                    ***0***     
    4545            1                    ***0***     
    4548            1                    ***0***     
    4551            1                    ***0***     
    4554            1                          2     
Branch totals: 2 hits of 53 branches = 3.77%

------------------------------------CASE Branch------------------------------------
    4569                                     310     Count coming in to CASE
    4570            1                    ***0***     
    4573            1                        310     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    4638                                       4     Count coming in to CASE
    4639            1                    ***0***     
    4642            1                    ***0***     
    4645            1                    ***0***     
    4648            1                    ***0***     
    4651            1                    ***0***     
    4654            1                    ***0***     
    4657            1                    ***0***     
    4660            1                    ***0***     
    4663            1                    ***0***     
    4666            1                    ***0***     
    4669            1                    ***0***     
    4672            1                    ***0***     
    4675            1                    ***0***     
    4678            1                    ***0***     
    4681            1                    ***0***     
    4684            1                    ***0***     
    4687            1                    ***0***     
    4690            1                    ***0***     
    4693            1                    ***0***     
    4696            1                    ***0***     
    4699            1                    ***0***     
    4702            1                    ***0***     
    4705            1                    ***0***     
    4708            1                    ***0***     
    4711            1                    ***0***     
    4714            1                    ***0***     
    4717            1                    ***0***     
    4720            1                    ***0***     
    4723            1                    ***0***     
    4726            1                    ***0***     
    4729            1                    ***0***     
    4732            1                    ***0***     
    4735            1                    ***0***     
    4738            1                    ***0***     
    4741            1                    ***0***     
    4744            1                    ***0***     
    4747            1                    ***0***     
    4750            1                    ***0***     
    4753            1                    ***0***     
    4756            1                    ***0***     
    4759            1                    ***0***     
    4762            1                    ***0***     
    4765            1                    ***0***     
    4768            1                    ***0***     
    4771            1                    ***0***     
    4774            1                    ***0***     
    4777            1                    ***0***     
    4780            1                    ***0***     
    4783            1                    ***0***     
    4786            1                    ***0***     
    4789            1                    ***0***     
    4792            1                          4     
Branch totals: 1 hit of 52 branches = 1.92%

------------------------------------CASE Branch------------------------------------
    4807                                       4     Count coming in to CASE
    4808            1                          2     
    4811            1                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    4877                                       3     Count coming in to CASE
    4878            1                          2     
    4881            1                    ***0***     
    4884            1                    ***0***     
    4887            1                    ***0***     
    4890            1                    ***0***     
    4893            1                    ***0***     
    4896            1                    ***0***     
    4899            1                    ***0***     
    4902            1                    ***0***     
    4905            1                    ***0***     
    4908            1                    ***0***     
    4911            1                    ***0***     
    4914            1                    ***0***     
    4917            1                    ***0***     
    4920            1                    ***0***     
    4923            1                    ***0***     
    4926            1                    ***0***     
    4929            1                    ***0***     
    4932            1                    ***0***     
    4935            1                    ***0***     
    4938            1                    ***0***     
    4941            1                    ***0***     
    4944            1                    ***0***     
    4947            1                    ***0***     
    4950            1                    ***0***     
    4953            1                    ***0***     
    4956            1                    ***0***     
    4959            1                    ***0***     
    4962            1                    ***0***     
    4965            1                    ***0***     
    4968            1                    ***0***     
    4971            1                    ***0***     
    4974            1                    ***0***     
    4977            1                    ***0***     
    4980            1                    ***0***     
    4983            1                    ***0***     
    4986            1                    ***0***     
    4989            1                    ***0***     
    4992            1                    ***0***     
    4995            1                    ***0***     
    4998            1                    ***0***     
    5001            1                    ***0***     
    5004            1                    ***0***     
    5007            1                    ***0***     
    5010            1                    ***0***     
    5013            1                    ***0***     
    5016            1                    ***0***     
    5019            1                    ***0***     
    5022            1                    ***0***     
    5025            1                    ***0***     
    5028            1                    ***0***     
    5031            1                    ***0***     
    5034            1                          1     
Branch totals: 2 hits of 53 branches = 3.77%

------------------------------------CASE Branch------------------------------------
    5049                                       6     Count coming in to CASE
    5050            1                          3     
    5053            1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    5068                                       6     Count coming in to CASE
    5069            1                    ***0***     
    5072            1                          6     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    5138                                       4     Count coming in to CASE
    5139            1                          2     
    5142            1                    ***0***     
    5145            1                    ***0***     
    5148            1                    ***0***     
    5151            1                    ***0***     
    5154            1                    ***0***     
    5157            1                    ***0***     
    5160            1                    ***0***     
    5163            1                    ***0***     
    5166            1                    ***0***     
    5169            1                    ***0***     
    5172            1                    ***0***     
    5175            1                    ***0***     
    5178            1                    ***0***     
    5181            1                    ***0***     
    5184            1                    ***0***     
    5187            1                    ***0***     
    5190            1                    ***0***     
    5193            1                    ***0***     
    5196            1                    ***0***     
    5199            1                    ***0***     
    5202            1                    ***0***     
    5205            1                    ***0***     
    5208            1                    ***0***     
    5211            1                    ***0***     
    5214            1                    ***0***     
    5217            1                    ***0***     
    5220            1                    ***0***     
    5223            1                    ***0***     
    5226            1                    ***0***     
    5229            1                    ***0***     
    5232            1                    ***0***     
    5235            1                    ***0***     
    5238            1                    ***0***     
    5241            1                    ***0***     
    5244            1                    ***0***     
    5247            1                    ***0***     
    5250            1                    ***0***     
    5253            1                    ***0***     
    5256            1                    ***0***     
    5259            1                    ***0***     
    5262            1                    ***0***     
    5265            1                    ***0***     
    5268            1                    ***0***     
    5271            1                    ***0***     
    5274            1                    ***0***     
    5277            1                    ***0***     
    5280            1                    ***0***     
    5283            1                    ***0***     
    5286            1                    ***0***     
    5289            1                    ***0***     
    5292            1                    ***0***     
    5295            1                          2     
Branch totals: 2 hits of 53 branches = 3.77%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       2         1         1    50.00%

================================Condition Details================================

Condition Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst --

  File results/dsp_unit_hls_rtl.v
----------------Focused Condition View-------------------
Line       3237 Item    1  (audio1_in_v_and_cse & ~read_inputs_mioi_clr_rsc_z)
Condition totals: 1 of 2 input terms covered = 50.00%

                  Input Term   Covered  Reason for no coverage   Hint
                 -----------  --------  -----------------------  --------------
         audio1_in_v_and_cse         Y
  read_inputs_mioi_clr_rsc_z         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                    Non-masking condition(s)      
 ---------  ---------  --------------------          -------------------------     
  Row   1:          1  audio1_in_v_and_cse_0         ~read_inputs_mioi_clr_rsc_z   
  Row   2:          1  audio1_in_v_and_cse_1         ~read_inputs_mioi_clr_rsc_z   
  Row   3:          1  read_inputs_mioi_clr_rsc_z_0  audio1_in_v_and_cse           
  Row   4:    ***0***  read_inputs_mioi_clr_rsc_z_1  audio1_in_v_and_cse           


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                    738         3       735     0.40%

================================Expression Details================================

Expression Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst --

  File results/dsp_unit_hls_rtl.v
----------------Focused Expression View-----------------
Line       2117 Item    1  ((read_inputs_mioi_tick_rsc_z ~& read_inputs_mioi_filter_rsc_z) | read_inputs_mioi_clr_rsc_z)
Expression totals: 0 of 3 input terms covered = 0.00%

                     Input Term   Covered  Reason for no coverage   Hint
                    -----------  --------  -----------------------  --------------
    read_inputs_mioi_tick_rsc_z         N  No hits                  Hit '_0' and '_1'
  read_inputs_mioi_filter_rsc_z         N  No hits                  Hit '_0' and '_1'
     read_inputs_mioi_clr_rsc_z         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                       Non-masking condition(s)      
 ---------  ---------  --------------------             -------------------------     
  Row   1:    ***0***  read_inputs_mioi_tick_rsc_z_0    (~read_inputs_mioi_clr_rsc_z && read_inputs_mioi_filter_rsc_z)
  Row   2:    ***0***  read_inputs_mioi_tick_rsc_z_1    (~read_inputs_mioi_clr_rsc_z && read_inputs_mioi_filter_rsc_z)
  Row   3:    ***0***  read_inputs_mioi_filter_rsc_z_0  (~read_inputs_mioi_clr_rsc_z && read_inputs_mioi_tick_rsc_z)
  Row   4:    ***0***  read_inputs_mioi_filter_rsc_z_1  (~read_inputs_mioi_clr_rsc_z && read_inputs_mioi_tick_rsc_z)
  Row   5:    ***0***  read_inputs_mioi_clr_rsc_z_0     ~(read_inputs_mioi_tick_rsc_z ~& read_inputs_mioi_filter_rsc_z)
  Row   6:    ***0***  read_inputs_mioi_clr_rsc_z_1     ~(read_inputs_mioi_tick_rsc_z ~& read_inputs_mioi_filter_rsc_z)

----------------Focused Expression View-----------------
Line       2170 Item    1  (((and_1369_cse | clr_in_v_sva) & fsm_output[5]) & read_inputs_mioi_wen_comp)
Expression totals: 0 of 4 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
               and_1369_cse         N  No hits                  Hit '_0' and '_1'
               clr_in_v_sva         N  No hits                  Hit '_0' and '_1'
              fsm_output[5]         N  No hits                  Hit '_0' and '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  and_1369_cse_0               (read_inputs_mioi_wen_comp && fsm_output[5] && ~clr_in_v_sva)
  Row   2:    ***0***  and_1369_cse_1               (read_inputs_mioi_wen_comp && fsm_output[5] && ~clr_in_v_sva)
  Row   3:    ***0***  clr_in_v_sva_0               (read_inputs_mioi_wen_comp && fsm_output[5] && ~and_1369_cse)
  Row   4:    ***0***  clr_in_v_sva_1               (read_inputs_mioi_wen_comp && fsm_output[5] && ~and_1369_cse)
  Row   5:    ***0***  fsm_output[5]_0              (read_inputs_mioi_wen_comp && (and_1369_cse | clr_in_v_sva))
  Row   6:    ***0***  fsm_output[5]_1              (read_inputs_mioi_wen_comp && (and_1369_cse | clr_in_v_sva))
  Row   7:    ***0***  read_inputs_mioi_wen_comp_0  ((and_1369_cse | clr_in_v_sva) & fsm_output[5])
  Row   8:    ***0***  read_inputs_mioi_wen_comp_1  ((and_1369_cse | clr_in_v_sva) & fsm_output[5])

----------------Focused Expression View-----------------
Line       2171 Item    1  (tick_in_v_sva | clr_in_v_sva)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  tick_in_v_sva         N  '_1' not hit             Hit '_1'
   clr_in_v_sva         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  tick_in_v_sva_0       ~clr_in_v_sva                 
  Row   2:    ***0***  tick_in_v_sva_1       ~clr_in_v_sva                 
  Row   3:          1  clr_in_v_sva_0        ~tick_in_v_sva                
  Row   4:    ***0***  clr_in_v_sva_1        ~tick_in_v_sva                

----------------Focused Expression View-----------------
Line       2174 Item    1  ((((((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 0))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3])
  Row   3:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && FILTER_LOOP_i_5_0_sva[0])
  Row   4:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && FILTER_LOOP_i_5_0_sva[0])
  Row   5:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && (FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]))
  Row   6:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && (FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) ~& z_out_2[6]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) ~& z_out_2[6]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~(((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~(((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_0  ~(((((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_1  ~(((((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5])

----------------Focused Expression View-----------------
Line       2178 Item    1  (mux_1_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                   mux_1_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_1_nl_0                   read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_1_nl_1                   read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_1_nl                      
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_1_nl                      

----------------Focused Expression View-----------------
Line       2179 Item    1  (FILTER_LOOP_i_5_0_sva[1] ~& z_out_2[6])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[1]         N  No hits                  Hit '_0' and '_1'
                z_out_2[6]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[1]_0  z_out_2[6]                    
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[1]_1  z_out_2[6]                    
  Row   3:    ***0***  z_out_2[6]_0                FILTER_LOOP_i_5_0_sva[1]      
  Row   4:    ***0***  z_out_2[6]_1                FILTER_LOOP_i_5_0_sva[1]      

----------------Focused Expression View-----------------
Line       2180 Item    1  ((((((FILTER_LOOP_i_5_0_sva[3] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2]) ~| nand_cse)
Expression totals: 0 of 7 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
             fsm_output[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[2]         N  No hits                  Hit '_0' and '_1'
                  nand_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && fsm_output[3])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && fsm_output[3])
  Row   3:    ***0***  fsm_output[3]_0             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && FILTER_LOOP_i_5_0_sva[3])
  Row   4:    ***0***  fsm_output[3]_1             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && FILTER_LOOP_i_5_0_sva[3])
  Row   5:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~(FILTER_LOOP_i_5_0_sva[3] ~& fsm_output[3]))
  Row   6:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~(FILTER_LOOP_i_5_0_sva[3] ~& fsm_output[3]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~((FILTER_LOOP_i_5_0_sva[3] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~((FILTER_LOOP_i_5_0_sva[3] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[3] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[3] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[2]_0  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[3] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[2]_1  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[3] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]))
 Row   13:    ***0***  nand_cse_0                  ~(((((FILTER_LOOP_i_5_0_sva[3] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2])
 Row   14:    ***0***  nand_cse_1                  ~(((((FILTER_LOOP_i_5_0_sva[3] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2])

----------------Focused Expression View-----------------
Line       2184 Item    1  (mux_3_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                   mux_3_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_3_nl_0                   read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_3_nl_1                   read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_3_nl                      
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_3_nl                      

----------------Focused Expression View-----------------
Line       2185 Item    1  ((((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[2]) ~| nand_cse)
Expression totals: 0 of 7 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
             fsm_output[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[2]         N  No hits                  Hit '_0' and '_1'
                  nand_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[3])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[3])
  Row   5:    ***0***  fsm_output[3]_0             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]))
  Row   6:    ***0***  fsm_output[3]_1             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[2]_0  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[2]_1  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   13:    ***0***  nand_cse_0                  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[2])
 Row   14:    ***0***  nand_cse_1                  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[2])

----------------Focused Expression View-----------------
Line       2189 Item    1  (mux_5_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                   mux_5_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_5_nl_0                   read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_5_nl_1                   read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_5_nl                      
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_5_nl                      

----------------Focused Expression View-----------------
Line       2190 Item    1  ((((((FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 2))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3])
  Row   3:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && FILTER_LOOP_i_5_0_sva[3])
  Row   4:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && FILTER_LOOP_i_5_0_sva[3])
  Row   5:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && (FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]))
  Row   6:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && (FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~((FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]) ~& z_out_2[6]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~((FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]) ~& z_out_2[6]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~((((FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~((((FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 2)_0  ~(((((FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 2)_1  ~(((((FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])

----------------Focused Expression View-----------------
Line       2194 Item    1  (mux_7_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                   mux_7_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_7_nl_0                   read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_7_nl_1                   read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_7_nl                      
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_7_nl                      

----------------Focused Expression View-----------------
Line       2195 Item    1  ((((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 2))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[3])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[3])
  Row   5:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]))
  Row   6:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]))
  Row   7:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
  Row   8:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 2)_0  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 2)_1  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5])

----------------Focused Expression View-----------------
Line       2199 Item    1  (mux_9_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                   mux_9_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_9_nl_0                   read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_9_nl_1                   read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_9_nl                      
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_9_nl                      

----------------Focused Expression View-----------------
Line       2200 Item    1  ((fsm_output[3] & (FILTER_LOOP_i_5_0_sva[2:1] == 3)) ~& z_out_2[6])
Expression totals: 0 of 3 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] == 3)         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  fsm_output[3]_0                      (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 3))
  Row   2:    ***0***  fsm_output[3]_1                      (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 3))
  Row   3:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] == 3)_0  (z_out_2[6] && fsm_output[3]) 
  Row   4:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] == 3)_1  (z_out_2[6] && fsm_output[3]) 
  Row   5:    ***0***  z_out_2[6]_0                         (fsm_output[3] & (FILTER_LOOP_i_5_0_sva[2:1] == 3))
  Row   6:    ***0***  z_out_2[6]_1                         (fsm_output[3] & (FILTER_LOOP_i_5_0_sva[2:1] == 3))

----------------Focused Expression View-----------------
Line       2201 Item    1  ((((~FILTER_LOOP_i_5_0_sva[3] | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) ~| nand_9_cse)
Expression totals: 0 of 5 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                nand_9_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && FILTER_LOOP_i_5_0_sva[3])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && FILTER_LOOP_i_5_0_sva[3])
  Row   5:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~(~FILTER_LOOP_i_5_0_sva[3] | FILTER_LOOP_i_5_0_sva[4]))
  Row   6:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~(~FILTER_LOOP_i_5_0_sva[3] | FILTER_LOOP_i_5_0_sva[4]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  (~nand_9_cse && ~((~FILTER_LOOP_i_5_0_sva[3] | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  (~nand_9_cse && ~((~FILTER_LOOP_i_5_0_sva[3] | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]))
  Row   9:    ***0***  nand_9_cse_0                ~(((~FILTER_LOOP_i_5_0_sva[3] | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])
 Row   10:    ***0***  nand_9_cse_1                ~(((~FILTER_LOOP_i_5_0_sva[3] | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])

----------------Focused Expression View-----------------
Line       2204 Item    1  (mux_11_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_11_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_11_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_11_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_11_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_11_nl                     

----------------Focused Expression View-----------------
Line       2205 Item    1  (((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) & (FILTER_LOOP_i_5_0_sva[2:1] == 3)) ~& z_out_2[6])
Expression totals: 0 of 4 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] == 3)         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 3) && fsm_output[3])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 3) && fsm_output[3])
  Row   3:    ***0***  fsm_output[3]_0                      (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 3) && FILTER_LOOP_i_5_0_sva[0])
  Row   4:    ***0***  fsm_output[3]_1                      (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 3) && FILTER_LOOP_i_5_0_sva[0])
  Row   5:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] == 3)_0  (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]))
  Row   6:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] == 3)_1  (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]))
  Row   7:    ***0***  z_out_2[6]_0                         ((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) & (FILTER_LOOP_i_5_0_sva[2:1] == 3))
  Row   8:    ***0***  z_out_2[6]_1                         ((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) & (FILTER_LOOP_i_5_0_sva[2:1] == 3))

----------------Focused Expression View-----------------
Line       2207 Item    1  ((FILTER_LOOP_i_5_0_sva[5:3] != 1) ~| nand_10_cse)
Expression totals: 0 of 2 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (FILTER_LOOP_i_5_0_sva[5:3] != 1)         N  No hits                  Hit '_0' and '_1'
                        nand_10_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_i_5_0_sva[5:3] != 1)_0  ~nand_10_cse                  
  Row   2:    ***0***  (FILTER_LOOP_i_5_0_sva[5:3] != 1)_1  ~nand_10_cse                  
  Row   3:    ***0***  nand_10_cse_0                        ~(FILTER_LOOP_i_5_0_sva[5:3] != 1)
  Row   4:    ***0***  nand_10_cse_1                        ~(FILTER_LOOP_i_5_0_sva[5:3] != 1)

----------------Focused Expression View-----------------
Line       2209 Item    1  (mux_13_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_13_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_13_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_13_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_13_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_13_nl                     

----------------Focused Expression View-----------------
Line       2210 Item    1  ((((((FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 0))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3])
  Row   3:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && FILTER_LOOP_i_5_0_sva[4])
  Row   4:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && FILTER_LOOP_i_5_0_sva[4])
  Row   5:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && (FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]))
  Row   6:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && (FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~((FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]) ~& z_out_2[6]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~((FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]) ~& z_out_2[6]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_0  ~(((((FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_1  ~(((((FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])

----------------Focused Expression View-----------------
Line       2214 Item    1  (mux_15_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_15_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_15_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_15_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_15_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_15_nl                     

----------------Focused Expression View-----------------
Line       2215 Item    1  ((((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 0))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[4])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[4])
  Row   5:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]))
  Row   6:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]))
  Row   7:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && ((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
  Row   8:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && ((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~(((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~(((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_0  ~(((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_1  ~(((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5])

----------------Focused Expression View-----------------
Line       2219 Item    1  (mux_17_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_17_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_17_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_17_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_17_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_17_nl                     

----------------Focused Expression View-----------------
Line       2220 Item    1  ((((((FILTER_LOOP_i_5_0_sva[4] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2]) ~| nand_cse)
Expression totals: 0 of 7 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
             fsm_output[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[2]         N  No hits                  Hit '_0' and '_1'
                  nand_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3])
  Row   3:    ***0***  fsm_output[3]_0             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && FILTER_LOOP_i_5_0_sva[4])
  Row   4:    ***0***  fsm_output[3]_1             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && FILTER_LOOP_i_5_0_sva[4])
  Row   5:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~(FILTER_LOOP_i_5_0_sva[4] ~& fsm_output[3]))
  Row   6:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~(FILTER_LOOP_i_5_0_sva[4] ~& fsm_output[3]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~((FILTER_LOOP_i_5_0_sva[4] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~((FILTER_LOOP_i_5_0_sva[4] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[4] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[4] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[2]_0  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[4] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[2]_1  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[4] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]))
 Row   13:    ***0***  nand_cse_0                  ~(((((FILTER_LOOP_i_5_0_sva[4] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2])
 Row   14:    ***0***  nand_cse_1                  ~(((((FILTER_LOOP_i_5_0_sva[4] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2])

----------------Focused Expression View-----------------
Line       2224 Item    1  (mux_19_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_19_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_19_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_19_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_19_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_19_nl                     

----------------Focused Expression View-----------------
Line       2225 Item    1  ((((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[2]) ~| nand_cse)
Expression totals: 0 of 7 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
             fsm_output[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[2]         N  No hits                  Hit '_0' and '_1'
                  nand_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[4])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[4])
  Row   5:    ***0***  fsm_output[3]_0             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && (FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]))
  Row   6:    ***0***  fsm_output[3]_1             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && (FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[2]_0  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[2]_1  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   13:    ***0***  nand_cse_0                  ~(((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[2])
 Row   14:    ***0***  nand_cse_1                  ~(((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[2])

----------------Focused Expression View-----------------
Line       2229 Item    1  (mux_21_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_21_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_21_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_21_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_21_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_21_nl                     

----------------Focused Expression View-----------------
Line       2230 Item    1  ((((((~fsm_output[3] | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2]) ~| nand_cse)
Expression totals: 0 of 7 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
             fsm_output[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[2]         N  No hits                  Hit '_0' and '_1'
                  nand_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  fsm_output[3]_0             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3])
  Row   2:    ***0***  fsm_output[3]_1             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && fsm_output[3])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && fsm_output[3])
  Row   5:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~(~fsm_output[3] | FILTER_LOOP_i_5_0_sva[3]))
  Row   6:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~(~fsm_output[3] | FILTER_LOOP_i_5_0_sva[3]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~((~fsm_output[3] | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~((~fsm_output[3] | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((~fsm_output[3] | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((~fsm_output[3] | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[2]_0  (~nand_cse && ~((((~fsm_output[3] | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[2]_1  (~nand_cse && ~((((~fsm_output[3] | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]))
 Row   13:    ***0***  nand_cse_0                  ~(((((~fsm_output[3] | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2])
 Row   14:    ***0***  nand_cse_1                  ~(((((~fsm_output[3] | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2])

----------------Focused Expression View-----------------
Line       2234 Item    1  (mux_23_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_23_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_23_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_23_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_23_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_23_nl                     

----------------Focused Expression View-----------------
Line       2235 Item    1  ((((((FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 2))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3])
  Row   3:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && FILTER_LOOP_i_5_0_sva[4])
  Row   4:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && FILTER_LOOP_i_5_0_sva[4])
  Row   5:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && (FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]))
  Row   6:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && (FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~((FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]) ~& z_out_2[6]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~((FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]) ~& z_out_2[6]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~((((FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~((((FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 2)_0  ~(((((FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 2)_1  ~(((((FILTER_LOOP_i_5_0_sva[4] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])

----------------Focused Expression View-----------------
Line       2239 Item    1  (mux_25_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_25_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_25_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_25_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_25_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_25_nl                     

----------------Focused Expression View-----------------
Line       2240 Item    1  ((((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 2))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[4])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[4])
  Row   5:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]))
  Row   6:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]))
  Row   7:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && ((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
  Row   8:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3] && ((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~(((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~(((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 2)_0  ~(((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 2)_1  ~(((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5])

----------------Focused Expression View-----------------
Line       2244 Item    1  (mux_27_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_27_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_27_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_27_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_27_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_27_nl                     

----------------Focused Expression View-----------------
Line       2245 Item    1  ((((~FILTER_LOOP_i_5_0_sva[4] | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) ~| nand_9_cse)
Expression totals: 0 of 5 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                nand_9_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && FILTER_LOOP_i_5_0_sva[4])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && FILTER_LOOP_i_5_0_sva[4])
  Row   5:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~(~FILTER_LOOP_i_5_0_sva[4] | FILTER_LOOP_i_5_0_sva[3]))
  Row   6:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~(~FILTER_LOOP_i_5_0_sva[4] | FILTER_LOOP_i_5_0_sva[3]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  (~nand_9_cse && ~((~FILTER_LOOP_i_5_0_sva[4] | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  (~nand_9_cse && ~((~FILTER_LOOP_i_5_0_sva[4] | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]))
  Row   9:    ***0***  nand_9_cse_0                ~(((~FILTER_LOOP_i_5_0_sva[4] | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])
 Row   10:    ***0***  nand_9_cse_1                ~(((~FILTER_LOOP_i_5_0_sva[4] | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])

----------------Focused Expression View-----------------
Line       2248 Item    1  (mux_29_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_29_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_29_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_29_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_29_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_29_nl                     

----------------Focused Expression View-----------------
Line       2249 Item    1  ((FILTER_LOOP_i_5_0_sva[5:3] != 2) ~| nand_10_cse)
Expression totals: 0 of 2 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (FILTER_LOOP_i_5_0_sva[5:3] != 2)         N  No hits                  Hit '_0' and '_1'
                        nand_10_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_i_5_0_sva[5:3] != 2)_0  ~nand_10_cse                  
  Row   2:    ***0***  (FILTER_LOOP_i_5_0_sva[5:3] != 2)_1  ~nand_10_cse                  
  Row   3:    ***0***  nand_10_cse_0                        ~(FILTER_LOOP_i_5_0_sva[5:3] != 2)
  Row   4:    ***0***  nand_10_cse_1                        ~(FILTER_LOOP_i_5_0_sva[5:3] != 2)

----------------Focused Expression View-----------------
Line       2251 Item    1  (mux_31_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_31_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_31_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_31_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_31_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_31_nl                     

----------------Focused Expression View-----------------
Line       2252 Item    1  ((((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 0))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[4])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[4])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[3])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[3])
  Row   5:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]))
  Row   6:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]))
  Row   7:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & fsm_output[3]))
  Row   8:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & fsm_output[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & fsm_output[3]) ~& z_out_2[6]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & fsm_output[3]) ~& z_out_2[6]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_0  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_1  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])

----------------Focused Expression View-----------------
Line       2256 Item    1  (mux_33_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_33_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_33_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_33_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_33_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_33_nl                     

----------------Focused Expression View-----------------
Line       2257 Item    1  ((((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[5]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 0))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[4])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[4])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[3])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[3])
  Row   5:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && z_out_2[6] && fsm_output[3] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]))
  Row   6:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && z_out_2[6] && fsm_output[3] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]))
  Row   7:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && z_out_2[6] && ((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]))
  Row   8:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && z_out_2[6] && ((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]))
  Row   9:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && (((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
 Row   10:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && (((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_0  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[5])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_1  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[5])

----------------Focused Expression View-----------------
Line       2261 Item    1  (mux_35_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_35_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_35_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_35_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_35_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_35_nl                     

----------------Focused Expression View-----------------
Line       2262 Item    1  ((((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2]) ~| nand_cse)
Expression totals: 0 of 7 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
             fsm_output[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[2]         N  No hits                  Hit '_0' and '_1'
                  nand_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[4])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[4])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[3])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[3])
  Row   5:    ***0***  fsm_output[3]_0             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]))
  Row   6:    ***0***  fsm_output[3]_1             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) ~& fsm_output[3]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) ~& fsm_output[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[2]_0  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[2]_1  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]))
 Row   13:    ***0***  nand_cse_0                  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2])
 Row   14:    ***0***  nand_cse_1                  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2])

----------------Focused Expression View-----------------
Line       2266 Item    1  (mux_37_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_37_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_37_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_37_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_37_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_37_nl                     

----------------Focused Expression View-----------------
Line       2267 Item    1  ((((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[2]) ~| nand_cse)
Expression totals: 0 of 7 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
             fsm_output[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[2]         N  No hits                  Hit '_0' and '_1'
                  nand_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[4])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[4])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[3])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[3])
  Row   5:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && fsm_output[3] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]))
  Row   6:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && fsm_output[3] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]))
  Row   7:    ***0***  fsm_output[3]_0             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]))
  Row   8:    ***0***  fsm_output[3]_1             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[2]_0  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[2]_1  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   13:    ***0***  nand_cse_0                  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[2])
 Row   14:    ***0***  nand_cse_1                  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[2])

----------------Focused Expression View-----------------
Line       2271 Item    1  (mux_39_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_39_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_39_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_39_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_39_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_39_nl                     

----------------Focused Expression View-----------------
Line       2272 Item    1  ((((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 2))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[4])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[4])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[3])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[3])
  Row   5:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]))
  Row   6:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]))
  Row   7:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & fsm_output[3]))
  Row   8:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & fsm_output[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & fsm_output[3]) ~& z_out_2[6]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & fsm_output[3]) ~& z_out_2[6]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 2)_0  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 2)_1  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[4]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])

----------------Focused Expression View-----------------
Line       2276 Item    1  (mux_41_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_41_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_41_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_41_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_41_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_41_nl                     

----------------Focused Expression View-----------------
Line       2277 Item    1  ((((((~FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[3]) & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) & (FILTER_LOOP_i_5_0_sva[2:1] == 2)) & z_out_2[6])
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] == 2)         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 2) && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[4] && FILTER_LOOP_i_5_0_sva[3])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 2) && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[4] && FILTER_LOOP_i_5_0_sva[3])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 2) && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[5])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 2) && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[5])
  Row   5:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 2) && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && (~FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[3]))
  Row   6:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 2) && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && (~FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[3]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 2) && fsm_output[3] && ((~FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[3]) & FILTER_LOOP_i_5_0_sva[4]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 2) && fsm_output[3] && ((~FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[3]) & FILTER_LOOP_i_5_0_sva[4]))
  Row   9:    ***0***  fsm_output[3]_0                      (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 2) && (((~FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[3]) & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]))
 Row   10:    ***0***  fsm_output[3]_1                      (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 2) && (((~FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[3]) & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]))
 Row   11:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] == 2)_0  (z_out_2[6] && ((((~FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[3]) & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
 Row   12:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] == 2)_1  (z_out_2[6] && ((((~FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[3]) & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
 Row   13:    ***0***  z_out_2[6]_0                         (((((~FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[3]) & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) & (FILTER_LOOP_i_5_0_sva[2:1] == 2))
 Row   14:    ***0***  z_out_2[6]_1                         (((((~FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[3]) & FILTER_LOOP_i_5_0_sva[4]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) & (FILTER_LOOP_i_5_0_sva[2:1] == 2))

----------------Focused Expression View-----------------
Line       2281 Item    1  (mux_43_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_43_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_43_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_43_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_43_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_43_nl                     

----------------Focused Expression View-----------------
Line       2282 Item    1  ((((((FILTER_LOOP_i_5_0_sva[0] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[2]) ~| nand_cse)
Expression totals: 0 of 7 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
             fsm_output[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[2]         N  No hits                  Hit '_0' and '_1'
                  nand_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3])
  Row   3:    ***0***  fsm_output[3]_0             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   4:    ***0***  fsm_output[3]_1             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   5:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~(FILTER_LOOP_i_5_0_sva[0] ~& fsm_output[3]))
  Row   6:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~(FILTER_LOOP_i_5_0_sva[0] ~& fsm_output[3]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~((FILTER_LOOP_i_5_0_sva[0] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[5] && ~((FILTER_LOOP_i_5_0_sva[0] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[0] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[0] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[2]_0  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[0] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[2]_1  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[0] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   13:    ***0***  nand_cse_0                  ~(((((FILTER_LOOP_i_5_0_sva[0] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[2])
 Row   14:    ***0***  nand_cse_1                  ~(((((FILTER_LOOP_i_5_0_sva[0] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[2])

----------------Focused Expression View-----------------
Line       2286 Item    1  (mux_45_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_45_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_45_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_45_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_45_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_45_nl                     

----------------Focused Expression View-----------------
Line       2287 Item    1  ((((FILTER_LOOP_i_5_0_sva[3] ~& FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) ~| nand_9_cse)
Expression totals: 0 of 5 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                nand_9_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && FILTER_LOOP_i_5_0_sva[4])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && FILTER_LOOP_i_5_0_sva[4])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && FILTER_LOOP_i_5_0_sva[3])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && FILTER_LOOP_i_5_0_sva[3])
  Row   5:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~(FILTER_LOOP_i_5_0_sva[3] ~& FILTER_LOOP_i_5_0_sva[4]))
  Row   6:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~(FILTER_LOOP_i_5_0_sva[3] ~& FILTER_LOOP_i_5_0_sva[4]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  (~nand_9_cse && ~((FILTER_LOOP_i_5_0_sva[3] ~& FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  (~nand_9_cse && ~((FILTER_LOOP_i_5_0_sva[3] ~& FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]))
  Row   9:    ***0***  nand_9_cse_0                ~(((FILTER_LOOP_i_5_0_sva[3] ~& FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])
 Row   10:    ***0***  nand_9_cse_1                ~(((FILTER_LOOP_i_5_0_sva[3] ~& FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])

----------------Focused Expression View-----------------
Line       2290 Item    1  (mux_47_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_47_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_47_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_47_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_47_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_47_nl                     

----------------Focused Expression View-----------------
Line       2291 Item    1  ((FILTER_LOOP_i_5_0_sva[5:3] != 3) ~| nand_10_cse)
Expression totals: 0 of 2 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (FILTER_LOOP_i_5_0_sva[5:3] != 3)         N  No hits                  Hit '_0' and '_1'
                        nand_10_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_i_5_0_sva[5:3] != 3)_0  ~nand_10_cse                  
  Row   2:    ***0***  (FILTER_LOOP_i_5_0_sva[5:3] != 3)_1  ~nand_10_cse                  
  Row   3:    ***0***  nand_10_cse_0                        ~(FILTER_LOOP_i_5_0_sva[5:3] != 3)
  Row   4:    ***0***  nand_10_cse_1                        ~(FILTER_LOOP_i_5_0_sva[5:3] != 3)

----------------Focused Expression View-----------------
Line       2293 Item    1  (mux_49_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_49_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_49_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_49_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_49_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_49_nl                     

----------------Focused Expression View-----------------
Line       2294 Item    1  ((((((FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 0))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3])
  Row   3:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && FILTER_LOOP_i_5_0_sva[5])
  Row   4:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && FILTER_LOOP_i_5_0_sva[5])
  Row   5:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && (FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]))
  Row   6:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && (FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~((FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]) ~& z_out_2[6]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~((FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]) ~& z_out_2[6]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_0  ~(((((FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_1  ~(((((FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0])

----------------Focused Expression View-----------------
Line       2298 Item    1  (mux_51_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_51_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_51_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_51_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_51_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_51_nl                     

----------------Focused Expression View-----------------
Line       2299 Item    1  ((((((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 0))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[5])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[5])
  Row   5:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]))
  Row   6:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]))
  Row   7:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && ((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
  Row   8:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && ((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[4] && ~(((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[4] && ~(((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_0  ~(((((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_1  ~(((((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4])

----------------Focused Expression View-----------------
Line       2303 Item    1  (mux_53_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_53_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_53_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_53_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_53_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_53_nl                     

----------------Focused Expression View-----------------
Line       2304 Item    1  ((((((FILTER_LOOP_i_5_0_sva[5] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2]) ~| nand_cse)
Expression totals: 0 of 7 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
             fsm_output[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[2]         N  No hits                  Hit '_0' and '_1'
                  nand_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3])
  Row   3:    ***0***  fsm_output[3]_0             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && FILTER_LOOP_i_5_0_sva[5])
  Row   4:    ***0***  fsm_output[3]_1             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && FILTER_LOOP_i_5_0_sva[5])
  Row   5:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~(FILTER_LOOP_i_5_0_sva[5] ~& fsm_output[3]))
  Row   6:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~(FILTER_LOOP_i_5_0_sva[5] ~& fsm_output[3]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~((FILTER_LOOP_i_5_0_sva[5] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~((FILTER_LOOP_i_5_0_sva[5] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[5] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[5] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[2]_0  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[5] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[2]_1  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[5] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0]))
 Row   13:    ***0***  nand_cse_0                  ~(((((FILTER_LOOP_i_5_0_sva[5] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2])
 Row   14:    ***0***  nand_cse_1                  ~(((((FILTER_LOOP_i_5_0_sva[5] ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2])

----------------Focused Expression View-----------------
Line       2308 Item    1  (mux_55_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_55_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_55_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_55_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_55_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_55_nl                     

----------------Focused Expression View-----------------
Line       2309 Item    1  ((((((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[2]) ~| nand_cse)
Expression totals: 0 of 7 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
             fsm_output[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[2]         N  No hits                  Hit '_0' and '_1'
                  nand_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[5])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[5])
  Row   5:    ***0***  fsm_output[3]_0             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && (FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]))
  Row   6:    ***0***  fsm_output[3]_1             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && (FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[4] && ~((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[4] && ~((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[2]_0  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[2]_1  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   13:    ***0***  nand_cse_0                  ~(((((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[2])
 Row   14:    ***0***  nand_cse_1                  ~(((((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[2])

----------------Focused Expression View-----------------
Line       2313 Item    1  (mux_57_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_57_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_57_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_57_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_57_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_57_nl                     

----------------Focused Expression View-----------------
Line       2314 Item    1  ((((((FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 2))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3])
  Row   3:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && FILTER_LOOP_i_5_0_sva[5])
  Row   4:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && FILTER_LOOP_i_5_0_sva[5])
  Row   5:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && (FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]))
  Row   6:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && (FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~((FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]) ~& z_out_2[6]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~((FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]) ~& z_out_2[6]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~((((FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~((((FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 2)_0  ~(((((FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 2)_1  ~(((((FILTER_LOOP_i_5_0_sva[5] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0])

----------------Focused Expression View-----------------
Line       2318 Item    1  (mux_59_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_59_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_59_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_59_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_59_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_59_nl                     

----------------Focused Expression View-----------------
Line       2319 Item    1  ((((((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 2))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[5])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[5])
  Row   5:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]))
  Row   6:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]))
  Row   7:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && ((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
  Row   8:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && ((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[4] && ~(((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[4] && ~(((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~((((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~((((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 2)_0  ~(((((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 2)_1  ~(((((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4])

----------------Focused Expression View-----------------
Line       2323 Item    1  (mux_61_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_61_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_61_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_61_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_61_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_61_nl                     

----------------Focused Expression View-----------------
Line       2324 Item    1  ((((~FILTER_LOOP_i_5_0_sva[5] | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0]) ~| nand_9_cse)
Expression totals: 0 of 5 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                nand_9_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && FILTER_LOOP_i_5_0_sva[5])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && FILTER_LOOP_i_5_0_sva[5])
  Row   5:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~(~FILTER_LOOP_i_5_0_sva[5] | FILTER_LOOP_i_5_0_sva[3]))
  Row   6:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~(~FILTER_LOOP_i_5_0_sva[5] | FILTER_LOOP_i_5_0_sva[3]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  (~nand_9_cse && ~((~FILTER_LOOP_i_5_0_sva[5] | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  (~nand_9_cse && ~((~FILTER_LOOP_i_5_0_sva[5] | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]))
  Row   9:    ***0***  nand_9_cse_0                ~(((~FILTER_LOOP_i_5_0_sva[5] | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0])
 Row   10:    ***0***  nand_9_cse_1                ~(((~FILTER_LOOP_i_5_0_sva[5] | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0])

----------------Focused Expression View-----------------
Line       2327 Item    1  (mux_63_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_63_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_63_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_63_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_63_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_63_nl                     

----------------Focused Expression View-----------------
Line       2328 Item    1  ((((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) & (FILTER_LOOP_i_5_0_sva[2:1] == 3)) ~& z_out_2[6])
Expression totals: 0 of 5 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] == 3)         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 3) && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 3) && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 3) && fsm_output[3] && FILTER_LOOP_i_5_0_sva[5])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 3) && fsm_output[3] && FILTER_LOOP_i_5_0_sva[5])
  Row   5:    ***0***  fsm_output[3]_0                      (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 3) && (FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]))
  Row   6:    ***0***  fsm_output[3]_1                      (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 3) && (FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]))
  Row   7:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] == 3)_0  (z_out_2[6] && ((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
  Row   8:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] == 3)_1  (z_out_2[6] && ((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
  Row   9:    ***0***  z_out_2[6]_0                         (((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) & (FILTER_LOOP_i_5_0_sva[2:1] == 3))
 Row   10:    ***0***  z_out_2[6]_1                         (((FILTER_LOOP_i_5_0_sva[5] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) & (FILTER_LOOP_i_5_0_sva[2:1] == 3))

----------------Focused Expression View-----------------
Line       2330 Item    1  ((FILTER_LOOP_i_5_0_sva[4:3] != 0) ~| nand_26_cse)
Expression totals: 0 of 2 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (FILTER_LOOP_i_5_0_sva[4:3] != 0)         N  No hits                  Hit '_0' and '_1'
                        nand_26_cse         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_i_5_0_sva[4:3] != 0)_0  ~nand_26_cse                  
  Row   2:    ***0***  (FILTER_LOOP_i_5_0_sva[4:3] != 0)_1  ~nand_26_cse                  
  Row   3:    ***0***  nand_26_cse_0                        ~(FILTER_LOOP_i_5_0_sva[4:3] != 0)
  Row   4:          1  nand_26_cse_1                        ~(FILTER_LOOP_i_5_0_sva[4:3] != 0)

----------------Focused Expression View-----------------
Line       2332 Item    1  (mux_65_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_65_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_65_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_65_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_65_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_65_nl                     

----------------Focused Expression View-----------------
Line       2333 Item    1  ((((((fsm_output[3] ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 2))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6])
  Row   2:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6])
  Row   3:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3])
  Row   4:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3])
  Row   5:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~(fsm_output[3] ~& z_out_2[6]))
  Row   6:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~(fsm_output[3] ~& z_out_2[6]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~((fsm_output[3] ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~((fsm_output[3] ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((fsm_output[3] ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((fsm_output[3] ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~((((fsm_output[3] ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~((((fsm_output[3] ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 2)_0  ~(((((fsm_output[3] ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 2)_1  ~(((((fsm_output[3] ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])

----------------Focused Expression View-----------------
Line       2337 Item    1  (mux_67_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_67_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_67_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_67_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_67_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_67_nl                     

----------------Focused Expression View-----------------
Line       2338 Item    1  ((((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 0))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[5])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[5])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[3])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[3])
  Row   5:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]))
  Row   6:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]))
  Row   7:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]))
  Row   8:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_0  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_1  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0])

----------------Focused Expression View-----------------
Line       2342 Item    1  (mux_69_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_69_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_69_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_69_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_69_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_69_nl                     

----------------Focused Expression View-----------------
Line       2343 Item    1  ((((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 0))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[5])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[5])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[3])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[3])
  Row   5:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]))
  Row   6:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]))
  Row   7:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && ((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]))
  Row   8:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && ((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]))
  Row   9:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[4] && (((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
 Row   10:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[4] && (((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_0  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_1  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4])

----------------Focused Expression View-----------------
Line       2347 Item    1  (mux_71_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_71_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_71_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_71_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_71_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_71_nl                     

----------------Focused Expression View-----------------
Line       2348 Item    1  ((((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2]) ~| nand_cse)
Expression totals: 0 of 7 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
             fsm_output[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[2]         N  No hits                  Hit '_0' and '_1'
                  nand_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[5])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[5])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[3])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[3])
  Row   5:    ***0***  fsm_output[3]_0             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]))
  Row   6:    ***0***  fsm_output[3]_1             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) ~& fsm_output[3]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) ~& fsm_output[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[2]_0  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[2]_1  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0]))
 Row   13:    ***0***  nand_cse_0                  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2])
 Row   14:    ***0***  nand_cse_1                  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2])

----------------Focused Expression View-----------------
Line       2352 Item    1  (mux_73_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_73_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_73_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_73_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_73_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_73_nl                     

----------------Focused Expression View-----------------
Line       2353 Item    1  ((((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[2]) ~| nand_cse)
Expression totals: 0 of 7 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
             fsm_output[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[2]         N  No hits                  Hit '_0' and '_1'
                  nand_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[4] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[5])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[4] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[5])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[4] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[3])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[4] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[3])
  Row   5:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[4] && fsm_output[3] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]))
  Row   6:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[4] && fsm_output[3] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]))
  Row   7:    ***0***  fsm_output[3]_0             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[4] && ((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]))
  Row   8:    ***0***  fsm_output[3]_1             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[4] && ((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[2]_0  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[2]_1  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   13:    ***0***  nand_cse_0                  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[2])
 Row   14:    ***0***  nand_cse_1                  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[2])

----------------Focused Expression View-----------------
Line       2357 Item    1  (mux_75_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_75_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_75_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_75_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_75_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_75_nl                     

----------------Focused Expression View-----------------
Line       2358 Item    1  ((((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 2))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[5])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[5])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[3])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[3])
  Row   5:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]))
  Row   6:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]))
  Row   7:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]))
  Row   8:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && ((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 2)_0  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 2)_1  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0])

----------------Focused Expression View-----------------
Line       2362 Item    1  (mux_77_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_77_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_77_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_77_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_77_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_77_nl                     

----------------Focused Expression View-----------------
Line       2363 Item    1  ((((((~FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[3]) & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) & (FILTER_LOOP_i_5_0_sva[2:1] == 2)) & z_out_2[6])
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] == 2)         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 2) && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[5] && FILTER_LOOP_i_5_0_sva[3])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 2) && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[5] && FILTER_LOOP_i_5_0_sva[3])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 2) && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 2) && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4])
  Row   5:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 2) && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && (~FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[3]))
  Row   6:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 2) && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && (~FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[3]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 2) && fsm_output[3] && ((~FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[3]) & FILTER_LOOP_i_5_0_sva[5]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 2) && fsm_output[3] && ((~FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[3]) & FILTER_LOOP_i_5_0_sva[5]))
  Row   9:    ***0***  fsm_output[3]_0                      (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 2) && (((~FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[3]) & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]))
 Row   10:    ***0***  fsm_output[3]_1                      (z_out_2[6] && (FILTER_LOOP_i_5_0_sva[2:1] == 2) && (((~FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[3]) & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]))
 Row   11:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] == 2)_0  (z_out_2[6] && ((((~FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[3]) & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
 Row   12:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] == 2)_1  (z_out_2[6] && ((((~FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[3]) & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
 Row   13:    ***0***  z_out_2[6]_0                         (((((~FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[3]) & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) & (FILTER_LOOP_i_5_0_sva[2:1] == 2))
 Row   14:    ***0***  z_out_2[6]_1                         (((((~FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[3]) & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) & (FILTER_LOOP_i_5_0_sva[2:1] == 2))

----------------Focused Expression View-----------------
Line       2367 Item    1  (mux_79_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_79_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_79_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_79_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_79_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_79_nl                     

----------------Focused Expression View-----------------
Line       2368 Item    1  ((((FILTER_LOOP_i_5_0_sva[3] ~& FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0]) ~| nand_9_cse)
Expression totals: 0 of 5 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                nand_9_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && FILTER_LOOP_i_5_0_sva[5])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && FILTER_LOOP_i_5_0_sva[5])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && FILTER_LOOP_i_5_0_sva[3])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[4] && FILTER_LOOP_i_5_0_sva[3])
  Row   5:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~(FILTER_LOOP_i_5_0_sva[3] ~& FILTER_LOOP_i_5_0_sva[5]))
  Row   6:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~(FILTER_LOOP_i_5_0_sva[3] ~& FILTER_LOOP_i_5_0_sva[5]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  (~nand_9_cse && ~((FILTER_LOOP_i_5_0_sva[3] ~& FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[4]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  (~nand_9_cse && ~((FILTER_LOOP_i_5_0_sva[3] ~& FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[4]))
  Row   9:    ***0***  nand_9_cse_0                ~(((FILTER_LOOP_i_5_0_sva[3] ~& FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0])
 Row   10:    ***0***  nand_9_cse_1                ~(((FILTER_LOOP_i_5_0_sva[3] ~& FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[0])

----------------Focused Expression View-----------------
Line       2371 Item    1  (mux_81_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_81_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_81_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_81_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_81_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_81_nl                     

----------------Focused Expression View-----------------
Line       2372 Item    1  ((FILTER_LOOP_i_5_0_sva[4:3] != 1) ~| nand_26_cse)
Expression totals: 0 of 2 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (FILTER_LOOP_i_5_0_sva[4:3] != 1)         N  No hits                  Hit '_0' and '_1'
                        nand_26_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_i_5_0_sva[4:3] != 1)_0  ~nand_26_cse                  
  Row   2:    ***0***  (FILTER_LOOP_i_5_0_sva[4:3] != 1)_1  ~nand_26_cse                  
  Row   3:    ***0***  nand_26_cse_0                        ~(FILTER_LOOP_i_5_0_sva[4:3] != 1)
  Row   4:    ***0***  nand_26_cse_1                        ~(FILTER_LOOP_i_5_0_sva[4:3] != 1)

----------------Focused Expression View-----------------
Line       2374 Item    1  (mux_83_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_83_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_83_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_83_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_83_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_83_nl                     

----------------Focused Expression View-----------------
Line       2375 Item    1  ((((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[0]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 0))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[5])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[5])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[4])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[4])
  Row   5:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]))
  Row   6:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]))
  Row   7:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[3] && ((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]))
  Row   8:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[3] && ((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_0  ~(((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[0])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_1  ~(((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[0])

----------------Focused Expression View-----------------
Line       2379 Item    1  (mux_85_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_85_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_85_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_85_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_85_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_85_nl                     

----------------Focused Expression View-----------------
Line       2380 Item    1  ((((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 0))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[5])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[5])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[4])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[4])
  Row   5:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && (FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]))
  Row   6:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3] && (FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]))
  Row   7:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && ((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]))
  Row   8:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && ((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]))
  Row   9:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[3] && (((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
 Row   10:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[3] && (((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_0  ~(((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_1  ~(((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3])

----------------Focused Expression View-----------------
Line       2384 Item    1  (mux_87_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_87_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_87_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_87_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_87_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_87_nl                     

----------------Focused Expression View-----------------
Line       2385 Item    1  ((((((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 2))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 2)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && fsm_output[3])
  Row   3:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && FILTER_LOOP_i_5_0_sva[0])
  Row   4:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && z_out_2[6] && FILTER_LOOP_i_5_0_sva[0])
  Row   5:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && (FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]))
  Row   6:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~FILTER_LOOP_i_5_0_sva[3] && (FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) ~& z_out_2[6]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ~((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) ~& z_out_2[6]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~(((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~FILTER_LOOP_i_5_0_sva[5] && ~(((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~((((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 2) && ~((((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 2)_0  ~(((((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 2)_1  ~(((((FILTER_LOOP_i_5_0_sva[0] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5])

----------------Focused Expression View-----------------
Line       2389 Item    1  (mux_89_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_89_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_89_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_89_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_89_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_89_nl                     

----------------Focused Expression View-----------------
Line       2390 Item    1  ((((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2]) ~| nand_cse)
Expression totals: 0 of 7 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
             fsm_output[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[2]         N  No hits                  Hit '_0' and '_1'
                  nand_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[5])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[5])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[4])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[4])
  Row   5:    ***0***  fsm_output[3]_0             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[3] && (FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]))
  Row   6:    ***0***  fsm_output[3]_1             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[3] && (FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) ~& fsm_output[3]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[0] && ~((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) ~& fsm_output[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[2]_0  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[0]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[2]_1  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[0]))
 Row   13:    ***0***  nand_cse_0                  ~(((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2])
 Row   14:    ***0***  nand_cse_1                  ~(((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[0]) | FILTER_LOOP_i_5_0_sva[2])

----------------Focused Expression View-----------------
Line       2394 Item    1  (mux_91_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_91_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_91_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_91_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_91_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_91_nl                     

----------------Focused Expression View-----------------
Line       2395 Item    1  ((((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[2]) ~| nand_cse)
Expression totals: 0 of 7 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
             fsm_output[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[2]         N  No hits                  Hit '_0' and '_1'
                  nand_cse         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[5])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[5])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[4])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0] && FILTER_LOOP_i_5_0_sva[4])
  Row   5:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3] && (FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]))
  Row   6:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[3] && fsm_output[3] && (FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]))
  Row   7:    ***0***  fsm_output[3]_0             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[3] && ((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]))
  Row   8:    ***0***  fsm_output[3]_1             (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~FILTER_LOOP_i_5_0_sva[3] && ((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1  (~nand_cse && ~FILTER_LOOP_i_5_0_sva[2] && ~(((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[2]_0  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[2]_1  (~nand_cse && ~((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]))
 Row   13:    ***0***  nand_cse_0                  ~(((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[2])
 Row   14:    ***0***  nand_cse_1                  ~(((((FILTER_LOOP_i_5_0_sva[4] & FILTER_LOOP_i_5_0_sva[5]) & FILTER_LOOP_i_5_0_sva[0]) ~& fsm_output[3]) | FILTER_LOOP_i_5_0_sva[3]) | FILTER_LOOP_i_5_0_sva[2])

----------------Focused Expression View-----------------
Line       2399 Item    1  (mux_93_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_93_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_93_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_93_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_93_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_93_nl                     

----------------Focused Expression View-----------------
Line       2400 Item    1  ((((FILTER_LOOP_i_5_0_sva[3] | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) ~| nand_9_cse)
Expression totals: 0 of 5 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                nand_9_cse         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[3])
  Row   5:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~(FILTER_LOOP_i_5_0_sva[3] | FILTER_LOOP_i_5_0_sva[4]))
  Row   6:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  (~nand_9_cse && ~FILTER_LOOP_i_5_0_sva[0] && ~(FILTER_LOOP_i_5_0_sva[3] | FILTER_LOOP_i_5_0_sva[4]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  (~nand_9_cse && ~((FILTER_LOOP_i_5_0_sva[3] | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  (~nand_9_cse && ~((FILTER_LOOP_i_5_0_sva[3] | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]))
  Row   9:    ***0***  nand_9_cse_0                ~(((FILTER_LOOP_i_5_0_sva[3] | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])
 Row   10:          1  nand_9_cse_1                ~(((FILTER_LOOP_i_5_0_sva[3] | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])

----------------Focused Expression View-----------------
Line       2403 Item    1  (mux_95_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_95_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_95_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_95_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_95_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_95_nl                     

----------------Focused Expression View-----------------
Line       2404 Item    1  ((FILTER_LOOP_i_5_0_sva[5:3] != 0) ~| nand_10_cse)
Expression totals: 0 of 2 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (FILTER_LOOP_i_5_0_sva[5:3] != 0)         N  No hits                  Hit '_0' and '_1'
                        nand_10_cse         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_i_5_0_sva[5:3] != 0)_0  ~nand_10_cse                  
  Row   2:    ***0***  (FILTER_LOOP_i_5_0_sva[5:3] != 0)_1  ~nand_10_cse                  
  Row   3:    ***0***  nand_10_cse_0                        ~(FILTER_LOOP_i_5_0_sva[5:3] != 0)
  Row   4:          1  nand_10_cse_1                        ~(FILTER_LOOP_i_5_0_sva[5:3] != 0)

----------------Focused Expression View-----------------
Line       2406 Item    1  (mux_97_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_97_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_97_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_97_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_97_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_97_nl                     

----------------Focused Expression View-----------------
Line       2407 Item    1  ((((((FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 0))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3])
  Row   3:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && FILTER_LOOP_i_5_0_sva[3])
  Row   4:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && FILTER_LOOP_i_5_0_sva[3])
  Row   5:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && (FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]))
  Row   6:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && (FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]))
  Row   7:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~((FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]) ~& z_out_2[6]))
  Row   8:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~FILTER_LOOP_i_5_0_sva[5] && ~((FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]) ~& z_out_2[6]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[0] && ~(((FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_0  ~(((((FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_1  ~(((((FILTER_LOOP_i_5_0_sva[3] & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) | FILTER_LOOP_i_5_0_sva[0])

----------------Focused Expression View-----------------
Line       2411 Item    1  (mux_99_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                  mux_99_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_99_nl_0                  read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_99_nl_1                  read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_99_nl                     
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_99_nl                     

----------------Focused Expression View-----------------
Line       2412 Item    1  ((((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5]) ~| (FILTER_LOOP_i_5_0_sva[2:1] != 0))
Expression totals: 0 of 7 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
           FILTER_LOOP_i_5_0_sva[3]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
                      fsm_output[3]         N  No hits                  Hit '_0' and '_1'
                         z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[4]         N  No hits                  Hit '_0' and '_1'
           FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'
  (FILTER_LOOP_i_5_0_sva[2:1] != 0)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[3]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[3]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[0])
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[3])
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && fsm_output[3] && FILTER_LOOP_i_5_0_sva[3])
  Row   5:    ***0***  fsm_output[3]_0                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]))
  Row   6:    ***0***  fsm_output[3]_1                      (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && z_out_2[6] && (FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]))
  Row   7:    ***0***  z_out_2[6]_0                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
  Row   8:    ***0***  z_out_2[6]_1                         (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~FILTER_LOOP_i_5_0_sva[4] && ((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]))
  Row   9:    ***0***  FILTER_LOOP_i_5_0_sva[4]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]))
 Row   10:    ***0***  FILTER_LOOP_i_5_0_sva[4]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~FILTER_LOOP_i_5_0_sva[5] && ~(((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]))
 Row   11:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   12:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1           (~(FILTER_LOOP_i_5_0_sva[2:1] != 0) && ~((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]))
 Row   13:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_0  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5])
 Row   14:    ***0***  (FILTER_LOOP_i_5_0_sva[2:1] != 0)_1  ~(((((FILTER_LOOP_i_5_0_sva[3] & FILTER_LOOP_i_5_0_sva[0]) & fsm_output[3]) ~& z_out_2[6]) | FILTER_LOOP_i_5_0_sva[4]) | FILTER_LOOP_i_5_0_sva[5])

----------------Focused Expression View-----------------
Line       2416 Item    1  (mux_101_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_101_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_101_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_101_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_101_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_101_nl                    

----------------Focused Expression View-----------------
Line       2420 Item    1  (fsm_output[5] | nor_tmp_53)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[5]         N  '_1' not hit             Hit '_1'
     nor_tmp_53         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fsm_output[5]_0       ~nor_tmp_53                   
  Row   2:    ***0***  fsm_output[5]_1       ~nor_tmp_53                   
  Row   3:          1  nor_tmp_53_0          ~fsm_output[5]                
  Row   4:    ***0***  nor_tmp_53_1          ~fsm_output[5]                

----------------Focused Expression View-----------------
Line       2422 Item    1  (fsm_output[5] | nor_tmp_52)
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  fsm_output[5]         N  '_1' not hit             Hit '_1'
     nor_tmp_52         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  fsm_output[5]_0       ~nor_tmp_52                   
  Row   2:    ***0***  fsm_output[5]_1       ~nor_tmp_52                   
  Row   3:          1  nor_tmp_52_0          ~fsm_output[5]                
  Row   4:    ***0***  nor_tmp_52_1          ~fsm_output[5]                

----------------Focused Expression View-----------------
Line       2425 Item    1  (mux_206_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_206_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_206_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_206_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_206_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_206_nl                    

----------------Focused Expression View-----------------
Line       2426 Item    1  (filter_cfg_v_sva & tick_in_v_sva)
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  filter_cfg_v_sva         N  No hits                  Hit '_0' and '_1'
     tick_in_v_sva         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  filter_cfg_v_sva_0    tick_in_v_sva                 
  Row   2:    ***0***  filter_cfg_v_sva_1    tick_in_v_sva                 
  Row   3:    ***0***  tick_in_v_sva_0       filter_cfg_v_sva              
  Row   4:    ***0***  tick_in_v_sva_1       filter_cfg_v_sva              

----------------Focused Expression View-----------------
Line       2430 Item    1  (mux_209_nl & read_inputs_mioi_wen_comp)
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
                 mux_209_nl         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  mux_209_nl_0                 read_inputs_mioi_wen_comp     
  Row   2:    ***0***  mux_209_nl_1                 read_inputs_mioi_wen_comp     
  Row   3:    ***0***  read_inputs_mioi_wen_comp_0  mux_209_nl                    
  Row   4:    ***0***  read_inputs_mioi_wen_comp_1  mux_209_nl                    

----------------Focused Expression View-----------------
Line       2434 Item    1  (read_inputs_mioi_wen_comp & (fsm_output[4:3] == 0))
Expression totals: 1 of 2 input terms covered = 50.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  read_inputs_mioi_wen_comp         Y
     (fsm_output[4:3] == 0)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  read_inputs_mioi_wen_comp_0  (fsm_output[4:3] == 0)        
  Row   2:          1  read_inputs_mioi_wen_comp_1  (fsm_output[4:3] == 0)        
  Row   3:    ***0***  (fsm_output[4:3] == 0)_0     read_inputs_mioi_wen_comp     
  Row   4:          1  (fsm_output[4:3] == 0)_1     read_inputs_mioi_wen_comp     

----------------Focused Expression View-----------------
Line       2435 Item    1  ((~read_inputs_mioi_clr_rsc_z & audio1_in_v_and_cse) & read_inputs_mioi_tick_rsc_z)
Expression totals: 0 of 3 input terms covered = 0.00%

                   Input Term   Covered  Reason for no coverage   Hint
                  -----------  --------  -----------------------  --------------
   read_inputs_mioi_clr_rsc_z         N  No hits                  Hit '_0' and '_1'
          audio1_in_v_and_cse         N  No hits                  Hit '_0' and '_1'
  read_inputs_mioi_tick_rsc_z         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                     Non-masking condition(s)      
 ---------  ---------  --------------------           -------------------------     
  Row   1:    ***0***  read_inputs_mioi_clr_rsc_z_0   (read_inputs_mioi_tick_rsc_z && audio1_in_v_and_cse)
  Row   2:    ***0***  read_inputs_mioi_clr_rsc_z_1   (read_inputs_mioi_tick_rsc_z && audio1_in_v_and_cse)
  Row   3:    ***0***  audio1_in_v_and_cse_0          (read_inputs_mioi_tick_rsc_z && ~read_inputs_mioi_clr_rsc_z)
  Row   4:    ***0***  audio1_in_v_and_cse_1          (read_inputs_mioi_tick_rsc_z && ~read_inputs_mioi_clr_rsc_z)
  Row   5:          1  read_inputs_mioi_tick_rsc_z_0  (~read_inputs_mioi_clr_rsc_z & audio1_in_v_and_cse)
  Row   6:    ***0***  read_inputs_mioi_tick_rsc_z_1  (~read_inputs_mioi_clr_rsc_z & audio1_in_v_and_cse)

----------------Focused Expression View-----------------
Line       2437 Item    1  (read_inputs_mioi_wen_comp & fsm_output[2])
Expression totals: 0 of 2 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  read_inputs_mioi_wen_comp         N  '_1' not hit             Hit '_1'
              fsm_output[2]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  read_inputs_mioi_wen_comp_0  fsm_output[2]                 
  Row   2:    ***0***  read_inputs_mioi_wen_comp_1  fsm_output[2]                 
  Row   3:          1  fsm_output[2]_0              read_inputs_mioi_wen_comp     
  Row   4:    ***0***  fsm_output[2]_1              read_inputs_mioi_wen_comp     

----------------Focused Expression View-----------------
Line       2438 Item    1  (read_inputs_mioi_wen_comp & ((or_dcpl_101 | or_dcpl_100) ~| fsm_output[4]))
Expression totals: 0 of 4 input terms covered = 0.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
  read_inputs_mioi_wen_comp         N  No hits                  Hit '_0' and '_1'
                or_dcpl_101         N  No hits                  Hit '_0' and '_1'
                or_dcpl_100         N  No hits                  Hit '_0' and '_1'
              fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:    ***0***  read_inputs_mioi_wen_comp_0  ((or_dcpl_101 | or_dcpl_100) ~| fsm_output[4])
  Row   2:    ***0***  read_inputs_mioi_wen_comp_1  ((or_dcpl_101 | or_dcpl_100) ~| fsm_output[4])
  Row   3:    ***0***  or_dcpl_101_0                (read_inputs_mioi_wen_comp && ~fsm_output[4] && ~or_dcpl_100)
  Row   4:    ***0***  or_dcpl_101_1                (read_inputs_mioi_wen_comp && ~fsm_output[4] && ~or_dcpl_100)
  Row   5:    ***0***  or_dcpl_100_0                (read_inputs_mioi_wen_comp && ~fsm_output[4] && ~or_dcpl_101)
  Row   6:    ***0***  or_dcpl_100_1                (read_inputs_mioi_wen_comp && ~fsm_output[4] && ~or_dcpl_101)
  Row   7:    ***0***  fsm_output[4]_0              (read_inputs_mioi_wen_comp && ~(or_dcpl_101 | or_dcpl_100))
  Row   8:    ***0***  fsm_output[4]_1              (read_inputs_mioi_wen_comp && ~(or_dcpl_101 | or_dcpl_100))

----------------Focused Expression View-----------------
Line       2440 Item    1  ((~fsm_output[4] & read_inputs_mioi_wen_comp) & (clr_in_v_sva ~| z_out_2[6]))
Expression totals: 1 of 4 input terms covered = 25.00%

                 Input Term   Covered  Reason for no coverage   Hint
                -----------  --------  -----------------------  --------------
              fsm_output[4]         N  '_1' not hit             Hit '_1'
  read_inputs_mioi_wen_comp         Y
               clr_in_v_sva         N  '_1' not hit             Hit '_1'
                 z_out_2[6]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                   Non-masking condition(s)      
 ---------  ---------  --------------------         -------------------------     
  Row   1:          1  fsm_output[4]_0              ((clr_in_v_sva ~| z_out_2[6]) && read_inputs_mioi_wen_comp)
  Row   2:    ***0***  fsm_output[4]_1              ((clr_in_v_sva ~| z_out_2[6]) && read_inputs_mioi_wen_comp)
  Row   3:          1  read_inputs_mioi_wen_comp_0  ((clr_in_v_sva ~| z_out_2[6]) && ~fsm_output[4])
  Row   4:          1  read_inputs_mioi_wen_comp_1  ((clr_in_v_sva ~| z_out_2[6]) && ~fsm_output[4])
  Row   5:          1  clr_in_v_sva_0               ((~fsm_output[4] & read_inputs_mioi_wen_comp) && ~z_out_2[6])
  Row   6:    ***0***  clr_in_v_sva_1               ((~fsm_output[4] & read_inputs_mioi_wen_comp) && ~z_out_2[6])
  Row   7:          1  z_out_2[6]_0                 ((~fsm_output[4] & read_inputs_mioi_wen_comp) && ~clr_in_v_sva)
  Row   8:    ***0***  z_out_2[6]_1                 ((~fsm_output[4] & read_inputs_mioi_wen_comp) && ~clr_in_v_sva)

----------------Focused Expression View-----------------
Line       2470 Item    1  (FILTER_LOOP_i_5_0_sva[4:3] != 0)
Expression totals: 0 of 1 input term covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (FILTER_LOOP_i_5_0_sva[4:3] != 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:          1  (FILTER_LOOP_i_5_0_sva[4:3] != 0)_0  -                             
  Row   2:    ***0***  (FILTER_LOOP_i_5_0_sva[4:3] != 0)_1  -                             

----------------Focused Expression View-----------------
Line       2471 Item    1  (FILTER_LOOP_i_5_0_sva[4:3] != 1)
Expression totals: 0 of 1 input term covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (FILTER_LOOP_i_5_0_sva[4:3] != 1)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_i_5_0_sva[4:3] != 1)_0  -                             
  Row   2:          1  (FILTER_LOOP_i_5_0_sva[4:3] != 1)_1  -                             

----------------Focused Expression View-----------------
Line       2472 Item    1  (FILTER_LOOP_i_5_0_sva[4:3] != 2)
Expression totals: 0 of 1 input term covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (FILTER_LOOP_i_5_0_sva[4:3] != 2)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_i_5_0_sva[4:3] != 2)_0  -                             
  Row   2:          1  (FILTER_LOOP_i_5_0_sva[4:3] != 2)_1  -                             

----------------Focused Expression View-----------------
Line       2473 Item    1  (FILTER_LOOP_i_5_0_sva[0] | ~FILTER_LOOP_i_5_0_sva[2])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[2]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  FILTER_LOOP_i_5_0_sva[2]      
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  FILTER_LOOP_i_5_0_sva[2]      
  Row   3:          1  FILTER_LOOP_i_5_0_sva[2]_0  ~FILTER_LOOP_i_5_0_sva[0]     
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[2]_1  ~FILTER_LOOP_i_5_0_sva[0]     

----------------Focused Expression View-----------------
Line       2474 Item    1  (or_dcpl_99 | FILTER_LOOP_i_5_0_sva[1])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
                or_dcpl_99         N  '_0' not hit             Hit '_0'
  FILTER_LOOP_i_5_0_sva[1]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  or_dcpl_99_0                ~FILTER_LOOP_i_5_0_sva[1]     
  Row   2:          1  or_dcpl_99_1                ~FILTER_LOOP_i_5_0_sva[1]     
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[1]_0  ~or_dcpl_99                   
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[1]_1  ~or_dcpl_99                   

----------------Focused Expression View-----------------
Line       2475 Item    1  (or_dcpl_38 | ~FILTER_LOOP_i_5_0_sva[5])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
                or_dcpl_38         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  or_dcpl_38_0                FILTER_LOOP_i_5_0_sva[5]      
  Row   2:    ***0***  or_dcpl_38_1                FILTER_LOOP_i_5_0_sva[5]      
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  ~or_dcpl_38                   
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  ~or_dcpl_38                   

----------------Focused Expression View-----------------
Line       2476 Item    1  (~FILTER_LOOP_i_5_0_sva[0] | FILTER_LOOP_i_5_0_sva[2])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[0]         N  '_1' not hit             Hit '_1'
  FILTER_LOOP_i_5_0_sva[2]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_5_0_sva[0]_0  ~FILTER_LOOP_i_5_0_sva[2]     
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  ~FILTER_LOOP_i_5_0_sva[2]     
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[2]_0  FILTER_LOOP_i_5_0_sva[0]      
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[2]_1  FILTER_LOOP_i_5_0_sva[0]      

----------------Focused Expression View-----------------
Line       2477 Item    1  (or_dcpl_103 | ~FILTER_LOOP_i_5_0_sva[1])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
               or_dcpl_103         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[1]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  or_dcpl_103_0               FILTER_LOOP_i_5_0_sva[1]      
  Row   2:    ***0***  or_dcpl_103_1               FILTER_LOOP_i_5_0_sva[1]      
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[1]_0  ~or_dcpl_103                  
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[1]_1  ~or_dcpl_103                  

----------------Focused Expression View-----------------
Line       2478 Item    1  (or_dcpl_101 | or_dcpl_104)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_101         N  No hits                  Hit '_0' and '_1'
  or_dcpl_104         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_101_0         ~or_dcpl_104                  
  Row   2:    ***0***  or_dcpl_101_1         ~or_dcpl_104                  
  Row   3:    ***0***  or_dcpl_104_0         ~or_dcpl_101                  
  Row   4:    ***0***  or_dcpl_104_1         ~or_dcpl_101                  

----------------Focused Expression View-----------------
Line       2479 Item    1  (FILTER_LOOP_i_5_0_sva[0] | FILTER_LOOP_i_5_0_sva[2])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[0]         N  '_1' not hit             Hit '_1'
  FILTER_LOOP_i_5_0_sva[2]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_5_0_sva[0]_0  ~FILTER_LOOP_i_5_0_sva[2]     
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  ~FILTER_LOOP_i_5_0_sva[2]     
  Row   3:          1  FILTER_LOOP_i_5_0_sva[2]_0  ~FILTER_LOOP_i_5_0_sva[0]     
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[2]_1  ~FILTER_LOOP_i_5_0_sva[0]     

----------------Focused Expression View-----------------
Line       2480 Item    1  (or_dcpl_106 | ~FILTER_LOOP_i_5_0_sva[1])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
               or_dcpl_106         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  or_dcpl_106_0               FILTER_LOOP_i_5_0_sva[1]      
  Row   2:    ***0***  or_dcpl_106_1               FILTER_LOOP_i_5_0_sva[1]      
  Row   3:          1  FILTER_LOOP_i_5_0_sva[1]_0  ~or_dcpl_106                  
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[1]_1  ~or_dcpl_106                  

----------------Focused Expression View-----------------
Line       2481 Item    1  (or_dcpl_101 | or_dcpl_107)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_101         N  No hits                  Hit '_0' and '_1'
  or_dcpl_107         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_101_0         ~or_dcpl_107                  
  Row   2:    ***0***  or_dcpl_101_1         ~or_dcpl_107                  
  Row   3:    ***0***  or_dcpl_107_0         ~or_dcpl_101                  
  Row   4:    ***0***  or_dcpl_107_1         ~or_dcpl_101                  

----------------Focused Expression View-----------------
Line       2482 Item    1  (or_dcpl_103 | FILTER_LOOP_i_5_0_sva[1])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
               or_dcpl_103         N  '_0' not hit             Hit '_0'
  FILTER_LOOP_i_5_0_sva[1]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  or_dcpl_103_0               ~FILTER_LOOP_i_5_0_sva[1]     
  Row   2:          1  or_dcpl_103_1               ~FILTER_LOOP_i_5_0_sva[1]     
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[1]_0  ~or_dcpl_103                  
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[1]_1  ~or_dcpl_103                  

----------------Focused Expression View-----------------
Line       2483 Item    1  (or_dcpl_101 | or_dcpl_109)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_101         N  No hits                  Hit '_0' and '_1'
  or_dcpl_109         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_101_0         ~or_dcpl_109                  
  Row   2:    ***0***  or_dcpl_101_1         ~or_dcpl_109                  
  Row   3:    ***0***  or_dcpl_109_0         ~or_dcpl_101                  
  Row   4:    ***0***  or_dcpl_109_1         ~or_dcpl_101                  

----------------Focused Expression View-----------------
Line       2484 Item    1  (or_dcpl_106 | FILTER_LOOP_i_5_0_sva[1])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
               or_dcpl_106         N  '_1' not hit             Hit '_1'
  FILTER_LOOP_i_5_0_sva[1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  or_dcpl_106_0               ~FILTER_LOOP_i_5_0_sva[1]     
  Row   2:    ***0***  or_dcpl_106_1               ~FILTER_LOOP_i_5_0_sva[1]     
  Row   3:          1  FILTER_LOOP_i_5_0_sva[1]_0  ~or_dcpl_106                  
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[1]_1  ~or_dcpl_106                  

----------------Focused Expression View-----------------
Line       2485 Item    1  (or_dcpl_101 | or_dcpl_111)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_101         N  '_0' not hit             Hit '_0'
  or_dcpl_111         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_101_0         ~or_dcpl_111                  
  Row   2:          1  or_dcpl_101_1         ~or_dcpl_111                  
  Row   3:    ***0***  or_dcpl_111_0         ~or_dcpl_101                  
  Row   4:    ***0***  or_dcpl_111_1         ~or_dcpl_101                  

----------------Focused Expression View-----------------
Line       2486 Item    1  (FILTER_LOOP_i_5_0_sva[0] ~& FILTER_LOOP_i_5_0_sva[2])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[0]         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[2]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  FILTER_LOOP_i_5_0_sva[0]_0  FILTER_LOOP_i_5_0_sva[2]      
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[0]_1  FILTER_LOOP_i_5_0_sva[2]      
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[2]_0  FILTER_LOOP_i_5_0_sva[0]      
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[2]_1  FILTER_LOOP_i_5_0_sva[0]      

----------------Focused Expression View-----------------
Line       2487 Item    1  (or_dcpl_113 | ~FILTER_LOOP_i_5_0_sva[1])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
               or_dcpl_113         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[1]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  or_dcpl_113_0               FILTER_LOOP_i_5_0_sva[1]      
  Row   2:    ***0***  or_dcpl_113_1               FILTER_LOOP_i_5_0_sva[1]      
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[1]_0  ~or_dcpl_113                  
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[1]_1  ~or_dcpl_113                  

----------------Focused Expression View-----------------
Line       2488 Item    1  (or_dcpl_25 | ~FILTER_LOOP_i_5_0_sva[5])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
                or_dcpl_25         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  or_dcpl_25_0                FILTER_LOOP_i_5_0_sva[5]      
  Row   2:    ***0***  or_dcpl_25_1                FILTER_LOOP_i_5_0_sva[5]      
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  ~or_dcpl_25                   
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  ~or_dcpl_25                   

----------------Focused Expression View-----------------
Line       2489 Item    1  (or_dcpl_115 | or_dcpl_114)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_115         N  No hits                  Hit '_0' and '_1'
  or_dcpl_114         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_115_0         ~or_dcpl_114                  
  Row   2:    ***0***  or_dcpl_115_1         ~or_dcpl_114                  
  Row   3:    ***0***  or_dcpl_114_0         ~or_dcpl_115                  
  Row   4:    ***0***  or_dcpl_114_1         ~or_dcpl_115                  

----------------Focused Expression View-----------------
Line       2490 Item    1  (or_dcpl_99 | ~FILTER_LOOP_i_5_0_sva[1])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
                or_dcpl_99         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[1]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  or_dcpl_99_0                FILTER_LOOP_i_5_0_sva[1]      
  Row   2:    ***0***  or_dcpl_99_1                FILTER_LOOP_i_5_0_sva[1]      
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[1]_0  ~or_dcpl_99                   
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[1]_1  ~or_dcpl_99                   

----------------Focused Expression View-----------------
Line       2491 Item    1  (or_dcpl_115 | or_dcpl_117)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_115         N  No hits                  Hit '_0' and '_1'
  or_dcpl_117         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_115_0         ~or_dcpl_117                  
  Row   2:    ***0***  or_dcpl_115_1         ~or_dcpl_117                  
  Row   3:    ***0***  or_dcpl_117_0         ~or_dcpl_115                  
  Row   4:    ***0***  or_dcpl_117_1         ~or_dcpl_115                  

----------------Focused Expression View-----------------
Line       2492 Item    1  (or_dcpl_113 | FILTER_LOOP_i_5_0_sva[1])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
               or_dcpl_113         N  '_0' not hit             Hit '_0'
  FILTER_LOOP_i_5_0_sva[1]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  or_dcpl_113_0               ~FILTER_LOOP_i_5_0_sva[1]     
  Row   2:          1  or_dcpl_113_1               ~FILTER_LOOP_i_5_0_sva[1]     
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[1]_0  ~or_dcpl_113                  
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[1]_1  ~or_dcpl_113                  

----------------Focused Expression View-----------------
Line       2493 Item    1  (or_dcpl_115 | or_dcpl_119)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_115         N  No hits                  Hit '_0' and '_1'
  or_dcpl_119         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_115_0         ~or_dcpl_119                  
  Row   2:    ***0***  or_dcpl_115_1         ~or_dcpl_119                  
  Row   3:    ***0***  or_dcpl_119_0         ~or_dcpl_115                  
  Row   4:    ***0***  or_dcpl_119_1         ~or_dcpl_115                  

----------------Focused Expression View-----------------
Line       2494 Item    1  (or_dcpl_115 | or_dcpl_100)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_115         N  No hits                  Hit '_0' and '_1'
  or_dcpl_100         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_115_0         ~or_dcpl_100                  
  Row   2:    ***0***  or_dcpl_115_1         ~or_dcpl_100                  
  Row   3:    ***0***  or_dcpl_100_0         ~or_dcpl_115                  
  Row   4:    ***0***  or_dcpl_100_1         ~or_dcpl_115                  

----------------Focused Expression View-----------------
Line       2495 Item    1  (or_dcpl_115 | or_dcpl_104)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_115         N  No hits                  Hit '_0' and '_1'
  or_dcpl_104         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_115_0         ~or_dcpl_104                  
  Row   2:    ***0***  or_dcpl_115_1         ~or_dcpl_104                  
  Row   3:    ***0***  or_dcpl_104_0         ~or_dcpl_115                  
  Row   4:    ***0***  or_dcpl_104_1         ~or_dcpl_115                  

----------------Focused Expression View-----------------
Line       2496 Item    1  (or_dcpl_115 | or_dcpl_107)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_115         N  No hits                  Hit '_0' and '_1'
  or_dcpl_107         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_115_0         ~or_dcpl_107                  
  Row   2:    ***0***  or_dcpl_115_1         ~or_dcpl_107                  
  Row   3:    ***0***  or_dcpl_107_0         ~or_dcpl_115                  
  Row   4:    ***0***  or_dcpl_107_1         ~or_dcpl_115                  

----------------Focused Expression View-----------------
Line       2497 Item    1  (or_dcpl_115 | or_dcpl_109)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_115         N  No hits                  Hit '_0' and '_1'
  or_dcpl_109         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_115_0         ~or_dcpl_109                  
  Row   2:    ***0***  or_dcpl_115_1         ~or_dcpl_109                  
  Row   3:    ***0***  or_dcpl_109_0         ~or_dcpl_115                  
  Row   4:    ***0***  or_dcpl_109_1         ~or_dcpl_115                  

----------------Focused Expression View-----------------
Line       2498 Item    1  (or_dcpl_115 | or_dcpl_111)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_115         N  '_0' not hit             Hit '_0'
  or_dcpl_111         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_115_0         ~or_dcpl_111                  
  Row   2:          1  or_dcpl_115_1         ~or_dcpl_111                  
  Row   3:    ***0***  or_dcpl_111_0         ~or_dcpl_115                  
  Row   4:    ***0***  or_dcpl_111_1         ~or_dcpl_115                  

----------------Focused Expression View-----------------
Line       2499 Item    1  (or_dcpl_19 | ~FILTER_LOOP_i_5_0_sva[5])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
                or_dcpl_19         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  or_dcpl_19_0                FILTER_LOOP_i_5_0_sva[5]      
  Row   2:    ***0***  or_dcpl_19_1                FILTER_LOOP_i_5_0_sva[5]      
  Row   3:          1  FILTER_LOOP_i_5_0_sva[5]_0  ~or_dcpl_19                   
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  ~or_dcpl_19                   

----------------Focused Expression View-----------------
Line       2500 Item    1  (or_dcpl_126 | or_dcpl_114)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_126         N  No hits                  Hit '_0' and '_1'
  or_dcpl_114         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_126_0         ~or_dcpl_114                  
  Row   2:    ***0***  or_dcpl_126_1         ~or_dcpl_114                  
  Row   3:    ***0***  or_dcpl_114_0         ~or_dcpl_126                  
  Row   4:    ***0***  or_dcpl_114_1         ~or_dcpl_126                  

----------------Focused Expression View-----------------
Line       2501 Item    1  (or_dcpl_126 | or_dcpl_117)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_126         N  No hits                  Hit '_0' and '_1'
  or_dcpl_117         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_126_0         ~or_dcpl_117                  
  Row   2:    ***0***  or_dcpl_126_1         ~or_dcpl_117                  
  Row   3:    ***0***  or_dcpl_117_0         ~or_dcpl_126                  
  Row   4:    ***0***  or_dcpl_117_1         ~or_dcpl_126                  

----------------Focused Expression View-----------------
Line       2502 Item    1  (or_dcpl_126 | or_dcpl_119)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_126         N  No hits                  Hit '_0' and '_1'
  or_dcpl_119         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_126_0         ~or_dcpl_119                  
  Row   2:    ***0***  or_dcpl_126_1         ~or_dcpl_119                  
  Row   3:    ***0***  or_dcpl_119_0         ~or_dcpl_126                  
  Row   4:    ***0***  or_dcpl_119_1         ~or_dcpl_126                  

----------------Focused Expression View-----------------
Line       2503 Item    1  (or_dcpl_126 | or_dcpl_100)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_126         N  No hits                  Hit '_0' and '_1'
  or_dcpl_100         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_126_0         ~or_dcpl_100                  
  Row   2:    ***0***  or_dcpl_126_1         ~or_dcpl_100                  
  Row   3:    ***0***  or_dcpl_100_0         ~or_dcpl_126                  
  Row   4:    ***0***  or_dcpl_100_1         ~or_dcpl_126                  

----------------Focused Expression View-----------------
Line       2504 Item    1  (or_dcpl_126 | or_dcpl_104)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_126         N  No hits                  Hit '_0' and '_1'
  or_dcpl_104         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_126_0         ~or_dcpl_104                  
  Row   2:    ***0***  or_dcpl_126_1         ~or_dcpl_104                  
  Row   3:    ***0***  or_dcpl_104_0         ~or_dcpl_126                  
  Row   4:    ***0***  or_dcpl_104_1         ~or_dcpl_126                  

----------------Focused Expression View-----------------
Line       2505 Item    1  (or_dcpl_126 | or_dcpl_107)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_126         N  No hits                  Hit '_0' and '_1'
  or_dcpl_107         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_126_0         ~or_dcpl_107                  
  Row   2:    ***0***  or_dcpl_126_1         ~or_dcpl_107                  
  Row   3:    ***0***  or_dcpl_107_0         ~or_dcpl_126                  
  Row   4:    ***0***  or_dcpl_107_1         ~or_dcpl_126                  

----------------Focused Expression View-----------------
Line       2506 Item    1  (or_dcpl_126 | or_dcpl_109)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_126         N  No hits                  Hit '_0' and '_1'
  or_dcpl_109         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_126_0         ~or_dcpl_109                  
  Row   2:    ***0***  or_dcpl_126_1         ~or_dcpl_109                  
  Row   3:    ***0***  or_dcpl_109_0         ~or_dcpl_126                  
  Row   4:    ***0***  or_dcpl_109_1         ~or_dcpl_126                  

----------------Focused Expression View-----------------
Line       2507 Item    1  (or_dcpl_126 | or_dcpl_111)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_126         N  '_0' not hit             Hit '_0'
  or_dcpl_111         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_126_0         ~or_dcpl_111                  
  Row   2:          1  or_dcpl_126_1         ~or_dcpl_111                  
  Row   3:    ***0***  or_dcpl_111_0         ~or_dcpl_126                  
  Row   4:    ***0***  or_dcpl_111_1         ~or_dcpl_126                  

----------------Focused Expression View-----------------
Line       2508 Item    1  (FILTER_LOOP_i_5_0_sva[5:3] != 3)
Expression totals: 0 of 1 input term covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
  (FILTER_LOOP_i_5_0_sva[5:3] != 3)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_i_5_0_sva[5:3] != 3)_0  -                             
  Row   2:          1  (FILTER_LOOP_i_5_0_sva[5:3] != 3)_1  -                             

----------------Focused Expression View-----------------
Line       2509 Item    1  (or_dcpl_135 | or_dcpl_114)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_135         N  No hits                  Hit '_0' and '_1'
  or_dcpl_114         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_135_0         ~or_dcpl_114                  
  Row   2:    ***0***  or_dcpl_135_1         ~or_dcpl_114                  
  Row   3:    ***0***  or_dcpl_114_0         ~or_dcpl_135                  
  Row   4:    ***0***  or_dcpl_114_1         ~or_dcpl_135                  

----------------Focused Expression View-----------------
Line       2510 Item    1  (or_dcpl_135 | or_dcpl_117)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_135         N  No hits                  Hit '_0' and '_1'
  or_dcpl_117         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_135_0         ~or_dcpl_117                  
  Row   2:    ***0***  or_dcpl_135_1         ~or_dcpl_117                  
  Row   3:    ***0***  or_dcpl_117_0         ~or_dcpl_135                  
  Row   4:    ***0***  or_dcpl_117_1         ~or_dcpl_135                  

----------------Focused Expression View-----------------
Line       2511 Item    1  (or_dcpl_135 | or_dcpl_119)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_135         N  No hits                  Hit '_0' and '_1'
  or_dcpl_119         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_135_0         ~or_dcpl_119                  
  Row   2:    ***0***  or_dcpl_135_1         ~or_dcpl_119                  
  Row   3:    ***0***  or_dcpl_119_0         ~or_dcpl_135                  
  Row   4:    ***0***  or_dcpl_119_1         ~or_dcpl_135                  

----------------Focused Expression View-----------------
Line       2512 Item    1  (or_dcpl_135 | or_dcpl_100)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_135         N  No hits                  Hit '_0' and '_1'
  or_dcpl_100         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_135_0         ~or_dcpl_100                  
  Row   2:    ***0***  or_dcpl_135_1         ~or_dcpl_100                  
  Row   3:    ***0***  or_dcpl_100_0         ~or_dcpl_135                  
  Row   4:    ***0***  or_dcpl_100_1         ~or_dcpl_135                  

----------------Focused Expression View-----------------
Line       2513 Item    1  (or_dcpl_135 | or_dcpl_104)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_135         N  No hits                  Hit '_0' and '_1'
  or_dcpl_104         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_135_0         ~or_dcpl_104                  
  Row   2:    ***0***  or_dcpl_135_1         ~or_dcpl_104                  
  Row   3:    ***0***  or_dcpl_104_0         ~or_dcpl_135                  
  Row   4:    ***0***  or_dcpl_104_1         ~or_dcpl_135                  

----------------Focused Expression View-----------------
Line       2514 Item    1  (or_dcpl_135 | or_dcpl_107)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_135         N  No hits                  Hit '_0' and '_1'
  or_dcpl_107         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_135_0         ~or_dcpl_107                  
  Row   2:    ***0***  or_dcpl_135_1         ~or_dcpl_107                  
  Row   3:    ***0***  or_dcpl_107_0         ~or_dcpl_135                  
  Row   4:    ***0***  or_dcpl_107_1         ~or_dcpl_135                  

----------------Focused Expression View-----------------
Line       2515 Item    1  (or_dcpl_135 | or_dcpl_109)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_135         N  No hits                  Hit '_0' and '_1'
  or_dcpl_109         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_135_0         ~or_dcpl_109                  
  Row   2:    ***0***  or_dcpl_135_1         ~or_dcpl_109                  
  Row   3:    ***0***  or_dcpl_109_0         ~or_dcpl_135                  
  Row   4:    ***0***  or_dcpl_109_1         ~or_dcpl_135                  

----------------Focused Expression View-----------------
Line       2516 Item    1  (or_dcpl_135 | or_dcpl_111)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_135         N  '_0' not hit             Hit '_0'
  or_dcpl_111         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_135_0         ~or_dcpl_111                  
  Row   2:          1  or_dcpl_135_1         ~or_dcpl_111                  
  Row   3:    ***0***  or_dcpl_111_0         ~or_dcpl_135                  
  Row   4:    ***0***  or_dcpl_111_1         ~or_dcpl_135                  

----------------Focused Expression View-----------------
Line       2517 Item    1  (or_dcpl_38 | FILTER_LOOP_i_5_0_sva[5])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
                or_dcpl_38         N  '_0' not hit             Hit '_0'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  or_dcpl_38_0                ~FILTER_LOOP_i_5_0_sva[5]     
  Row   2:          1  or_dcpl_38_1                ~FILTER_LOOP_i_5_0_sva[5]     
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  ~or_dcpl_38                   
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  ~or_dcpl_38                   

----------------Focused Expression View-----------------
Line       2518 Item    1  (or_dcpl_144 | or_dcpl_114)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_144         N  No hits                  Hit '_0' and '_1'
  or_dcpl_114         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_144_0         ~or_dcpl_114                  
  Row   2:    ***0***  or_dcpl_144_1         ~or_dcpl_114                  
  Row   3:    ***0***  or_dcpl_114_0         ~or_dcpl_144                  
  Row   4:    ***0***  or_dcpl_114_1         ~or_dcpl_144                  

----------------Focused Expression View-----------------
Line       2519 Item    1  (or_dcpl_144 | or_dcpl_117)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_144         N  No hits                  Hit '_0' and '_1'
  or_dcpl_117         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_144_0         ~or_dcpl_117                  
  Row   2:    ***0***  or_dcpl_144_1         ~or_dcpl_117                  
  Row   3:    ***0***  or_dcpl_117_0         ~or_dcpl_144                  
  Row   4:    ***0***  or_dcpl_117_1         ~or_dcpl_144                  

----------------Focused Expression View-----------------
Line       2520 Item    1  (or_dcpl_144 | or_dcpl_119)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_144         N  No hits                  Hit '_0' and '_1'
  or_dcpl_119         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_144_0         ~or_dcpl_119                  
  Row   2:    ***0***  or_dcpl_144_1         ~or_dcpl_119                  
  Row   3:    ***0***  or_dcpl_119_0         ~or_dcpl_144                  
  Row   4:    ***0***  or_dcpl_119_1         ~or_dcpl_144                  

----------------Focused Expression View-----------------
Line       2521 Item    1  (or_dcpl_144 | or_dcpl_100)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_144         N  No hits                  Hit '_0' and '_1'
  or_dcpl_100         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_144_0         ~or_dcpl_100                  
  Row   2:    ***0***  or_dcpl_144_1         ~or_dcpl_100                  
  Row   3:    ***0***  or_dcpl_100_0         ~or_dcpl_144                  
  Row   4:    ***0***  or_dcpl_100_1         ~or_dcpl_144                  

----------------Focused Expression View-----------------
Line       2522 Item    1  (or_dcpl_144 | or_dcpl_104)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_144         N  No hits                  Hit '_0' and '_1'
  or_dcpl_104         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_144_0         ~or_dcpl_104                  
  Row   2:    ***0***  or_dcpl_144_1         ~or_dcpl_104                  
  Row   3:    ***0***  or_dcpl_104_0         ~or_dcpl_144                  
  Row   4:    ***0***  or_dcpl_104_1         ~or_dcpl_144                  

----------------Focused Expression View-----------------
Line       2523 Item    1  (or_dcpl_144 | or_dcpl_107)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_144         N  No hits                  Hit '_0' and '_1'
  or_dcpl_107         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_144_0         ~or_dcpl_107                  
  Row   2:    ***0***  or_dcpl_144_1         ~or_dcpl_107                  
  Row   3:    ***0***  or_dcpl_107_0         ~or_dcpl_144                  
  Row   4:    ***0***  or_dcpl_107_1         ~or_dcpl_144                  

----------------Focused Expression View-----------------
Line       2524 Item    1  (or_dcpl_144 | or_dcpl_109)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_144         N  No hits                  Hit '_0' and '_1'
  or_dcpl_109         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_144_0         ~or_dcpl_109                  
  Row   2:    ***0***  or_dcpl_144_1         ~or_dcpl_109                  
  Row   3:    ***0***  or_dcpl_109_0         ~or_dcpl_144                  
  Row   4:    ***0***  or_dcpl_109_1         ~or_dcpl_144                  

----------------Focused Expression View-----------------
Line       2525 Item    1  (or_dcpl_144 | or_dcpl_111)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_144         N  '_0' not hit             Hit '_0'
  or_dcpl_111         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_144_0         ~or_dcpl_111                  
  Row   2:          1  or_dcpl_144_1         ~or_dcpl_111                  
  Row   3:    ***0***  or_dcpl_111_0         ~or_dcpl_144                  
  Row   4:    ***0***  or_dcpl_111_1         ~or_dcpl_144                  

----------------Focused Expression View-----------------
Line       2526 Item    1  (or_dcpl_25 | FILTER_LOOP_i_5_0_sva[5])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
                or_dcpl_25         N  '_0' not hit             Hit '_0'
  FILTER_LOOP_i_5_0_sva[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:    ***0***  or_dcpl_25_0                ~FILTER_LOOP_i_5_0_sva[5]     
  Row   2:          1  or_dcpl_25_1                ~FILTER_LOOP_i_5_0_sva[5]     
  Row   3:    ***0***  FILTER_LOOP_i_5_0_sva[5]_0  ~or_dcpl_25                   
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  ~or_dcpl_25                   

----------------Focused Expression View-----------------
Line       2527 Item    1  (or_dcpl_153 | or_dcpl_114)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_153         N  No hits                  Hit '_0' and '_1'
  or_dcpl_114         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_153_0         ~or_dcpl_114                  
  Row   2:    ***0***  or_dcpl_153_1         ~or_dcpl_114                  
  Row   3:    ***0***  or_dcpl_114_0         ~or_dcpl_153                  
  Row   4:    ***0***  or_dcpl_114_1         ~or_dcpl_153                  

----------------Focused Expression View-----------------
Line       2528 Item    1  (or_dcpl_153 | or_dcpl_117)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_153         N  No hits                  Hit '_0' and '_1'
  or_dcpl_117         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_153_0         ~or_dcpl_117                  
  Row   2:    ***0***  or_dcpl_153_1         ~or_dcpl_117                  
  Row   3:    ***0***  or_dcpl_117_0         ~or_dcpl_153                  
  Row   4:    ***0***  or_dcpl_117_1         ~or_dcpl_153                  

----------------Focused Expression View-----------------
Line       2529 Item    1  (or_dcpl_153 | or_dcpl_119)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_153         N  No hits                  Hit '_0' and '_1'
  or_dcpl_119         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_153_0         ~or_dcpl_119                  
  Row   2:    ***0***  or_dcpl_153_1         ~or_dcpl_119                  
  Row   3:    ***0***  or_dcpl_119_0         ~or_dcpl_153                  
  Row   4:    ***0***  or_dcpl_119_1         ~or_dcpl_153                  

----------------Focused Expression View-----------------
Line       2530 Item    1  (or_dcpl_153 | or_dcpl_100)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_153         N  No hits                  Hit '_0' and '_1'
  or_dcpl_100         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_153_0         ~or_dcpl_100                  
  Row   2:    ***0***  or_dcpl_153_1         ~or_dcpl_100                  
  Row   3:    ***0***  or_dcpl_100_0         ~or_dcpl_153                  
  Row   4:    ***0***  or_dcpl_100_1         ~or_dcpl_153                  

----------------Focused Expression View-----------------
Line       2531 Item    1  (or_dcpl_153 | or_dcpl_104)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_153         N  No hits                  Hit '_0' and '_1'
  or_dcpl_104         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_153_0         ~or_dcpl_104                  
  Row   2:    ***0***  or_dcpl_153_1         ~or_dcpl_104                  
  Row   3:    ***0***  or_dcpl_104_0         ~or_dcpl_153                  
  Row   4:    ***0***  or_dcpl_104_1         ~or_dcpl_153                  

----------------Focused Expression View-----------------
Line       2532 Item    1  (or_dcpl_153 | or_dcpl_107)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_153         N  No hits                  Hit '_0' and '_1'
  or_dcpl_107         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_153_0         ~or_dcpl_107                  
  Row   2:    ***0***  or_dcpl_153_1         ~or_dcpl_107                  
  Row   3:    ***0***  or_dcpl_107_0         ~or_dcpl_153                  
  Row   4:    ***0***  or_dcpl_107_1         ~or_dcpl_153                  

----------------Focused Expression View-----------------
Line       2533 Item    1  (or_dcpl_153 | or_dcpl_109)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_153         N  No hits                  Hit '_0' and '_1'
  or_dcpl_109         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_153_0         ~or_dcpl_109                  
  Row   2:    ***0***  or_dcpl_153_1         ~or_dcpl_109                  
  Row   3:    ***0***  or_dcpl_109_0         ~or_dcpl_153                  
  Row   4:    ***0***  or_dcpl_109_1         ~or_dcpl_153                  

----------------Focused Expression View-----------------
Line       2534 Item    1  (or_dcpl_153 | or_dcpl_111)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_153         N  '_0' not hit             Hit '_0'
  or_dcpl_111         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_153_0         ~or_dcpl_111                  
  Row   2:          1  or_dcpl_153_1         ~or_dcpl_111                  
  Row   3:    ***0***  or_dcpl_111_0         ~or_dcpl_153                  
  Row   4:    ***0***  or_dcpl_111_1         ~or_dcpl_153                  

----------------Focused Expression View-----------------
Line       2535 Item    1  (or_dcpl_19 | FILTER_LOOP_i_5_0_sva[5])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
                or_dcpl_19         N  '_1' not hit             Hit '_1'
  FILTER_LOOP_i_5_0_sva[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  or_dcpl_19_0                ~FILTER_LOOP_i_5_0_sva[5]     
  Row   2:    ***0***  or_dcpl_19_1                ~FILTER_LOOP_i_5_0_sva[5]     
  Row   3:          1  FILTER_LOOP_i_5_0_sva[5]_0  ~or_dcpl_19                   
  Row   4:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  ~or_dcpl_19                   

----------------Focused Expression View-----------------
Line       2536 Item    1  (or_dcpl_162 | or_dcpl_114)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_162         N  No hits                  Hit '_0' and '_1'
  or_dcpl_114         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_162_0         ~or_dcpl_114                  
  Row   2:    ***0***  or_dcpl_162_1         ~or_dcpl_114                  
  Row   3:    ***0***  or_dcpl_114_0         ~or_dcpl_162                  
  Row   4:          1  or_dcpl_114_1         ~or_dcpl_162                  

----------------Focused Expression View-----------------
Line       2537 Item    1  (or_dcpl_162 | or_dcpl_117)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_162         N  No hits                  Hit '_0' and '_1'
  or_dcpl_117         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_162_0         ~or_dcpl_117                  
  Row   2:    ***0***  or_dcpl_162_1         ~or_dcpl_117                  
  Row   3:    ***0***  or_dcpl_117_0         ~or_dcpl_162                  
  Row   4:          1  or_dcpl_117_1         ~or_dcpl_162                  

----------------Focused Expression View-----------------
Line       2538 Item    1  (or_dcpl_162 | or_dcpl_119)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_162         N  No hits                  Hit '_0' and '_1'
  or_dcpl_119         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_162_0         ~or_dcpl_119                  
  Row   2:    ***0***  or_dcpl_162_1         ~or_dcpl_119                  
  Row   3:    ***0***  or_dcpl_119_0         ~or_dcpl_162                  
  Row   4:          1  or_dcpl_119_1         ~or_dcpl_162                  

----------------Focused Expression View-----------------
Line       2539 Item    1  (or_dcpl_162 | or_dcpl_100)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_162         N  No hits                  Hit '_0' and '_1'
  or_dcpl_100         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_162_0         ~or_dcpl_100                  
  Row   2:    ***0***  or_dcpl_162_1         ~or_dcpl_100                  
  Row   3:    ***0***  or_dcpl_100_0         ~or_dcpl_162                  
  Row   4:          1  or_dcpl_100_1         ~or_dcpl_162                  

----------------Focused Expression View-----------------
Line       2540 Item    1  (or_dcpl_162 | or_dcpl_104)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_162         N  No hits                  Hit '_0' and '_1'
  or_dcpl_104         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_162_0         ~or_dcpl_104                  
  Row   2:    ***0***  or_dcpl_162_1         ~or_dcpl_104                  
  Row   3:    ***0***  or_dcpl_104_0         ~or_dcpl_162                  
  Row   4:          1  or_dcpl_104_1         ~or_dcpl_162                  

----------------Focused Expression View-----------------
Line       2541 Item    1  (or_dcpl_162 | or_dcpl_107)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_162         N  No hits                  Hit '_0' and '_1'
  or_dcpl_107         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_162_0         ~or_dcpl_107                  
  Row   2:    ***0***  or_dcpl_162_1         ~or_dcpl_107                  
  Row   3:    ***0***  or_dcpl_107_0         ~or_dcpl_162                  
  Row   4:          1  or_dcpl_107_1         ~or_dcpl_162                  

----------------Focused Expression View-----------------
Line       2542 Item    1  (or_dcpl_162 | or_dcpl_109)
Expression totals: 0 of 2 input terms covered = 0.00%

   Input Term   Covered  Reason for no coverage   Hint
  -----------  --------  -----------------------  --------------
  or_dcpl_162         N  No hits                  Hit '_0' and '_1'
  or_dcpl_109         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  or_dcpl_162_0         ~or_dcpl_109                  
  Row   2:    ***0***  or_dcpl_162_1         ~or_dcpl_109                  
  Row   3:    ***0***  or_dcpl_109_0         ~or_dcpl_162                  
  Row   4:          1  or_dcpl_109_1         ~or_dcpl_162                  

----------------Focused Expression View-----------------
Line       2546 Item    1  (~filter_cfg_v_sva & fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  filter_cfg_v_sva         N  No hits                  Hit '_0' and '_1'
     fsm_output[5]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  filter_cfg_v_sva_0    fsm_output[5]                 
  Row   2:    ***0***  filter_cfg_v_sva_1    fsm_output[5]                 
  Row   3:          1  fsm_output[5]_0       ~filter_cfg_v_sva             
  Row   4:    ***0***  fsm_output[5]_1       ~filter_cfg_v_sva             

----------------Focused Expression View-----------------
Line       2547 Item    1  (filter_cfg_v_sva & fsm_output[5])
Expression totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  filter_cfg_v_sva         N  No hits                  Hit '_0' and '_1'
     fsm_output[5]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  filter_cfg_v_sva_0    fsm_output[5]                 
  Row   2:    ***0***  filter_cfg_v_sva_1    fsm_output[5]                 
  Row   3:    ***0***  fsm_output[5]_0       filter_cfg_v_sva              
  Row   4:    ***0***  fsm_output[5]_1       filter_cfg_v_sva              

----------------Focused Expression View-----------------
Line       2548 Item    1  (and_1199_cse ~| and_1201_cse)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  and_1199_cse         N  '_1' not hit             Hit '_1'
  and_1201_cse         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_1199_cse_0        ~and_1201_cse                 
  Row   2:    ***0***  and_1199_cse_1        ~and_1201_cse                 
  Row   3:          1  and_1201_cse_0        ~and_1199_cse                 
  Row   4:    ***0***  and_1201_cse_1        ~and_1199_cse                 

----------------Focused Expression View-----------------
Line       2549 Item    1  (and_1199_cse | and_1201_cse)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  and_1199_cse         N  '_1' not hit             Hit '_1'
  and_1201_cse         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  and_1199_cse_0        ~and_1201_cse                 
  Row   2:    ***0***  and_1199_cse_1        ~and_1201_cse                 
  Row   3:          1  and_1201_cse_0        ~and_1199_cse                 
  Row   4:    ***0***  and_1201_cse_1        ~and_1199_cse                 

----------------Focused Expression View-----------------
Line       2550 Item    1  ((tick_in_v_sva | FILTER_LOOP_acc_itm_6) & fsm_output[4])
Expression totals: 0 of 3 input terms covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
          tick_in_v_sva         N  No hits                  Hit '_0' and '_1'
  FILTER_LOOP_acc_itm_6         N  No hits                  Hit '_0' and '_1'
          fsm_output[4]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  tick_in_v_sva_0          (fsm_output[4] && ~FILTER_LOOP_acc_itm_6)
  Row   2:    ***0***  tick_in_v_sva_1          (fsm_output[4] && ~FILTER_LOOP_acc_itm_6)
  Row   3:    ***0***  FILTER_LOOP_acc_itm_6_0  (fsm_output[4] && ~tick_in_v_sva)
  Row   4:    ***0***  FILTER_LOOP_acc_itm_6_1  (fsm_output[4] && ~tick_in_v_sva)
  Row   5:          1  fsm_output[4]_0          (tick_in_v_sva | FILTER_LOOP_acc_itm_6)
  Row   6:    ***0***  fsm_output[4]_1          (tick_in_v_sva | FILTER_LOOP_acc_itm_6)

----------------Focused Expression View-----------------
Line       2551 Item    1  (FILTER_LOOP_acc_itm_6 & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

             Input Term   Covered  Reason for no coverage   Hint
            -----------  --------  -----------------------  --------------
  FILTER_LOOP_acc_itm_6         N  No hits                  Hit '_0' and '_1'
          fsm_output[4]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target               Non-masking condition(s)      
 ---------  ---------  --------------------     -------------------------     
  Row   1:    ***0***  FILTER_LOOP_acc_itm_6_0  fsm_output[4]                 
  Row   2:    ***0***  FILTER_LOOP_acc_itm_6_1  fsm_output[4]                 
  Row   3:          1  fsm_output[4]_0          FILTER_LOOP_acc_itm_6         
  Row   4:    ***0***  fsm_output[4]_1          FILTER_LOOP_acc_itm_6         

----------------Focused Expression View-----------------
Line       2552 Item    1  (fsm_output[5:4] != 0)
Expression totals: 0 of 1 input term covered = 0.00%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
  (fsm_output[5:4] != 0)         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:          1  (fsm_output[5:4] != 0)_0  -                             
  Row   2:    ***0***  (fsm_output[5:4] != 0)_1  -                             

----------------Focused Expression View-----------------
Line       3573 Item    1  (z_out_2[6] & fsm_output[3])
Expression totals: 0 of 2 input terms covered = 0.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
     z_out_2[6]         N  No hits                  Hit '_0' and '_1'
  fsm_output[3]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  z_out_2[6]_0          fsm_output[3]                 
  Row   2:    ***0***  z_out_2[6]_1          fsm_output[3]                 
  Row   3:    ***0***  fsm_output[3]_0       z_out_2[6]                    
  Row   4:    ***0***  fsm_output[3]_1       z_out_2[6]                    

----------------Focused Expression View-----------------
Line       3576 Item    1  ((~z_out_2[6] & fsm_output[3]) ~| ~(fsm_output[4:2] != 0))
Expression totals: 1 of 3 input terms covered = 33.33%

              Input Term   Covered  Reason for no coverage   Hint
             -----------  --------  -----------------------  --------------
              z_out_2[6]         N  No hits                  Hit '_0' and '_1'
           fsm_output[3]         N  '_1' not hit             Hit '_1'
  (fsm_output[4:2] != 0)         Y

     Rows:       Hits  FEC Target                Non-masking condition(s)      
 ---------  ---------  --------------------      -------------------------     
  Row   1:    ***0***  z_out_2[6]_0              ((fsm_output[4:2] != 0) && fsm_output[3])
  Row   2:    ***0***  z_out_2[6]_1              ((fsm_output[4:2] != 0) && fsm_output[3])
  Row   3:          1  fsm_output[3]_0           ((fsm_output[4:2] != 0) && ~z_out_2[6])
  Row   4:    ***0***  fsm_output[3]_1           ((fsm_output[4:2] != 0) && ~z_out_2[6])
  Row   5:          1  (fsm_output[4:2] != 0)_0  ~(~z_out_2[6] & fsm_output[3])
  Row   6:          1  (fsm_output[4:2] != 0)_1  ~(~z_out_2[6] & fsm_output[3])

----------------Focused Expression View-----------------
Line       3885 Item    1  (fir0_output_lpi_2_55 & ~clr_in_v_sva)
Expression totals: 0 of 2 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  fir0_output_lpi_2_55         N  '_1' not hit             Hit '_1'
          clr_in_v_sva         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  fir0_output_lpi_2_55_0  ~clr_in_v_sva                 
  Row   2:    ***0***  fir0_output_lpi_2_55_1  ~clr_in_v_sva                 
  Row   3:    ***0***  clr_in_v_sva_0          fir0_output_lpi_2_55          
  Row   4:    ***0***  clr_in_v_sva_1          fir0_output_lpi_2_55          

----------------Focused Expression View-----------------
Line       3887 Item    1  (fir1_output_lpi_2_55 & ~clr_in_v_sva)
Expression totals: 0 of 2 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
  fir1_output_lpi_2_55         N  '_1' not hit             Hit '_1'
          clr_in_v_sva         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  fir1_output_lpi_2_55_0  ~clr_in_v_sva                 
  Row   2:    ***0***  fir1_output_lpi_2_55_1  ~clr_in_v_sva                 
  Row   3:    ***0***  clr_in_v_sva_0          fir1_output_lpi_2_55          
  Row   4:    ***0***  clr_in_v_sva_1          fir1_output_lpi_2_55          

----------------Focused Expression View-----------------
Line       4002 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 53) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 53)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 53)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 53)_1  fsm_output[4]                 
  Row   3:          1  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 53)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 53)

----------------Focused Expression View-----------------
Line       4004 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 54) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 54)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 54)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 54)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 54)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 54)

----------------Focused Expression View-----------------
Line       4006 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 55) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 55)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 55)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 55)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 55)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 55)

----------------Focused Expression View-----------------
Line       4008 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 56) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 56)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 56)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 56)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 56)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 56)

----------------Focused Expression View-----------------
Line       4010 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 57) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 57)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 57)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 57)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 57)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 57)

----------------Focused Expression View-----------------
Line       4012 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 58) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 58)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 58)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 58)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 58)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 58)

----------------Focused Expression View-----------------
Line       4014 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 59) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 59)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 59)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 59)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 59)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 59)

----------------Focused Expression View-----------------
Line       4016 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 60) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 60)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 60)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 60)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 60)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 60)

----------------Focused Expression View-----------------
Line       4018 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 61) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 61)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 61)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 61)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 61)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 61)

----------------Focused Expression View-----------------
Line       4020 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 62) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 62)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 62)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 62)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 62)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 62)

----------------Focused Expression View-----------------
Line       4022 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 63) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 63)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 63)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 63)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 63)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 63)

----------------Focused Expression View-----------------
Line       4024 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 64) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 64)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 64)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 64)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 64)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 64)

----------------Focused Expression View-----------------
Line       4026 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 65) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 65)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 65)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 65)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 65)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 65)

----------------Focused Expression View-----------------
Line       4028 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 66) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 66)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 66)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 66)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 66)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 66)

----------------Focused Expression View-----------------
Line       4030 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 67) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 67)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 67)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 67)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 67)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 67)

----------------Focused Expression View-----------------
Line       4032 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 68) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 68)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 68)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 68)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 68)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 68)

----------------Focused Expression View-----------------
Line       4034 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 69) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 69)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 69)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 69)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 69)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 69)

----------------Focused Expression View-----------------
Line       4036 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 70) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 70)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 70)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 70)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 70)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 70)

----------------Focused Expression View-----------------
Line       4038 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 71) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 71)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 71)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 71)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 71)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 71)

----------------Focused Expression View-----------------
Line       4040 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 72) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 72)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 72)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 72)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 72)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 72)

----------------Focused Expression View-----------------
Line       4042 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 73) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 73)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 73)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 73)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 73)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 73)

----------------Focused Expression View-----------------
Line       4044 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 74) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 74)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 74)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 74)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 74)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 74)

----------------Focused Expression View-----------------
Line       4046 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 75) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 75)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 75)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 75)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 75)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 75)

----------------Focused Expression View-----------------
Line       4048 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 76) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 76)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 76)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 76)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 76)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 76)

----------------Focused Expression View-----------------
Line       4050 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 77) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 77)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 77)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 77)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 77)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 77)

----------------Focused Expression View-----------------
Line       4052 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 78) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 78)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 78)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 78)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 78)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 78)

----------------Focused Expression View-----------------
Line       4054 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 79) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 79)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 79)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 79)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 79)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 79)

----------------Focused Expression View-----------------
Line       4056 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 80) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 80)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 80)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 80)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 80)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 80)

----------------Focused Expression View-----------------
Line       4058 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 81) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 81)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 81)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 81)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 81)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 81)

----------------Focused Expression View-----------------
Line       4060 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 82) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 82)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 82)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 82)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 82)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 82)

----------------Focused Expression View-----------------
Line       4062 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 83) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 83)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 83)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 83)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 83)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 83)

----------------Focused Expression View-----------------
Line       4064 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 84) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 84)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 84)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 84)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 84)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 84)

----------------Focused Expression View-----------------
Line       4066 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 85) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 85)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 85)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 85)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 85)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 85)

----------------Focused Expression View-----------------
Line       4068 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 86) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 86)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 86)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 86)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 86)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 86)

----------------Focused Expression View-----------------
Line       4070 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 87) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 87)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 87)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 87)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 87)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 87)

----------------Focused Expression View-----------------
Line       4072 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 88) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 88)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 88)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 88)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 88)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 88)

----------------Focused Expression View-----------------
Line       4074 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 89) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 89)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 89)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 89)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 89)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 89)

----------------Focused Expression View-----------------
Line       4076 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 90) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 90)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 90)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 90)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 90)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 90)

----------------Focused Expression View-----------------
Line       4078 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 91) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 91)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 91)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 91)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 91)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 91)

----------------Focused Expression View-----------------
Line       4080 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 92) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 92)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 92)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 92)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 92)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 92)

----------------Focused Expression View-----------------
Line       4082 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 93) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 93)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 93)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 93)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 93)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 93)

----------------Focused Expression View-----------------
Line       4084 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 94) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 94)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 94)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 94)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 94)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 94)

----------------Focused Expression View-----------------
Line       4086 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 95) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 95)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 95)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 95)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 95)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 95)

----------------Focused Expression View-----------------
Line       4088 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 96) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 96)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 96)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 96)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 96)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 96)

----------------Focused Expression View-----------------
Line       4090 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 97) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 97)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 97)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 97)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 97)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 97)

----------------Focused Expression View-----------------
Line       4092 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 98) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 98)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 98)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 98)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 98)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 98)

----------------Focused Expression View-----------------
Line       4094 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 99) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                       Input Term   Covered  Reason for no coverage   Hint
                      -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 99)         N  No hits                  Hit '_0' and '_1'
                    fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                         Non-masking condition(s)      
 ---------  ---------  --------------------               -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 99)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 99)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                    (FILTER_LOOP_acc_3_svs_1 == 99)
  Row   4:    ***0***  fsm_output[4]_1                    (FILTER_LOOP_acc_3_svs_1 == 99)

----------------Focused Expression View-----------------
Line       4096 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 100) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 100)         N  No hits                  Hit '_0' and '_1'
                     fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 100)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 100)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                     (FILTER_LOOP_acc_3_svs_1 == 100)
  Row   4:    ***0***  fsm_output[4]_1                     (FILTER_LOOP_acc_3_svs_1 == 100)

----------------Focused Expression View-----------------
Line       4098 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 101) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 101)         N  No hits                  Hit '_0' and '_1'
                     fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 101)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 101)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                     (FILTER_LOOP_acc_3_svs_1 == 101)
  Row   4:    ***0***  fsm_output[4]_1                     (FILTER_LOOP_acc_3_svs_1 == 101)

----------------Focused Expression View-----------------
Line       4100 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 102) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 102)         N  No hits                  Hit '_0' and '_1'
                     fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 102)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 102)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                     (FILTER_LOOP_acc_3_svs_1 == 102)
  Row   4:    ***0***  fsm_output[4]_1                     (FILTER_LOOP_acc_3_svs_1 == 102)

----------------Focused Expression View-----------------
Line       4102 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 103) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 103)         N  No hits                  Hit '_0' and '_1'
                     fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 103)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 103)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                     (FILTER_LOOP_acc_3_svs_1 == 103)
  Row   4:    ***0***  fsm_output[4]_1                     (FILTER_LOOP_acc_3_svs_1 == 103)

----------------Focused Expression View-----------------
Line       4104 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 104) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 104)         N  No hits                  Hit '_0' and '_1'
                     fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 104)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 104)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                     (FILTER_LOOP_acc_3_svs_1 == 104)
  Row   4:    ***0***  fsm_output[4]_1                     (FILTER_LOOP_acc_3_svs_1 == 104)

----------------Focused Expression View-----------------
Line       4106 Item    1  ((FILTER_LOOP_acc_3_svs_1 == 105) & fsm_output[4])
Expression totals: 0 of 2 input terms covered = 0.00%

                        Input Term   Covered  Reason for no coverage   Hint
                       -----------  --------  -----------------------  --------------
  (FILTER_LOOP_acc_3_svs_1 == 105)         N  No hits                  Hit '_0' and '_1'
                     fsm_output[4]         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                          Non-masking condition(s)      
 ---------  ---------  --------------------                -------------------------     
  Row   1:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 105)_0  fsm_output[4]                 
  Row   2:    ***0***  (FILTER_LOOP_acc_3_svs_1 == 105)_1  fsm_output[4]                 
  Row   3:    ***0***  fsm_output[4]_0                     (FILTER_LOOP_acc_3_svs_1 == 105)
  Row   4:    ***0***  fsm_output[4]_1                     (FILTER_LOOP_acc_3_svs_1 == 105)

----------------Focused Expression View-----------------
Line       4146 Item    1  (FILTER_LOOP_i_5_0_sva[5] | fsm_output[3])
Expression totals: 0 of 2 input terms covered = 0.00%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
  FILTER_LOOP_i_5_0_sva[5]         N  '_1' not hit             Hit '_1'
             fsm_output[3]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  FILTER_LOOP_i_5_0_sva[5]_0  ~fsm_output[3]                
  Row   2:    ***0***  FILTER_LOOP_i_5_0_sva[5]_1  ~fsm_output[3]                
  Row   3:          1  fsm_output[3]_0             ~FILTER_LOOP_i_5_0_sva[5]     
  Row   4:    ***0***  fsm_output[3]_1             ~FILTER_LOOP_i_5_0_sva[5]     


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                    1259       935       324    74.26%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    2109            1                          3     
    2113            1                          3     
    2117            1                          3     
    2170            1                          6     
    2171            1                          2     
    2172            1                          3     
    2174            1                          4     
    2177            1                          3     
    2178            1                          3     
    2179            1                          3     
    2180            1                          4     
    2183            1                          3     
    2184            1                          3     
    2185            1                          4     
    2188            1                          3     
    2189            1                          3     
    2190            1                          4     
    2193            1                          3     
    2194            1                          3     
    2195            1                          4     
    2198            1                          3     
    2199            1                          3     
    2200            1                          4     
    2201            1                          3     
    2203            1                          3     
    2204            1                          3     
    2205            1                          4     
    2207            1                          3     
    2208            1                          3     
    2209            1                          3     
    2210            1                          4     
    2213            1                          3     
    2214            1                          3     
    2215            1                          4     
    2218            1                          3     
    2219            1                          3     
    2220            1                          4     
    2223            1                          3     
    2224            1                          3     
    2225            1                          4     
    2228            1                          3     
    2229            1                          3     
    2230            1                          4     
    2233            1                          4     
    2234            1                          3     
    2235            1                          4     
    2238            1                          3     
    2239            1                          3     
    2240            1                          4     
    2243            1                          3     
    2244            1                          3     
    2245            1                          3     
    2247            1                          3     
    2248            1                          3     
    2249            1                          3     
    2250            1                          3     
    2251            1                          3     
    2252            1                          4     
    2255            1                          3     
    2256            1                          3     
    2257            1                          4     
    2260            1                          3     
    2261            1                          3     
    2262            1                          4     
    2265            1                          3     
    2266            1                          3     
    2267            1                          4     
    2270            1                          3     
    2271            1                          3     
    2272            1                          4     
    2275            1                          3     
    2276            1                          3     
    2277            1                          4     
    2280            1                          3     
    2281            1                          3     
    2282            1                          4     
    2285            1                          3     
    2286            1                          3     
    2287            1                          3     
    2289            1                          3     
    2290            1                          3     
    2291            1                          3     
    2292            1                          3     
    2293            1                          3     
    2294            1                          4     
    2297            1                          3     
    2298            1                          3     
    2299            1                          4     
    2302            1                          3     
    2303            1                          3     
    2304            1                          4     
    2307            1                          3     
    2308            1                          3     
    2309            1                          4     
    2312            1                          3     
    2313            1                          3     
    2314            1                          4     
    2317            1                          3     
    2318            1                          3     
    2319            1                          4     
    2322            1                          3     
    2323            1                          3     
    2324            1                          3     
    2326            1                          3     
    2327            1                          3     
    2328            1                          4     
    2330            1                          3     
    2331            1                          4     
    2332            1                          3     
    2333            1                          4     
    2336            1                          3     
    2337            1                          3     
    2338            1                          4     
    2341            1                          3     
    2342            1                          3     
    2343            1                          4     
    2346            1                          3     
    2347            1                          3     
    2348            1                          4     
    2351            1                          3     
    2352            1                          3     
    2353            1                          4     
    2356            1                          3     
    2357            1                          3     
    2358            1                          4     
    2361            1                          3     
    2362            1                          3     
    2363            1                          4     
    2366            1                          3     
    2367            1                          3     
    2368            1                          3     
    2370            1                          3     
    2371            1                          3     
    2372            1                          3     
    2373            1                          3     
    2374            1                          3     
    2375            1                          4     
    2378            1                          3     
    2379            1                          3     
    2380            1                          4     
    2383            1                          3     
    2384            1                          3     
    2385            1                          4     
    2388            1                          3     
    2389            1                          3     
    2390            1                          4     
    2393            1                          3     
    2394            1                          3     
    2395            1                          4     
    2398            1                          3     
    2399            1                          3     
    2400            1                          3     
    2402            1                          4     
    2403            1                          3     
    2404            1                          3     
    2405            1                          4     
    2406            1                          3     
    2407            1                          4     
    2410            1                          3     
    2411            1                          3     
    2412            1                          4     
    2415            1                          3     
    2416            1                          3     
    2417            1                          3     
    2420            1                          3     
    2421            1                          3     
    2422            1                          3     
    2423            1                          3     
    2424            1                          4     
    2425            1                          4     
    2426            1                          2     
    2427            1                          3     
    2428            1                          4     
    2429            1                          4     
    2430            1                          4     
    2431            1                          3     
    2434            1                          4     
    2435            1                          5     
    2437            1                          5     
    2438            1                          5     
    2440            1                          6     
    2442            1                          2     
    2444            1                          2     
    2456            1                          2     
    2468            1                          2     
    2470            1                          2     
    2471            1                          2     
    2472            1                          2     
    2473            1                          2     
    2474            1                          3     
    2475            1                          3     
    2476            1                          2     
    2477            1                          3     
    2478            1                          2     
    2479            1                          2     
    2480            1                          3     
    2481            1                          2     
    2482            1                          3     
    2483            1                          3     
    2484            1                          3     
    2485            1                          3     
    2486            1                          2     
    2487            1                          3     
    2488            1                          3     
    2489            1                          2     
    2490            1                          3     
    2491            1                          2     
    2492            1                          3     
    2493            1                          3     
    2494            1                          3     
    2495            1                          2     
    2496            1                          2     
    2497            1                          3     
    2498            1                          3     
    2499            1                          3     
    2500            1                          2     
    2501            1                          2     
    2502            1                          3     
    2503            1                          3     
    2504            1                          2     
    2505            1                          2     
    2506            1                          3     
    2507            1                          3     
    2508            1                          2     
    2509            1                          2     
    2510            1                          2     
    2511            1                          3     
    2512            1                          3     
    2513            1                          2     
    2514            1                          2     
    2515            1                          3     
    2516            1                          3     
    2517            1                          3     
    2518            1                          3     
    2519            1                          3     
    2520            1                          2     
    2521            1                          2     
    2522            1                          3     
    2523            1                          3     
    2524            1                          2     
    2525            1                          2     
    2526            1                          3     
    2527            1                          3     
    2528            1                          3     
    2529            1                          2     
    2530            1                          2     
    2531            1                          3     
    2532            1                          3     
    2533            1                          2     
    2534            1                          2     
    2535            1                          3     
    2536            1                          3     
    2537            1                          3     
    2538            1                          2     
    2539            1                          2     
    2540            1                          3     
    2541            1                          3     
    2542            1                          2     
    2543            1                          2     
    2545            1                          2     
    2546            1                          3     
    2547            1                          3     
    2548            1                          3     
    2549            1                          3     
    2550            1                          4     
    2551            1                          3     
    2552            1                          2     
    2553            1                          5     
    2555            1                          2     
    2556            1                          2     
    2559            1                          2     
    2560            1                          2     
    2563            1                          3     
    2565            1                          2     
    2566            1                          2     
    2569            1                    ***0***     
    2571            1                    ***0***     
    2575            1                          3     
    2577            1                          2     
    2578            1                          2     
    2581            1                    ***0***     
    2583            1                    ***0***     
    2587            1                          3     
    2589            1                          2     
    2590            1                          2     
    2593            1                    ***0***     
    2595            1                    ***0***     
    2599            1                          3     
    2601            1                          2     
    2602            1                          2     
    2605            1                    ***0***     
    2607            1                    ***0***     
    2611            1                          3     
    2613            1                          2     
    2614            1                          2     
    2617            1                    ***0***     
    2619            1                    ***0***     
    2623            1                          3     
    2625            1                          2     
    2626            1                          2     
    2629            1                    ***0***     
    2631            1                    ***0***     
    2635            1                          3     
    2637            1                          2     
    2638            1                          2     
    2641            1                    ***0***     
    2643            1                    ***0***     
    2647            1                          3     
    2649            1                          2     
    2650            1                          2     
    2653            1                    ***0***     
    2655            1                    ***0***     
    2659            1                          3     
    2661            1                          2     
    2662            1                          2     
    2665            1                    ***0***     
    2667            1                    ***0***     
    2671            1                          3     
    2673            1                          2     
    2674            1                          2     
    2677            1                    ***0***     
    2679            1                    ***0***     
    2683            1                          3     
    2685            1                          2     
    2686            1                          2     
    2689            1                    ***0***     
    2691            1                    ***0***     
    2695            1                          3     
    2697            1                          2     
    2698            1                          2     
    2701            1                    ***0***     
    2703            1                    ***0***     
    2707            1                          3     
    2709            1                          2     
    2710            1                          2     
    2713            1                    ***0***     
    2715            1                    ***0***     
    2719            1                          3     
    2721            1                          2     
    2722            1                          2     
    2725            1                    ***0***     
    2727            1                    ***0***     
    2731            1                          3     
    2733            1                          2     
    2734            1                          2     
    2737            1                    ***0***     
    2739            1                    ***0***     
    2743            1                          3     
    2745            1                          2     
    2746            1                          2     
    2749            1                    ***0***     
    2751            1                    ***0***     
    2755            1                          3     
    2757            1                          2     
    2758            1                          2     
    2761            1                    ***0***     
    2763            1                    ***0***     
    2767            1                          3     
    2769            1                          2     
    2770            1                          2     
    2773            1                    ***0***     
    2775            1                    ***0***     
    2779            1                          3     
    2781            1                          2     
    2782            1                          2     
    2785            1                    ***0***     
    2787            1                    ***0***     
    2791            1                          3     
    2793            1                          2     
    2794            1                          2     
    2797            1                    ***0***     
    2799            1                    ***0***     
    2803            1                          3     
    2805            1                          2     
    2806            1                          2     
    2809            1                    ***0***     
    2811            1                    ***0***     
    2815            1                          3     
    2817            1                          2     
    2818            1                          2     
    2821            1                    ***0***     
    2823            1                    ***0***     
    2827            1                          3     
    2829            1                          2     
    2830            1                          2     
    2833            1                    ***0***     
    2835            1                    ***0***     
    2839            1                          3     
    2841            1                          2     
    2842            1                          2     
    2845            1                    ***0***     
    2847            1                    ***0***     
    2851            1                          3     
    2853            1                          2     
    2854            1                          2     
    2857            1                    ***0***     
    2859            1                    ***0***     
    2863            1                          3     
    2865            1                          2     
    2866            1                          2     
    2869            1                    ***0***     
    2871            1                    ***0***     
    2875            1                          3     
    2877            1                          2     
    2878            1                          2     
    2881            1                    ***0***     
    2883            1                    ***0***     
    2887            1                          3     
    2889            1                          2     
    2890            1                          2     
    2893            1                    ***0***     
    2895            1                    ***0***     
    2899            1                          3     
    2901            1                          2     
    2902            1                          2     
    2905            1                    ***0***     
    2907            1                    ***0***     
    2911            1                          3     
    2913            1                          2     
    2914            1                          2     
    2917            1                    ***0***     
    2919            1                    ***0***     
    2923            1                          3     
    2925            1                          2     
    2926            1                          2     
    2929            1                    ***0***     
    2931            1                    ***0***     
    2935            1                          3     
    2937            1                          2     
    2938            1                          2     
    2941            1                    ***0***     
    2943            1                    ***0***     
    2947            1                          3     
    2949            1                          2     
    2950            1                          2     
    2953            1                    ***0***     
    2955            1                    ***0***     
    2959            1                          3     
    2961            1                          2     
    2962            1                          2     
    2965            1                    ***0***     
    2967            1                    ***0***     
    2971            1                          3     
    2973            1                          2     
    2974            1                          2     
    2977            1                    ***0***     
    2979            1                    ***0***     
    2983            1                          3     
    2985            1                          2     
    2986            1                          2     
    2989            1                    ***0***     
    2991            1                    ***0***     
    2995            1                          3     
    2997            1                          2     
    2998            1                          2     
    3001            1                    ***0***     
    3003            1                    ***0***     
    3007            1                          3     
    3009            1                          2     
    3010            1                          2     
    3013            1                    ***0***     
    3015            1                    ***0***     
    3019            1                          3     
    3021            1                          2     
    3022            1                          2     
    3025            1                    ***0***     
    3027            1                    ***0***     
    3031            1                          3     
    3033            1                          2     
    3034            1                          2     
    3037            1                    ***0***     
    3039            1                    ***0***     
    3043            1                          3     
    3045            1                          2     
    3046            1                          2     
    3049            1                    ***0***     
    3051            1                    ***0***     
    3055            1                          3     
    3057            1                          2     
    3058            1                          2     
    3061            1                    ***0***     
    3063            1                    ***0***     
    3067            1                          3     
    3069            1                          2     
    3070            1                          2     
    3073            1                    ***0***     
    3075            1                    ***0***     
    3079            1                          3     
    3081            1                          2     
    3082            1                          2     
    3085            1                    ***0***     
    3087            1                    ***0***     
    3091            1                          3     
    3093            1                          2     
    3094            1                          2     
    3097            1                    ***0***     
    3099            1                    ***0***     
    3103            1                          3     
    3105            1                          2     
    3106            1                          2     
    3109            1                    ***0***     
    3111            1                    ***0***     
    3115            1                          3     
    3117            1                          2     
    3118            1                          2     
    3121            1                    ***0***     
    3123            1                    ***0***     
    3127            1                          3     
    3129            1                          2     
    3130            1                          2     
    3133            1                    ***0***     
    3135            1                    ***0***     
    3139            1                          3     
    3141            1                          2     
    3142            1                          2     
    3145            1                    ***0***     
    3147            1                    ***0***     
    3151            1                          3     
    3153            1                          2     
    3154            1                          2     
    3157            1                    ***0***     
    3159            1                    ***0***     
    3163            1                          3     
    3165            1                          2     
    3166            1                          2     
    3169            1                    ***0***     
    3171            1                    ***0***     
    3175            1                          3     
    3177            1                          2     
    3178            1                          2     
    3181            1                    ***0***     
    3183            1                    ***0***     
    3187            1                          3     
    3189            1                          2     
    3190            1                          2     
    3193            1                    ***0***     
    3195            1                    ***0***     
    3199            1                          3     
    3201            1                          2     
    3202            1                          2     
    3203            1                          2     
    3204            1                          2     
    3207            1                    ***0***     
    3209            1                    ***0***     
    3211            1                    ***0***     
    3213            1                    ***0***     
    3217            1                          3     
    3219            1                          2     
    3220            1                          2     
    3221            1                          2     
    3222            1                          2     
    3225            1                    ***0***     
    3226            1                    ***0***     
    3228            1                    ***0***     
    3229            1                    ***0***     
    3233            1                          4     
    3235            1                          2     
    3238            1                          1     
    3241            1                          3     
    3243            1                          2     
    3244            1                          2     
    3247            1                    ***0***     
    3248            1                    ***0***     
    3251            1                          3     
    3253            1                          2     
    3254            1                          2     
    3257            1                    ***0***     
    3258            1                    ***0***     
    3261            1                          4     
    3263            1                          2     
    3264            1                          2     
    3265            1                          2     
    3266            1                          2     
    3267            1                          2     
    3268            1                          2     
    3269            1                          2     
    3270            1                          2     
    3271            1                          2     
    3272            1                          2     
    3273            1                          2     
    3274            1                          2     
    3275            1                          2     
    3276            1                          2     
    3277            1                          2     
    3278            1                          2     
    3279            1                          2     
    3280            1                          2     
    3281            1                          2     
    3282            1                          2     
    3283            1                          2     
    3284            1                          2     
    3285            1                          2     
    3286            1                          2     
    3287            1                          2     
    3288            1                          2     
    3289            1                          2     
    3290            1                          2     
    3291            1                          2     
    3292            1                          2     
    3293            1                          2     
    3294            1                          2     
    3295            1                          2     
    3296            1                          2     
    3297            1                          2     
    3298            1                          2     
    3299            1                          2     
    3300            1                          2     
    3301            1                          2     
    3302            1                          2     
    3303            1                          2     
    3304            1                          2     
    3305            1                          2     
    3306            1                          2     
    3307            1                          2     
    3308            1                          2     
    3309            1                          2     
    3310            1                          2     
    3311            1                          2     
    3312            1                          2     
    3313            1                          2     
    3314            1                          2     
    3315            1                          2     
    3316            1                          2     
    3317            1                          2     
    3318            1                          2     
    3319            1                          2     
    3320            1                          2     
    3321            1                          2     
    3322            1                          2     
    3323            1                          2     
    3324            1                          2     
    3325            1                          2     
    3326            1                          2     
    3327            1                          2     
    3328            1                          2     
    3329            1                          2     
    3330            1                          2     
    3331            1                          2     
    3332            1                          2     
    3333            1                          2     
    3334            1                          2     
    3335            1                          2     
    3336            1                          2     
    3337            1                          2     
    3338            1                          2     
    3339            1                          2     
    3340            1                          2     
    3341            1                          2     
    3342            1                          2     
    3343            1                          2     
    3344            1                          2     
    3345            1                          2     
    3346            1                          2     
    3347            1                          2     
    3348            1                          2     
    3349            1                          2     
    3350            1                          2     
    3351            1                          2     
    3352            1                          2     
    3353            1                          2     
    3354            1                          2     
    3355            1                          2     
    3356            1                          2     
    3357            1                          2     
    3358            1                          2     
    3359            1                          2     
    3360            1                          2     
    3361            1                          2     
    3362            1                          2     
    3363            1                          2     
    3364            1                          2     
    3367            1                          1     
    3369            1                          1     
    3371            1                          1     
    3373            1                          1     
    3375            1                          1     
    3377            1                          1     
    3379            1                          1     
    3381            1                          1     
    3383            1                          1     
    3385            1                          1     
    3387            1                          1     
    3389            1                          1     
    3391            1                          1     
    3393            1                          1     
    3395            1                          1     
    3397            1                          1     
    3399            1                          1     
    3401            1                          1     
    3403            1                          1     
    3405            1                          1     
    3407            1                          1     
    3409            1                          1     
    3411            1                          1     
    3413            1                          1     
    3415            1                          1     
    3417            1                          1     
    3419            1                          1     
    3421            1                          1     
    3423            1                          1     
    3425            1                          1     
    3427            1                          1     
    3429            1                          1     
    3431            1                          1     
    3433            1                          1     
    3435            1                          1     
    3437            1                          1     
    3439            1                          1     
    3441            1                          1     
    3443            1                          1     
    3445            1                          1     
    3447            1                          1     
    3449            1                          1     
    3451            1                          1     
    3453            1                          1     
    3455            1                          1     
    3457            1                          1     
    3459            1                          1     
    3461            1                          1     
    3463            1                          1     
    3465            1                          1     
    3467            1                          1     
    3469            1                          1     
    3471            1                          1     
    3473            1                          1     
    3475            1                          1     
    3477            1                          1     
    3479            1                          1     
    3481            1                          1     
    3483            1                          1     
    3485            1                          1     
    3487            1                          1     
    3489            1                          1     
    3491            1                          1     
    3493            1                          1     
    3495            1                          1     
    3497            1                          1     
    3499            1                          1     
    3501            1                          1     
    3503            1                          1     
    3505            1                          1     
    3507            1                          1     
    3509            1                          1     
    3511            1                          1     
    3513            1                          1     
    3515            1                          1     
    3517            1                          1     
    3519            1                          1     
    3521            1                          1     
    3523            1                          1     
    3525            1                          1     
    3527            1                          1     
    3529            1                          1     
    3531            1                          1     
    3533            1                          1     
    3535            1                          1     
    3537            1                          1     
    3539            1                          1     
    3541            1                          1     
    3543            1                          1     
    3545            1                          1     
    3547            1                          1     
    3549            1                          1     
    3551            1                          1     
    3553            1                          1     
    3555            1                          1     
    3557            1                          1     
    3559            1                          1     
    3561            1                          1     
    3563            1                          1     
    3565            1                          1     
    3567            1                          1     
    3569            1                          1     
    3573            1                          3     
    3574            1                          6     
    3576            1                          4     
    3580            1                          2     
    3583            1                          2     
    3586            1                          2     
    3589            1                          2     
    3592            1                          2     
    3595            1                          2     
    3598            1                          2     
    3601            1                          2     
    3604            1                          2     
    3607            1                          2     
    3610            1                          2     
    3613            1                          2     
    3616            1                          2     
    3619            1                          2     
    3622            1                          2     
    3625            1                          2     
    3628            1                          2     
    3631            1                          2     
    3634            1                          2     
    3637            1                          2     
    3640            1                          2     
    3643            1                          2     
    3646            1                          2     
    3649            1                          2     
    3652            1                          2     
    3655            1                          2     
    3658            1                          2     
    3661            1                          2     
    3664            1                          2     
    3667            1                          2     
    3670            1                          2     
    3673            1                          2     
    3676            1                          2     
    3679            1                          2     
    3682            1                          2     
    3685            1                          2     
    3688            1                          2     
    3691            1                          2     
    3694            1                          2     
    3697            1                          2     
    3700            1                          2     
    3703            1                          2     
    3706            1                          2     
    3709            1                          2     
    3712            1                          2     
    3715            1                          2     
    3718            1                          2     
    3721            1                          2     
    3724            1                          2     
    3727            1                          2     
    3730            1                          2     
    3733            1                          2     
    3736            1                          2     
    3739            1                          2     
    3742            1                          2     
    3745            1                          2     
    3748            1                          2     
    3751            1                          2     
    3754            1                          2     
    3757            1                          2     
    3760            1                          2     
    3763            1                          2     
    3766            1                          2     
    3769            1                          2     
    3772            1                          2     
    3775            1                          2     
    3778            1                          2     
    3781            1                          2     
    3784            1                          2     
    3787            1                          2     
    3790            1                          2     
    3793            1                          2     
    3796            1                          2     
    3799            1                          2     
    3802            1                          2     
    3805            1                          2     
    3808            1                          2     
    3811            1                          2     
    3814            1                          2     
    3817            1                          2     
    3820            1                          2     
    3823            1                          2     
    3826            1                          2     
    3829            1                          2     
    3832            1                          2     
    3835            1                          2     
    3838            1                          2     
    3841            1                          2     
    3844            1                          2     
    3847            1                          2     
    3850            1                          2     
    3853            1                          2     
    3856            1                          2     
    3859            1                          2     
    3862            1                          2     
    3865            1                          2     
    3868            1                          2     
    3871            1                          2     
    3874            1                          2     
    3877            1                          2     
    3880            1                          2     
    3883            1                          2     
    3885            1                          2     
    3887            1                          2     
    3890            1                          2     
    3893            1                          2     
    3896            1                          2     
    3899            1                          2     
    3901            1                          2     
    3920            1                          3     
    3922            1                          2     
    3941            1                          4     
    3943            1                          3     
    3954            1                          6     
    3957            1                          4     
    3959            1                          2     
    3960            1                          2     
    3979            1                          3     
    3981            1                          2     
    4000            1                          4     
    4002            1                          3     
    4004            1                          3     
    4006            1                          3     
    4008            1                          3     
    4010            1                          3     
    4012            1                          3     
    4014            1                          3     
    4016            1                          3     
    4018            1                          3     
    4020            1                          3     
    4022            1                          3     
    4024            1                          3     
    4026            1                          3     
    4028            1                          3     
    4030            1                          3     
    4032            1                          3     
    4034            1                          3     
    4036            1                          3     
    4038            1                          3     
    4040            1                          3     
    4042            1                          3     
    4044            1                          3     
    4046            1                          3     
    4048            1                          3     
    4050            1                          3     
    4052            1                          3     
    4054            1                          3     
    4056            1                          3     
    4058            1                          3     
    4060            1                          3     
    4062            1                          3     
    4064            1                          3     
    4066            1                          3     
    4068            1                          3     
    4070            1                          3     
    4072            1                          3     
    4074            1                          3     
    4076            1                          3     
    4078            1                          3     
    4080            1                          3     
    4082            1                          3     
    4084            1                          3     
    4086            1                          3     
    4088            1                          3     
    4090            1                          3     
    4092            1                          3     
    4094            1                          3     
    4096            1                          3     
    4098            1                          3     
    4100            1                          3     
    4102            1                          3     
    4104            1                          3     
    4106            1                          3     
    4108            1                          5     
    4143            1                          3     
    4145            1                          2     
    4146            1                          3     
    4147            1                          4     
    4149            1                          3     
    4160            1                          6     
    4161            1                          6     
    4162            1                          6     
    4163            1                          6     
    4227            1                          5     
    4228            1                          5     
    4229            1                          5     
    4230            1                          5     
    4231            1                          5     
    4232            1                          5     
    4233            1                          5     
    4234            1                          5     
    4235            1                          5     
    4236            1                          5     
    4237            1                          5     
    4238            1                          5     
    4239            1                          5     
    4240            1                          5     
    4241            1                          5     
    4242            1                          5     
    4243            1                          5     
    4244            1                          5     
    4245            1                          5     
    4246            1                          5     
    4247            1                          5     
    4248            1                          5     
    4249            1                          5     
    4250            1                          5     
    4251            1                          5     
    4252            1                          5     
    4253            1                          5     
    4254            1                          5     
    4255            1                          5     
    4256            1                          5     
    4257            1                          5     
    4258            1                          5     
    4259            1                          5     
    4260            1                          5     
    4261            1                          5     
    4262            1                          5     
    4263            1                          5     
    4264            1                          5     
    4265            1                          5     
    4266            1                          5     
    4267            1                          5     
    4268            1                          5     
    4269            1                          5     
    4270            1                          5     
    4271            1                          5     
    4272            1                          5     
    4273            1                          5     
    4274            1                          5     
    4275            1                          5     
    4276            1                          5     
    4277            1                          5     
    4278            1                          5     
    4279            1                          5     
    4280            1                          5     
    4281            1                          5     
    4282            1                          5     
    4294            1                          6     
    4295            1                          6     
    4296            1                          6     
    4297            1                          6     
    4310            1                         68     
    4313            1                        113     
    4316            1                        181     
    4329            1                          2     
    4332            1                          6     
    4335            1                          8     
    4399            1                          2     
    4402            1                    ***0***     
    4405            1                    ***0***     
    4408            1                    ***0***     
    4411            1                    ***0***     
    4414            1                    ***0***     
    4417            1                    ***0***     
    4420            1                    ***0***     
    4423            1                    ***0***     
    4426            1                    ***0***     
    4429            1                    ***0***     
    4432            1                    ***0***     
    4435            1                    ***0***     
    4438            1                    ***0***     
    4441            1                    ***0***     
    4444            1                    ***0***     
    4447            1                    ***0***     
    4450            1                    ***0***     
    4453            1                    ***0***     
    4456            1                    ***0***     
    4459            1                    ***0***     
    4462            1                    ***0***     
    4465            1                    ***0***     
    4468            1                    ***0***     
    4471            1                    ***0***     
    4474            1                    ***0***     
    4477            1                    ***0***     
    4480            1                    ***0***     
    4483            1                    ***0***     
    4486            1                    ***0***     
    4489            1                    ***0***     
    4492            1                    ***0***     
    4495            1                    ***0***     
    4498            1                    ***0***     
    4501            1                    ***0***     
    4504            1                    ***0***     
    4507            1                    ***0***     
    4510            1                    ***0***     
    4513            1                    ***0***     
    4516            1                    ***0***     
    4519            1                    ***0***     
    4522            1                    ***0***     
    4525            1                    ***0***     
    4528            1                    ***0***     
    4531            1                    ***0***     
    4534            1                    ***0***     
    4537            1                    ***0***     
    4540            1                    ***0***     
    4543            1                    ***0***     
    4546            1                    ***0***     
    4549            1                    ***0***     
    4552            1                    ***0***     
    4555            1                          2     
    4558            1                          4     
    4571            1                    ***0***     
    4574            1                        310     
    4577            1                        310     
    4640            1                    ***0***     
    4643            1                    ***0***     
    4646            1                    ***0***     
    4649            1                    ***0***     
    4652            1                    ***0***     
    4655            1                    ***0***     
    4658            1                    ***0***     
    4661            1                    ***0***     
    4664            1                    ***0***     
    4667            1                    ***0***     
    4670            1                    ***0***     
    4673            1                    ***0***     
    4676            1                    ***0***     
    4679            1                    ***0***     
    4682            1                    ***0***     
    4685            1                    ***0***     
    4688            1                    ***0***     
    4691            1                    ***0***     
    4694            1                    ***0***     
    4697            1                    ***0***     
    4700            1                    ***0***     
    4703            1                    ***0***     
    4706            1                    ***0***     
    4709            1                    ***0***     
    4712            1                    ***0***     
    4715            1                    ***0***     
    4718            1                    ***0***     
    4721            1                    ***0***     
    4724            1                    ***0***     
    4727            1                    ***0***     
    4730            1                    ***0***     
    4733            1                    ***0***     
    4736            1                    ***0***     
    4739            1                    ***0***     
    4742            1                    ***0***     
    4745            1                    ***0***     
    4748            1                    ***0***     
    4751            1                    ***0***     
    4754            1                    ***0***     
    4757            1                    ***0***     
    4760            1                    ***0***     
    4763            1                    ***0***     
    4766            1                    ***0***     
    4769            1                    ***0***     
    4772            1                    ***0***     
    4775            1                    ***0***     
    4778            1                    ***0***     
    4781            1                    ***0***     
    4784            1                    ***0***     
    4787            1                    ***0***     
    4790            1                    ***0***     
    4793            1                          4     
    4796            1                          4     
    4809            1                          2     
    4812            1                          2     
    4815            1                          4     
    4879            1                          2     
    4882            1                    ***0***     
    4885            1                    ***0***     
    4888            1                    ***0***     
    4891            1                    ***0***     
    4894            1                    ***0***     
    4897            1                    ***0***     
    4900            1                    ***0***     
    4903            1                    ***0***     
    4906            1                    ***0***     
    4909            1                    ***0***     
    4912            1                    ***0***     
    4915            1                    ***0***     
    4918            1                    ***0***     
    4921            1                    ***0***     
    4924            1                    ***0***     
    4927            1                    ***0***     
    4930            1                    ***0***     
    4933            1                    ***0***     
    4936            1                    ***0***     
    4939            1                    ***0***     
    4942            1                    ***0***     
    4945            1                    ***0***     
    4948            1                    ***0***     
    4951            1                    ***0***     
    4954            1                    ***0***     
    4957            1                    ***0***     
    4960            1                    ***0***     
    4963            1                    ***0***     
    4966            1                    ***0***     
    4969            1                    ***0***     
    4972            1                    ***0***     
    4975            1                    ***0***     
    4978            1                    ***0***     
    4981            1                    ***0***     
    4984            1                    ***0***     
    4987            1                    ***0***     
    4990            1                    ***0***     
    4993            1                    ***0***     
    4996            1                    ***0***     
    4999            1                    ***0***     
    5002            1                    ***0***     
    5005            1                    ***0***     
    5008            1                    ***0***     
    5011            1                    ***0***     
    5014            1                    ***0***     
    5017            1                    ***0***     
    5020            1                    ***0***     
    5023            1                    ***0***     
    5026            1                    ***0***     
    5029            1                    ***0***     
    5032            1                    ***0***     
    5035            1                          1     
    5038            1                          3     
    5051            1                          3     
    5054            1                          3     
    5057            1                          6     
    5070            1                    ***0***     
    5073            1                          6     
    5076            1                          6     
    5140            1                          2     
    5143            1                    ***0***     
    5146            1                    ***0***     
    5149            1                    ***0***     
    5152            1                    ***0***     
    5155            1                    ***0***     
    5158            1                    ***0***     
    5161            1                    ***0***     
    5164            1                    ***0***     
    5167            1                    ***0***     
    5170            1                    ***0***     
    5173            1                    ***0***     
    5176            1                    ***0***     
    5179            1                    ***0***     
    5182            1                    ***0***     
    5185            1                    ***0***     
    5188            1                    ***0***     
    5191            1                    ***0***     
    5194            1                    ***0***     
    5197            1                    ***0***     
    5200            1                    ***0***     
    5203            1                    ***0***     
    5206            1                    ***0***     
    5209            1                    ***0***     
    5212            1                    ***0***     
    5215            1                    ***0***     
    5218            1                    ***0***     
    5221            1                    ***0***     
    5224            1                    ***0***     
    5227            1                    ***0***     
    5230            1                    ***0***     
    5233            1                    ***0***     
    5236            1                    ***0***     
    5239            1                    ***0***     
    5242            1                    ***0***     
    5245            1                    ***0***     
    5248            1                    ***0***     
    5251            1                    ***0***     
    5254            1                    ***0***     
    5257            1                    ***0***     
    5260            1                    ***0***     
    5263            1                    ***0***     
    5266            1                    ***0***     
    5269            1                    ***0***     
    5272            1                    ***0***     
    5275            1                    ***0***     
    5278            1                    ***0***     
    5281            1                    ***0***     
    5284            1                    ***0***     
    5287            1                    ***0***     
    5290            1                    ***0***     
    5293            1                    ***0***     
    5296            1                          2     
    5299            1                          4     
    5308            1                          2     
    5309            1                          2     
    5317            1                          6     
    5325            1                          4     
    5333            1                         11     
    5341            1                          2     
    5349            1                          2     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                      75612        18     75594     0.02%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_dsp_proc_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                FILTER_LOOP_FILTER_LOOP_and_104_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_105_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_106_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_107_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_108_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_109_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_110_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_111_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_112_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_113_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_114_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_115_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_116_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_117_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_118_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_119_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_120_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_121_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_122_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_123_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_124_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_125_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_126_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_127_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_128_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_129_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_130_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_131_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_132_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_133_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_134_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_135_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_136_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_137_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_138_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_139_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_140_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_141_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_142_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_143_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_144_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_145_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_146_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_147_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_148_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_149_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_150_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_151_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_152_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_153_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_154_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_155_nl           0           0           0           0           0           0           3        0.00 
                FILTER_LOOP_FILTER_LOOP_and_156_nl           0           0           0           0           0           0           3        0.00 
           FILTER_LOOP_FILTER_LOOP_and_157_nl[0-8]           0           0           0           0           0           0           3        0.00 
               FILTER_LOOP_FILTER_LOOP_and_nl[0-8]           0           0           0           0           0           0           3        0.00 
            FILTER_LOOP_FILTER_LOOP_mux_1_nl[0-14]           0           0           0           0           0           0           3        0.00 
              FILTER_LOOP_FILTER_LOOP_mux_nl[0-14]           0           0           0           0           0           0           3        0.00 
                     FILTER_LOOP_FILTER_LOOP_or_nl           0           0           0           0           0           0           3        0.00 
                       FILTER_LOOP_acc_1_sdt[0-55]           0           0           0           0           0           0           3        0.00 
                      FILTER_LOOP_acc_3_svs_1[0-6]           0           0           0           0           0           0           3        0.00 
                       FILTER_LOOP_acc_4_sdt[0-55]           0           0           0           0           0           0           3        0.00 
                             FILTER_LOOP_acc_itm_6           0           0           0           0           0           0           3        0.00 
                           FILTER_LOOP_acc_nl[0-6]           0           0           0           0           0           0           3        0.00 
                        FILTER_LOOP_i_5_0_sva[0-5]           0           0           0           0           0           0           3        0.00 
                     FILTER_LOOP_i_mux1h_2_nl[0-1]           0           0           0           0           0           0           3        0.00 
                       FILTER_LOOP_i_mux1h_2_nl[2]           0           1           0           0           0           0           3       16.66 
                       FILTER_LOOP_i_mux1h_2_nl[3]           0           0           0           0           0           0           3        0.00 
                     FILTER_LOOP_i_mux1h_2_nl[4-5]           0           1           0           0           0           0           3       16.66 
                      FILTER_LOOP_mux1h_2_nl[0-31]           0           0           0           0           0           0           3        0.00 
                      FILTER_LOOP_mux1h_4_nl[0-31]           0           0           0           0           0           0           3        0.00 
                         FILTER_LOOP_mux_1_nl[0-8]           0           0           0           0           0           0           3        0.00 
                        FILTER_LOOP_mux_2_nl[0-31]           0           0           0           0           0           0           3        0.00 
                         FILTER_LOOP_mux_4_nl[0-5]           0           0           0           0           0           0           3        0.00 
                        FILTER_LOOP_mux_5_nl[0-14]           0           0           0           0           0           0           3        0.00 
                        FILTER_LOOP_mux_6_nl[0-14]           0           0           0           0           0           0           3        0.00 
                           FILTER_LOOP_mux_nl[0-8]           0           0           0           0           0           0           3        0.00 
                               FILTER_LOOP_nor_cse           0           0           0           0           0           0           3        0.00 
                                FILTER_LOOP_or_cse           0           0           0           0           0           0           3        0.00 
SHIFT_LOOP_SHIFT_LOOP_slc_data0_r_24_23_0_1_ctmp_sva_1[0-23] 
                                                             0           0           0           0           0           0           3        0.00 
SHIFT_LOOP_SHIFT_LOOP_slc_data1_r_24_23_0_1_ctmp_sva_1[0-23] 
                                                             0           0           0           0           0           0           3        0.00 
                   SHIFT_LOOP_acc_1_cse_sva_1[0-5]           0           0           0           0           0           0           3        0.00 
                                       and_1192_nl           0           0           0           0           0           0           3        0.00 
                                      and_1199_cse           0           0           0           0           0           0           3        0.00 
                                      and_1201_cse           0           0           0           0           0           0           3        0.00 
                                      and_1213_cse           0           0           0           0           0           0           3        0.00 
                                      and_1217_cse           0           0           0           0           0           0           3        0.00 
                                      and_1218_cse           0           0           0           0           0           0           3        0.00 
                                      and_1219_cse           0           0           0           0           0           0           3        0.00 
                                      and_1220_cse           0           0           0           0           0           0           3        0.00 
                                      and_1221_cse           0           0           0           0           0           0           3        0.00 
                                      and_1222_cse           0           0           0           0           0           0           3        0.00 
                                      and_1223_cse           0           0           0           0           0           0           3        0.00 
                                      and_1224_cse           0           0           0           0           0           0           3        0.00 
                                      and_1225_cse           0           0           0           0           0           0           3        0.00 
                                      and_1226_cse           0           0           0           0           0           0           3        0.00 
                                      and_1227_cse           0           0           0           0           0           0           3        0.00 
                                      and_1228_cse           0           0           0           0           0           0           3        0.00 
                                      and_1229_cse           0           0           0           0           0           0           3        0.00 
                                      and_1230_cse           0           0           0           0           0           0           3        0.00 
                                      and_1231_cse           0           0           0           0           0           0           3        0.00 
                                      and_1232_cse           0           0           0           0           0           0           3        0.00 
                                      and_1233_cse           0           0           0           0           0           0           3        0.00 
                                      and_1234_cse           0           0           0           0           0           0           3        0.00 
                                      and_1235_cse           0           0           0           0           0           0           3        0.00 
                                      and_1236_cse           0           0           0           0           0           0           3        0.00 
                                      and_1237_cse           0           0           0           0           0           0           3        0.00 
                                      and_1238_cse           0           0           0           0           0           0           3        0.00 
                                      and_1239_cse           0           0           0           0           0           0           3        0.00 
                                      and_1240_cse           0           0           0           0           0           0           3        0.00 
                                      and_1241_cse           0           0           0           0           0           0           3        0.00 
                                      and_1242_cse           0           0           0           0           0           0           3        0.00 
                                      and_1243_cse           0           0           0           0           0           0           3        0.00 
                                      and_1244_cse           0           0           0           0           0           0           3        0.00 
                                      and_1245_cse           0           0           0           0           0           0           3        0.00 
                                      and_1246_cse           0           0           0           0           0           0           3        0.00 
                                      and_1247_cse           0           0           0           0           0           0           3        0.00 
                                      and_1248_cse           0           0           0           0           0           0           3        0.00 
                                      and_1249_cse           0           0           0           0           0           0           3        0.00 
                                      and_1250_cse           0           0           0           0           0           0           3        0.00 
                                      and_1251_cse           0           0           0           0           0           0           3        0.00 
                                      and_1252_cse           0           0           0           0           0           0           3        0.00 
                                      and_1253_cse           0           0           0           0           0           0           3        0.00 
                                      and_1254_cse           0           0           0           0           0           0           3        0.00 
                                      and_1255_cse           0           0           0           0           0           0           3        0.00 
                                      and_1256_cse           0           0           0           0           0           0           3        0.00 
                                      and_1257_cse           0           0           0           0           0           0           3        0.00 
                                      and_1258_cse           0           0           0           0           0           0           3        0.00 
                                      and_1259_cse           0           0           0           0           0           0           3        0.00 
                                      and_1260_cse           0           0           0           0           0           0           3        0.00 
                                      and_1261_cse           0           0           0           0           0           0           3        0.00 
                                      and_1262_cse           0           0           0           0           0           0           3        0.00 
                                      and_1263_cse           0           0           0           0           0           0           3        0.00 
                                      and_1264_cse           0           0           0           0           0           0           3        0.00 
                                      and_1265_cse           0           0           0           0           0           0           3        0.00 
                                      and_1266_cse           0           0           0           0           0           0           3        0.00 
                                      and_1267_cse           0           0           0           0           0           0           3        0.00 
                                      and_1319_cse           0           0           0           0           0           0           3        0.00 
                                      and_1320_cse           0           0           0           0           0           0           3        0.00 
                                       and_1334_nl           0           0           0           0           0           0           3        0.00 
                                      and_1369_cse           0           0           0           0           0           0           3        0.00 
                                            and_nl           0           0           0           0           0           0           3        0.00 
                                   audio0_in[0-23]           0           0           0           0           0           0           3        0.00 
                             audio0_in_v_sva[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                                   audio1_in[0-23]           0           0           0           0           0           0           3        0.00 
                             audio1_in_v_and_1_cse           0           0           0           0           0           0           3        0.00 
                               audio1_in_v_and_cse           1           0           0           0           0           0           3       16.66 
                             audio1_in_v_sva[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                            clr_in           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_219_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_220_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_221_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_222_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_223_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_224_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_225_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_226_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_227_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_230_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_231_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_232_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_233_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_234_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_235_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_236_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_237_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_238_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_239_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_240_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_241_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_242_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_243_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_244_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_245_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_246_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_247_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_248_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_249_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_250_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_251_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_252_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_253_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_254_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_255_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_256_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_257_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_258_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_259_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_260_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_261_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_262_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_263_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_264_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_265_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_266_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_267_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_268_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_269_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_270_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_271_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_272_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_273_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_274_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_275_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_276_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_277_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_278_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_279_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_280_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_281_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_282_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_283_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_284_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_285_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_286_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_287_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_288_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_289_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_290_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_291_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_292_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_293_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_294_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_295_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_296_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_297_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_298_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_299_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_300_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_301_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_302_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_303_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_304_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_305_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_306_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_307_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_308_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_309_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_310_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_311_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_312_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_313_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_314_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_315_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_316_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_317_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_318_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_319_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_320_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_321_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_322_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_323_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_324_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_326_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_327_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_328_nl           0           0           0           0           0           0           3        0.00 
                               clr_in_v_not_329_nl           0           0           0           0           0           0           3        0.00 
                                      clr_in_v_sva           0           0           0           0           0           0           3        0.00 
                               data0_r_0_sva[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_1_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_1_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_2_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_2_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_3_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_3_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_4_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_4_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_5_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_5_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_6_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_6_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_7_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_7_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_8_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_8_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_9_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data0_r_9_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_10_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_10_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_11_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_11_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_12_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_12_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_13_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_13_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_14_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_14_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_15_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_15_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_16_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_16_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_17_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_17_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_18_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_18_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_19_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_19_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_20_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_20_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_21_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_21_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_22_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_22_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_23_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_23_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_24_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_24_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_25_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_25_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_26_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_26_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_27_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_27_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_28_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_28_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_29_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_29_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_30_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_30_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_31_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_31_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_32_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_32_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_33_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_33_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_34_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_34_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_35_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_35_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_36_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_36_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_37_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_37_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_38_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_38_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_39_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_39_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_40_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_40_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_41_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_41_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_42_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_42_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_43_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_43_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_44_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_44_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_45_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_45_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_46_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_46_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_47_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_47_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_48_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_48_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_49_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_49_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_50_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_50_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_51_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_51_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data0_r_52_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                               data1_r_0_sva[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_1_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_1_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_2_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_2_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_3_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_3_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_4_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_4_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_5_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_5_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_6_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_6_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_7_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_7_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_8_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_8_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_9_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                             data1_r_9_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_10_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_10_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_11_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_11_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_12_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_12_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_13_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_13_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_14_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_14_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_15_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_15_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_16_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_16_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_17_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_17_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_18_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_18_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_19_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_19_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_20_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_20_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_21_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_21_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_22_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_22_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_23_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_23_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_24_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_24_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_25_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_25_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_26_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_26_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_27_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_27_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_28_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_28_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_29_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_29_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_30_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_30_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_31_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_31_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_32_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_32_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_33_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_33_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_34_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_34_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_35_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_35_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_36_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_36_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_37_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_37_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_38_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_38_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_39_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_39_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_40_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_40_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_41_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_41_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_42_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_42_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_43_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_43_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_44_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_44_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_45_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_45_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_46_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_46_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_47_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_47_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_48_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_48_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_49_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_49_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_50_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_50_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_51_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_51_sva_2[0-23]           0           0           0           0           0           0           3        0.00 
                            data1_r_52_lpi_2[0-23]           0           0           0           0           0           0           3        0.00 
                                data1_r_and_52_cse           0           0           0           0           0           0           3        0.00 
                               data1_r_and_155_cse           1           0           0           0           0           0           3       16.66 
                                 dsp_proc_wten_iff           0           1           0           0           0           0           3       16.66 
                                dsp_regs_r_0[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_1[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_2[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_3[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_4[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_5[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_6[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_7[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_8[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_9[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_10[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_11[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_12[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_13[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_14[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_15[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_16[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_17[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_18[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_19[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_20[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_21[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_22[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_23[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_24[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_25[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_26[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_27[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_28[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_29[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_30[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_31[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_32[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_33[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_34[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_35[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_36[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_37[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_38[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_39[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_40[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_41[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_42[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_43[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_44[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_45[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_46[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_47[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_48[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_49[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_50[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_51[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_52[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_53[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_54[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_55[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_56[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_57[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_58[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_59[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_60[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_61[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_62[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_63[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_64[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_65[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_66[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_67[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_68[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_69[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_70[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_71[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_72[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_73[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_74[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_75[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_76[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_77[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_78[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_79[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_80[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_81[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_82[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_83[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_84[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_85[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_86[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_87[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_88[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_89[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_90[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_91[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_92[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_93[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_94[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_95[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_96[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_97[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_98[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_99[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_100[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_101[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_102[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_103[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_104[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_105[0-31]           0           0           0           0           0           0           3        0.00 
                                  filter_cfg_v_sva           0           0           0           0           0           0           3        0.00 
                                          filter_r           0           0           0           0           0           0           3        0.00 
                      fir0_output_lpi_2_23_0[0-23]           0           0           0           0           0           0           3        0.00 
                     fir0_output_lpi_2_54_24[0-30]           0           0           0           0           0           0           3        0.00 
                              fir0_output_lpi_2_55           0           0           0           0           0           0           3        0.00 
                      fir1_output_lpi_2_23_0[0-23]           0           0           0           0           0           0           3        0.00 
                     fir1_output_lpi_2_54_24[0-30]           0           0           0           0           0           0           3        0.00 
                              fir1_output_lpi_2_55           0           0           0           0           0           0           3        0.00 
                                     fsm_output[0]           1           0           0           0           0           0           3       16.66 
                                     fsm_output[2]           0           1           0           0           0           0           3       16.66 
                                   fsm_output[3-6]           0           0           0           0           0           0           3        0.00 
                                    level0_r[0-15]           0           0           0           0           0           0           3        0.00 
                                    level1_r[0-15]           0           0           0           0           0           0           3        0.00 
                                          mux_1_nl           0           0           0           0           0           0           3        0.00 
                                          mux_3_nl           0           0           0           0           0           0           3        0.00 
                                          mux_5_nl           0           0           0           0           0           0           3        0.00 
                                          mux_7_nl           0           0           0           0           0           0           3        0.00 
                                          mux_9_nl           0           0           0           0           0           0           3        0.00 
                                         mux_11_nl           0           0           0           0           0           0           3        0.00 
                                         mux_13_nl           0           0           0           0           0           0           3        0.00 
                                         mux_15_nl           0           0           0           0           0           0           3        0.00 
                                         mux_17_nl           0           0           0           0           0           0           3        0.00 
                                         mux_19_nl           0           0           0           0           0           0           3        0.00 
                                         mux_21_nl           0           0           0           0           0           0           3        0.00 
                                         mux_23_nl           0           0           0           0           0           0           3        0.00 
                                         mux_25_nl           0           0           0           0           0           0           3        0.00 
                                         mux_27_nl           0           0           0           0           0           0           3        0.00 
                                         mux_29_nl           0           0           0           0           0           0           3        0.00 
                                         mux_31_nl           0           0           0           0           0           0           3        0.00 
                                         mux_33_nl           0           0           0           0           0           0           3        0.00 
                                         mux_35_nl           0           0           0           0           0           0           3        0.00 
                                         mux_37_nl           0           0           0           0           0           0           3        0.00 
                                         mux_39_nl           0           0           0           0           0           0           3        0.00 
                                         mux_41_nl           0           0           0           0           0           0           3        0.00 
                                         mux_43_nl           0           0           0           0           0           0           3        0.00 
                                         mux_45_nl           0           0           0           0           0           0           3        0.00 
                                         mux_47_nl           0           0           0           0           0           0           3        0.00 
                                         mux_49_nl           0           0           0           0           0           0           3        0.00 
                                         mux_51_nl           0           0           0           0           0           0           3        0.00 
                                         mux_53_nl           0           0           0           0           0           0           3        0.00 
                                         mux_55_nl           0           0           0           0           0           0           3        0.00 
                                         mux_57_nl           0           0           0           0           0           0           3        0.00 
                                         mux_59_nl           0           0           0           0           0           0           3        0.00 
                                         mux_61_nl           0           0           0           0           0           0           3        0.00 
                                         mux_63_nl           0           0           0           0           0           0           3        0.00 
                                         mux_65_nl           0           0           0           0           0           0           3        0.00 
                                         mux_67_nl           0           0           0           0           0           0           3        0.00 
                                         mux_69_nl           0           0           0           0           0           0           3        0.00 
                                         mux_71_nl           0           0           0           0           0           0           3        0.00 
                                         mux_73_nl           0           0           0           0           0           0           3        0.00 
                                         mux_75_nl           0           0           0           0           0           0           3        0.00 
                                         mux_77_nl           0           0           0           0           0           0           3        0.00 
                                         mux_79_nl           0           0           0           0           0           0           3        0.00 
                                         mux_81_nl           0           0           0           0           0           0           3        0.00 
                                         mux_83_nl           0           0           0           0           0           0           3        0.00 
                                         mux_85_nl           0           0           0           0           0           0           3        0.00 
                                         mux_87_nl           0           0           0           0           0           0           3        0.00 
                                         mux_89_nl           0           0           0           0           0           0           3        0.00 
                                         mux_91_nl           0           0           0           0           0           0           3        0.00 
                                         mux_93_nl           0           0           0           0           0           0           3        0.00 
                                         mux_95_nl           0           0           0           0           0           0           3        0.00 
                                         mux_97_nl           0           0           0           0           0           0           3        0.00 
                                         mux_99_nl           0           0           0           0           0           0           3        0.00 
                                        mux_101_nl           0           0           0           0           0           0           3        0.00 
                                        mux_204_nl           0           0           0           0           0           0           3        0.00 
                                        mux_205_nl           0           0           0           0           0           0           3        0.00 
                                        mux_206_nl           0           0           0           0           0           0           3        0.00 
                                        mux_207_nl           0           0           0           0           0           0           3        0.00 
                                        mux_208_nl           0           0           0           0           0           0           3        0.00 
                                        mux_209_nl           0           0           0           0           0           0           3        0.00 
                                           mux_cse           0           0           0           0           0           0           3        0.00 
                                        nand_9_cse           0           0           0           0           0           0           3        0.00 
                                       nand_10_cse           0           0           0           0           0           0           3        0.00 
                                       nand_26_cse           0           0           0           0           0           0           3        0.00 
                                          nand_cse           0           0           0           0           0           0           3        0.00 
                    nl_FILTER_LOOP_acc_1_sdt[0-56]           0           0           0           0           0           0           3        0.00 
                   nl_FILTER_LOOP_acc_3_svs_1[0-7]           0           0           0           0           0           0           3        0.00 
                    nl_FILTER_LOOP_acc_4_sdt[0-56]           0           0           0           0           0           0           3        0.00 
                        nl_FILTER_LOOP_acc_nl[0-7]           0           0           0           0           0           0           3        0.00 
              nl_FILTER_LOOP_mul_1_rg_1_sgnd[0-55]           0           0           0           0           0           0           3        0.00 
                nl_FILTER_LOOP_mul_rg_1_sgnd[0-55]           0           0           0           0           0           0           3        0.00 
                nl_SHIFT_LOOP_acc_1_cse_sva_1[0-6]           0           0           0           0           0           0           3        0.00 
nl_dsp_unit_dsp_proc_dsp_proc_fsm_inst_FILTER_LOOP_C_0_tr0 
                                                             0           0           0           0           0           0           3        0.00 
nl_dsp_unit_dsp_proc_dsp_proc_fsm_inst_PROCESS_LOOP_C_1_tr0 
                                                             0           0           0           0           0           0           3        0.00 
nl_dsp_unit_dsp_proc_dsp_proc_fsm_inst_SHIFT_LOOP_C_0_tr0 
                                                             0           0           0           0           0           0           3        0.00 
nl_dsp_unit_dsp_proc_write_outputs_mioi_inst_write_outputs_mioi_dsp0_rsc_dat_dsp_proc[0-23] 
                                                             0           0           0           0           0           0           3        0.00 
nl_dsp_unit_dsp_proc_write_outputs_mioi_inst_write_outputs_mioi_dsp1_rsc_dat_dsp_proc[0-23] 
                                                             0           0           0           0           0           0           3        0.00 
nl_dsp_unit_dsp_proc_write_outputs_mioi_inst_write_outputs_mioi_iswt0 
                                                             0           0           0           0           0           0           3        0.00 
                                   nl_z_out_2[0-7]           0           0           0           0           0           0           3        0.00 
                                         nor_12_nl           0           1           0           0           0           0           3       16.66 
                                         nor_80_nl           0           0           0           0           0           0           3        0.00 
                                         nor_81_nl           0           0           0           0           0           0           3        0.00 
                                         nor_82_nl           0           0           0           0           0           0           3        0.00 
                                         nor_83_nl           0           0           0           0           0           0           3        0.00 
                                         nor_84_nl           0           0           0           0           0           0           3        0.00 
                                         nor_85_nl           0           0           0           0           0           0           3        0.00 
                                         nor_86_nl           0           0           0           0           0           0           3        0.00 
                                         nor_87_nl           0           0           0           0           0           0           3        0.00 
                                         nor_88_nl           0           0           0           0           0           0           3        0.00 
                                         nor_89_nl           0           0           0           0           0           0           3        0.00 
                                         nor_90_nl           0           0           0           0           0           0           3        0.00 
                                         nor_91_nl           0           0           0           0           0           0           3        0.00 
                                         nor_92_nl           0           0           0           0           0           0           3        0.00 
                                         nor_93_nl           0           0           0           0           0           0           3        0.00 
                                         nor_94_nl           0           0           0           0           0           0           3        0.00 
                                         nor_95_nl           0           0           0           0           0           0           3        0.00 
                                         nor_96_nl           0           0           0           0           0           0           3        0.00 
                                         nor_97_nl           0           0           0           0           0           0           3        0.00 
                                         nor_98_nl           0           0           0           0           0           0           3        0.00 
                                         nor_99_nl           0           0           0           0           0           0           3        0.00 
                                        nor_100_nl           0           0           0           0           0           0           3        0.00 
                                        nor_101_nl           0           0           0           0           0           0           3        0.00 
                                        nor_102_nl           0           0           0           0           0           0           3        0.00 
                                        nor_103_nl           0           0           0           0           0           0           3        0.00 
                                        nor_104_nl           0           0           0           0           0           0           3        0.00 
                                        nor_105_nl           0           0           0           0           0           0           3        0.00 
                                        nor_106_nl           0           0           0           0           0           0           3        0.00 
                                        nor_107_nl           0           0           0           0           0           0           3        0.00 
                                        nor_108_nl           0           0           0           0           0           0           3        0.00 
                                        nor_109_nl           0           0           0           0           0           0           3        0.00 
                                        nor_110_nl           0           0           0           0           0           0           3        0.00 
                                        nor_111_nl           0           0           0           0           0           0           3        0.00 
                                        nor_112_nl           0           0           0           0           0           0           3        0.00 
                                        nor_113_nl           0           0           0           0           0           0           3        0.00 
                                        nor_114_nl           0           0           0           0           0           0           3        0.00 
                                        nor_115_nl           0           0           0           0           0           0           3        0.00 
                                        nor_116_nl           0           0           0           0           0           0           3        0.00 
                                        nor_117_nl           0           0           0           0           0           0           3        0.00 
                                        nor_118_nl           0           0           0           0           0           0           3        0.00 
                                        nor_119_nl           0           0           0           0           0           0           3        0.00 
                                        nor_120_nl           0           0           0           0           0           0           3        0.00 
                                        nor_121_nl           0           0           0           0           0           0           3        0.00 
                                        nor_122_nl           0           0           0           0           0           0           3        0.00 
                                        nor_123_nl           0           0           0           0           0           0           3        0.00 
                                        nor_124_nl           0           0           0           0           0           0           3        0.00 
                                        nor_125_nl           0           0           0           0           0           0           3        0.00 
                                        nor_126_nl           0           0           0           0           0           0           3        0.00 
                                        nor_127_nl           0           0           0           0           0           0           3        0.00 
                                            nor_nl           0           0           0           0           0           0           3        0.00 
                                        nor_tmp_52           0           0           0           0           0           0           3        0.00 
                                        nor_tmp_53           0           0           0           0           0           0           3        0.00 
                                        or_1022_nl           0           0           0           0           0           0           3        0.00 
                                       or_1023_cse           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_19           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_25           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_38           0           0           0           0           0           0           3        0.00 
                                        or_dcpl_99           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_100           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_101           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_103           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_104           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_105           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_106           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_107           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_108           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_109           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_110           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_111           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_112           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_113           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_114           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_115           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_116           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_117           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_118           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_119           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_120           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_121           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_122           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_123           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_124           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_125           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_126           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_127           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_128           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_129           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_130           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_131           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_132           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_133           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_134           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_135           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_136           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_137           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_138           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_139           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_140           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_141           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_142           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_143           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_144           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_145           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_146           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_147           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_148           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_149           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_150           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_151           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_152           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_153           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_154           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_155           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_156           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_157           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_158           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_159           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_160           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_161           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_162           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_163           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_164           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_165           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_166           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_167           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_168           0           0           0           0           0           0           3        0.00 
                                       or_dcpl_169           0           0           0           0           0           0           3        0.00 
                                        or_tmp_854           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_audio0_rsc_z[0-23]           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_audio1_rsc_z[0-23]           0           0           0           0           0           0           3        0.00 
                        read_inputs_mioi_clr_rsc_z           0           0           0           0           0           0           3        0.00 
                     read_inputs_mioi_filter_rsc_z           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_level0_rsc_z[0-15]           0           0           0           0           0           0           3        0.00 
               read_inputs_mioi_level1_rsc_z[0-15]           0           0           0           0           0           0           3        0.00 
                       read_inputs_mioi_tick_rsc_z           0           0           0           0           0           0           3        0.00 
                         read_inputs_mioi_wen_comp           1           0           0           0           0           0           3       16.66 
                    reg_read_inputs_mioi_iswt0_cse           0           1           0           0           0           0           3       16.66 
                                             rst_n           0           1           0           0           0           0           3       16.66 
scheduled_region_else_if_qr_1_14_0_lpi_1_dfm[0-14]           0           0           0           0           0           0           3        0.00 
  scheduled_region_else_if_qr_14_0_lpi_1_dfm[0-14]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_1_nl[0-23]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_2_nl[0-23]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_3_nl[0-23]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_4_nl[0-23]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_5_nl[0-23]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_6_nl[0-23]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_7_nl[0-23]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_8_nl[0-23]           0           0           0           0           0           0           3        0.00 
  scheduled_region_scheduled_region_and_9_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_10_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_11_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_12_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_13_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_14_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_15_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_16_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_17_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_18_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_19_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_20_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_21_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_22_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_23_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_24_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_25_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_26_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_27_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_28_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_29_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_30_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_31_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_32_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_33_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_34_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_35_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_36_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_37_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_38_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_39_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_40_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_41_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_42_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_43_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_44_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_45_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_46_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_47_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_48_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_49_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_50_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_51_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_54_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_55_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_56_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_57_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_58_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_59_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_60_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_61_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_62_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_63_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_64_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_65_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_66_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_67_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_68_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_69_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_70_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_71_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_72_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_73_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_74_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_75_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_76_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_77_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_78_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_79_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_80_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_81_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_82_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_83_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_84_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_85_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_86_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_87_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_88_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_89_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_90_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_91_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_92_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_93_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_94_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_95_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_96_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_97_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_98_nl[0-23]           0           0           0           0           0           0           3        0.00 
 scheduled_region_scheduled_region_and_99_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_100_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_101_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_102_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_103_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_104_nl[0-23]           0           0           0           0           0           0           3        0.00 
      scheduled_region_scheduled_region_and_106_nl           0           0           0           0           0           0           3        0.00 
      scheduled_region_scheduled_region_and_107_nl           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_108_nl[0-30]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_109_nl[0-23]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_110_nl[0-30]           0           0           0           0           0           0           3        0.00 
scheduled_region_scheduled_region_and_111_nl[0-23]           0           0           0           0           0           0           3        0.00 
           scheduled_region_scheduled_region_or_nl           0           0           0           0           0           0           3        0.00 
                                           tick_in           0           0           0           0           0           0           3        0.00 
                                 tick_in_v_and_cse           0           0           0           0           0           0           3        0.00 
                                     tick_in_v_sva           0           0           0           0           0           0           3        0.00 
                                          tick_out           0           0           0           0           0           0           3        0.00 
                                       z_out[0-55]           0           0           0           0           0           0           3        0.00 
                                     z_out_1[0-55]           0           0           0           0           0           0           3        0.00 
                                      z_out_2[0-6]           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =      12604 
Toggled Node Count   =          3 
Untoggled Node Count =      12601 

Toggle Coverage      =       0.02% (18 of 75612 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_regs_proc_inst
=== Design Unit: work.dsp_unit_regs_proc
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         9         6         3    66.66%

================================Branch Details================================

Branch Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_regs_proc_inst

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
------------------------------------IF Branch------------------------------------
    648                                        4     Count coming in to IF
    648             1                          2     
    757             1                    ***0***     
                                               2     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    868                                        3     Count coming in to IF
    868             1                          2     
    871             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    876                                        3     Count coming in to IF
    876             1                          2     
    879             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         0         2     0.00%

================================Expression Details================================

Expression Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_regs_proc_inst --

  File results/dsp_unit_hls_rtl.v
----------------Focused Expression View-----------------
Line       646 Item    1  (cfg_in | ~level_in)
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
      cfg_in         N  No hits                  Hit '_0' and '_1'
    level_in         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  cfg_in_0              level_in                      
  Row   2:    ***0***  cfg_in_1              level_in                      
  Row   3:          1  level_in_0            ~cfg_in                       
  Row   4:    ***0***  level_in_1            ~cfg_in                       


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     222       113       109    50.90%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_regs_proc_inst --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File results/dsp_unit_hls_rtl.v
    646             1                          2     
    647             1                          4     
    649             1                          2     
    650             1                          2     
    651             1                          2     
    652             1                          2     
    653             1                          2     
    654             1                          2     
    655             1                          2     
    656             1                          2     
    657             1                          2     
    658             1                          2     
    659             1                          2     
    660             1                          2     
    661             1                          2     
    662             1                          2     
    663             1                          2     
    664             1                          2     
    665             1                          2     
    666             1                          2     
    667             1                          2     
    668             1                          2     
    669             1                          2     
    670             1                          2     
    671             1                          2     
    672             1                          2     
    673             1                          2     
    674             1                          2     
    675             1                          2     
    676             1                          2     
    677             1                          2     
    678             1                          2     
    679             1                          2     
    680             1                          2     
    681             1                          2     
    682             1                          2     
    683             1                          2     
    684             1                          2     
    685             1                          2     
    686             1                          2     
    687             1                          2     
    688             1                          2     
    689             1                          2     
    690             1                          2     
    691             1                          2     
    692             1                          2     
    693             1                          2     
    694             1                          2     
    695             1                          2     
    696             1                          2     
    697             1                          2     
    698             1                          2     
    699             1                          2     
    700             1                          2     
    701             1                          2     
    702             1                          2     
    703             1                          2     
    704             1                          2     
    705             1                          2     
    706             1                          2     
    707             1                          2     
    708             1                          2     
    709             1                          2     
    710             1                          2     
    711             1                          2     
    712             1                          2     
    713             1                          2     
    714             1                          2     
    715             1                          2     
    716             1                          2     
    717             1                          2     
    718             1                          2     
    719             1                          2     
    720             1                          2     
    721             1                          2     
    722             1                          2     
    723             1                          2     
    724             1                          2     
    725             1                          2     
    726             1                          2     
    727             1                          2     
    728             1                          2     
    729             1                          2     
    730             1                          2     
    731             1                          2     
    732             1                          2     
    733             1                          2     
    734             1                          2     
    735             1                          2     
    736             1                          2     
    737             1                          2     
    738             1                          2     
    739             1                          2     
    740             1                          2     
    741             1                          2     
    742             1                          2     
    743             1                          2     
    744             1                          2     
    745             1                          2     
    746             1                          2     
    747             1                          2     
    748             1                          2     
    749             1                          2     
    750             1                          2     
    751             1                          2     
    752             1                          2     
    753             1                          2     
    754             1                          2     
    755             1                          2     
    758             1                    ***0***     
    759             1                    ***0***     
    760             1                    ***0***     
    761             1                    ***0***     
    762             1                    ***0***     
    763             1                    ***0***     
    764             1                    ***0***     
    765             1                    ***0***     
    766             1                    ***0***     
    767             1                    ***0***     
    768             1                    ***0***     
    769             1                    ***0***     
    770             1                    ***0***     
    771             1                    ***0***     
    772             1                    ***0***     
    773             1                    ***0***     
    774             1                    ***0***     
    775             1                    ***0***     
    776             1                    ***0***     
    777             1                    ***0***     
    778             1                    ***0***     
    779             1                    ***0***     
    780             1                    ***0***     
    781             1                    ***0***     
    782             1                    ***0***     
    783             1                    ***0***     
    784             1                    ***0***     
    785             1                    ***0***     
    786             1                    ***0***     
    787             1                    ***0***     
    788             1                    ***0***     
    789             1                    ***0***     
    790             1                    ***0***     
    791             1                    ***0***     
    792             1                    ***0***     
    793             1                    ***0***     
    794             1                    ***0***     
    795             1                    ***0***     
    796             1                    ***0***     
    797             1                    ***0***     
    798             1                    ***0***     
    799             1                    ***0***     
    800             1                    ***0***     
    801             1                    ***0***     
    802             1                    ***0***     
    803             1                    ***0***     
    804             1                    ***0***     
    805             1                    ***0***     
    806             1                    ***0***     
    807             1                    ***0***     
    808             1                    ***0***     
    809             1                    ***0***     
    810             1                    ***0***     
    811             1                    ***0***     
    812             1                    ***0***     
    813             1                    ***0***     
    814             1                    ***0***     
    815             1                    ***0***     
    816             1                    ***0***     
    817             1                    ***0***     
    818             1                    ***0***     
    819             1                    ***0***     
    820             1                    ***0***     
    821             1                    ***0***     
    822             1                    ***0***     
    823             1                    ***0***     
    824             1                    ***0***     
    825             1                    ***0***     
    826             1                    ***0***     
    827             1                    ***0***     
    828             1                    ***0***     
    829             1                    ***0***     
    830             1                    ***0***     
    831             1                    ***0***     
    832             1                    ***0***     
    833             1                    ***0***     
    834             1                    ***0***     
    835             1                    ***0***     
    836             1                    ***0***     
    837             1                    ***0***     
    838             1                    ***0***     
    839             1                    ***0***     
    840             1                    ***0***     
    841             1                    ***0***     
    842             1                    ***0***     
    843             1                    ***0***     
    844             1                    ***0***     
    845             1                    ***0***     
    846             1                    ***0***     
    847             1                    ***0***     
    848             1                    ***0***     
    849             1                    ***0***     
    850             1                    ***0***     
    851             1                    ***0***     
    852             1                    ***0***     
    853             1                    ***0***     
    854             1                    ***0***     
    855             1                    ***0***     
    856             1                    ***0***     
    857             1                    ***0***     
    858             1                    ***0***     
    859             1                    ***0***     
    860             1                    ***0***     
    861             1                    ***0***     
    862             1                    ***0***     
    863             1                    ***0***     
    864             1                    ***0***     
    867             1                          3     
    869             1                          2     
    872             1                    ***0***     
    875             1                          3     
    877             1                          2     
    880             1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                      20960         4     20956     0.01%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1/dsp_unit_regs_proc_inst --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                            cfg_in           0           0           0           0           0           0           3        0.00 
                                     cfg_reg_in[0]           0           1           0           0           0           0           3       16.66 
                                  cfg_reg_in[1-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_0[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_1[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_2[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_3[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_4[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_5[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_6[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_7[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_8[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_9[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_10[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_11[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_12[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_13[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_14[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_15[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_16[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_17[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_18[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_19[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_20[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_21[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_22[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_23[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_24[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_25[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_26[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_27[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_28[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_29[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_30[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_31[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_32[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_33[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_34[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_35[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_36[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_37[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_38[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_39[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_40[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_41[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_42[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_43[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_44[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_45[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_46[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_47[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_48[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_49[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_50[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_51[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_52[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_53[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_54[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_55[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_56[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_57[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_58[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_59[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_60[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_61[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_62[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_63[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_64[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_65[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_66[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_67[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_68[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_69[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_70[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_71[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_72[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_73[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_74[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_75[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_76[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_77[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_78[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_79[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_80[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_81[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_82[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_83[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_84[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_85[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_86[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_87[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_88[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_89[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_90[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_91[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_92[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_93[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_94[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_95[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_96[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_97[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_98[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_99[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_100[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_101[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_102[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_103[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_104[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_105[0-31]           0           0           0           0           0           0           3        0.00 
                                          filter_r           0           0           0           0           0           0           3        0.00 
                                    level0_r[0-15]           0           0           0           0           0           0           3        0.00 
                                    level1_r[0-15]           0           0           0           0           0           0           3        0.00 
                                          level_in           0           0           0           0           0           0           3        0.00 
                                level_reg_in[0-31]           0           0           0           0           0           0           3        0.00 
                                           or_dcpl           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =       3494 
Toggled Node Count   =          1 
Untoggled Node Count =       3493 

Toggle Coverage      =       0.01% (4 of 20960 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1
=== Design Unit: work.dsp_unit_rtl
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                      21548         4     21544     0.01%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/dsp_unit_rtl_1 --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                   audio0_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                                   audio1_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                            cfg_in           0           0           0           0           0           0           3        0.00 
                                     cfg_reg_in[0]           0           1           0           0           0           0           3       16.66 
                                  cfg_reg_in[1-31]           0           0           0           0           0           0           3        0.00 
                                            clr_in           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_0[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_1[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_2[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_3[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_4[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_5[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_6[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_7[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_8[0-31]           0           0           0           0           0           0           3        0.00 
                                dsp_regs_r_9[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_10[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_11[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_12[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_13[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_14[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_15[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_16[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_17[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_18[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_19[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_20[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_21[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_22[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_23[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_24[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_25[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_26[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_27[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_28[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_29[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_30[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_31[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_32[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_33[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_34[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_35[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_36[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_37[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_38[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_39[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_40[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_41[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_42[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_43[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_44[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_45[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_46[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_47[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_48[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_49[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_50[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_51[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_52[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_53[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_54[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_55[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_56[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_57[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_58[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_59[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_60[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_61[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_62[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_63[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_64[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_65[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_66[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_67[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_68[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_69[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_70[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_71[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_72[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_73[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_74[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_75[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_76[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_77[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_78[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_79[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_80[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_81[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_82[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_83[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_84[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_85[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_86[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_87[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_88[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_89[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_90[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_91[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_92[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_93[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_94[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_95[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_96[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_97[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_98[0-31]           0           0           0           0           0           0           3        0.00 
                               dsp_regs_r_99[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_100[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_101[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_102[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_103[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_104[0-31]           0           0           0           0           0           0           3        0.00 
                              dsp_regs_r_105[0-31]           0           0           0           0           0           0           3        0.00 
                                          filter_r           0           0           0           0           0           0           3        0.00 
                                    level0_r[0-15]           0           0           0           0           0           0           3        0.00 
                                    level1_r[0-15]           0           0           0           0           0           0           3        0.00 
                                          level_in           0           0           0           0           0           0           3        0.00 
                                level_reg_in[0-31]           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                           tick_in           0           0           0           0           0           0           3        0.00 
                                          tick_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =       3592 
Toggled Node Count   =          1 
Untoggled Node Count =       3591 

Toggle Coverage      =       0.01% (4 of 21548 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE
=== Design Unit: work.dsp_unit_svamod
=================================================================================

Assertion Coverage:
    Assertions                      14        12         2    85.71%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_tick_in
                     input/dsp_unit_svamod.sv(40)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_cfg_in
                     input/dsp_unit_svamod.sv(41)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_level_in
                     input/dsp_unit_svamod.sv(42)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_clr_in
                     input/dsp_unit_svamod.sv(43)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_audio0_in
                     input/dsp_unit_svamod.sv(44)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_audio1_in
                     input/dsp_unit_svamod.sv(45)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_dsp_regs_in
                     input/dsp_unit_svamod.sv(46)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_level_reg_in
                     input/dsp_unit_svamod.sv(47)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_cfg_reg_in
                     input/dsp_unit_svamod.sv(48)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_audio0_out
                     input/dsp_unit_svamod.sv(49)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_audio1_out
                     input/dsp_unit_svamod.sv(50)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/X_tick_out
                     input/dsp_unit_svamod.sv(51)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/af_tick_out_pulse
                     input/dsp_unit_svamod.sv(125)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/af_max_latency
                     input/dsp_unit_svamod.sv(135)
                                                        0          0         35         21         56          0           0 off

Covergroup Coverage:
    Covergroups                      1        na        na     0.00%
        Coverpoints/Crosses          1        na        na        na
            Covergroup Bins          2         0         2     0.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cg_dsp_modes 
                                                        0.00%        100          -    ZERO                 
    covered/total bins:                                     0          2          -                      
    missing/total bins:                                     2          2          -                      
    % Hit:                                              0.00%        100          -                      
    Coverpoint cfgbit                                   0.00%        100          -    ZERO                 
        covered/total bins:                                 0          2          -                      
        missing/total bins:                                 2          2          -                      
        % Hit:                                          0.00%        100          -                      
 Covergroup instance \/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cg_dsp_modes_inst  
                                                        0.00%        100          -    ZERO                 
    covered/total bins:                                     0          2          -                      
    missing/total bins:                                     2          2          -                      
    % Hit:                                              0.00%        100          -                      
    Coverpoint cfgbit                                   0.00%        100          -    ZERO                 
        covered/total bins:                                 0          2          -                      
        missing/total bins:                                 2          2          -                      
        % Hit:                                          0.00%        100          -                      
        bin modes[0]                                        0          1          -    ZERO                 
        bin modes[1]                                        0          1          -    ZERO                 

Directive Coverage:
    Directives                       3         0         3     0.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cf_tick_out_pulse 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(126)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cf_max_latency 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(136)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cf_dsp_config 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(168)
                                                                                 0 ZERO      
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/dsp_unit_svamod.sv
    159             1                          1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        998         4       994     0.40%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                   audio0_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                                   audio1_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                            cfg_in           0           0           0           0           0           0           3        0.00 
                                     cfg_reg_in[0]           0           1           0           0           0           0           3       16.66 
                                  cfg_reg_in[1-31]           0           0           0           0           0           0           3        0.00 
                                            clr_in           0           0           0           0           0           0           3        0.00 
                                          level_in           0           0           0           0           0           0           3        0.00 
                                level_reg_in[0-31]           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                           tick_in           0           0           0           0           0           0           3        0.00 
                                          tick_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        167 
Toggled Node Count   =          1 
Untoggled Node Count =        166 

Toggle Coverage      =       0.40% (4 of 998 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/dsp_unit_1
=== Design Unit: work.dsp_unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        998         4       994     0.40%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/dsp_unit_1 --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                   audio0_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                                   audio1_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                            cfg_in           0           0           0           0           0           0           3        0.00 
                                     cfg_reg_in[0]           0           1           0           0           0           0           3       16.66 
                                  cfg_reg_in[1-31]           0           0           0           0           0           0           3        0.00 
                                            clr_in           0           0           0           0           0           0           3        0.00 
                                          level_in           0           0           0           0           0           0           3        0.00 
                                level_reg_in[0-31]           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                           tick_in           0           0           0           0           0           0           3        0.00 
                                          tick_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        167 
Toggled Node Count   =          1 
Untoggled Node Count =        166 

Toggle Coverage      =       0.40% (4 of 998 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE
=== Design Unit: work.cdc_unit_svamod
=================================================================================

Assertion Coverage:
    Assertions                      21        14         7    66.66%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_test_mode_in
                     input/cdc_unit_svamod.sv(47)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_audio0_in
                     input/cdc_unit_svamod.sv(48)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_audio1_in
                     input/cdc_unit_svamod.sv(49)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_tick_in
                     input/cdc_unit_svamod.sv(50)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_play_in
                     input/cdc_unit_svamod.sv(51)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_req_in
                     input/cdc_unit_svamod.sv(52)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_audio0_out
                     input/cdc_unit_svamod.sv(53)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_audio1_out
                     input/cdc_unit_svamod.sv(54)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_tick_out
                     input/cdc_unit_svamod.sv(55)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_play_out
                     input/cdc_unit_svamod.sv(56)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/X_req_out
                     input/cdc_unit_svamod.sv(57)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/mf_tick_pulse
                     input/cdc_unit_svamod.sv(70)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/mf_tick_interval
                     input/cdc_unit_svamod.sv(80)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/mf_play_length
                     input/cdc_unit_svamod.sv(90)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/mf_req_pulse
                     input/cdc_unit_svamod.sv(99)
                                                        0          0          5          5         10          0           0 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/af_reset_sync_01
                     input/cdc_unit_svamod.sv(111)
                                                        0          1          9          0         10          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/af_reset_sync_10
                     input/cdc_unit_svamod.sv(121)
                                                        0          1         55          0         56          0           1 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/af_play_sync
                     input/cdc_unit_svamod.sv(132)
                                                        0         25          0         27         52          0           6 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/af_req_sync
                     input/cdc_unit_svamod.sv(142)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/af_req_out_pulse
                     input/cdc_unit_svamod.sv(153)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/af_audio_sync
                     input/cdc_unit_svamod.sv(165)
                                                        0          0         29         27         56          0           0 off

Directive Coverage:
    Directives                       6         3         3    50.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_reset_sync_01 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(112)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_reset_sync_10 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(122)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_play_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(133)
                                                                                25 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_req_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(143)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_req_out_pulse 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(154)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_audio_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(166)
                                                                                 0 ZERO      
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        642        10       632     1.55%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                   audio0_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                                   audio1_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                            mrst_n           0           1           0           0           0           0           3       16.66 
                                      muxrst_n_out           0           1           0           0           0           0           3       16.66 
                                           play_in           0           0           0           0           0           0           3        0.00 
                                          play_out           0           0           0           0           0           0           3        0.00 
                                            req_in           0           0           0           0           0           0           3        0.00 
                                           req_out           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                      test_mode_in           0           1           0           0           0           0           3       16.66 
                                           tick_in           0           0           0           0           0           0           3        0.00 
                                          tick_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        109 
Toggled Node Count   =          3 
Untoggled Node Count =        106 

Toggle Coverage      =       1.55% (10 of 642 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/cdc_unit_1
=== Design Unit: work.cdc_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        37        24        13    64.86%

================================Branch Details================================

Branch Coverage for instance /audioport_tb/DUT_INSTANCE/cdc_unit_1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/cdc_unit.sv
------------------------------------IF Branch------------------------------------
    49                                      9614     Count coming in to IF
    49              1                       9476     
    53              1                        138     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    61                                         6     Count coming in to IF
    61              1                          3     
    64              1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    73                                         3     Count coming in to IF
    73              1                          2     
    76              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    85                                         3     Count coming in to IF
    85              1                          2     
    89              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    100                                        2     Count coming in to CASE
    101             1                          1     
    106             1                    ***0***     
    113             1                    ***0***     
    118             1                          1     
Branch totals: 2 hits of 4 branches = 50.00%

------------------------------------IF Branch------------------------------------
    102                                        1     Count coming in to IF
    102             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    107                                  ***0***     Count coming in to IF
    107             1                    ***0***     
    109             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    114                                  ***0***     Count coming in to IF
    114             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    123                                        3     Count coming in to IF
    123             1                          2     
    127             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    129                                        1     Count coming in to IF
    129             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    139                                        2     Count coming in to CASE
    140             1                          1     
    146             1                    ***0***     
                                               1     All False Count
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    142                                        1     Count coming in to IF
    142             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    147                                  ***0***     Count coming in to IF
    147             1                    ***0***     
    150             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    158                                        3     Count coming in to IF
    158             1                          2     
    162             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    164                                        1     Count coming in to IF
    164             1                    ***0***     
                                               1     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    172                                        3     Count coming in to IF
    172             1                          2     
    175             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    186                                        3     Count coming in to IF
    186             1                          2     
    189             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       4         0         4     0.00%

================================Condition Details================================

Condition Coverage for instance /audioport_tb/DUT_INSTANCE/cdc_unit_1 --

  File input/cdc_unit.sv
----------------Focused Condition View-------------------
Line       102 Item    1  (tick_in && ~sack)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     tick_in         N  '_1' not hit             Hit '_1'
        sack         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  tick_in_0             -                             
  Row   2:    ***0***  tick_in_1             ~sack                         
  Row   3:    ***0***  sack_0                tick_in                       
  Row   4:    ***0***  sack_1                tick_in                       

----------------Focused Condition View-------------------
Line       129 Item    1  (tick_in && ~sack)
Condition totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     tick_in         N  '_1' not hit             Hit '_1'
        sack         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  tick_in_0             -                             
  Row   2:    ***0***  tick_in_1             ~sack                         
  Row   3:    ***0***  sack_0                tick_in                       
  Row   4:    ***0***  sack_1                tick_in                       


Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      2         0         2     0.00%

================================Expression Details================================

Expression Coverage for instance /audioport_tb/DUT_INSTANCE/cdc_unit_1 --

  File input/cdc_unit.sv
----------------Focused Expression View-----------------
Line       96 Item    1  (~req_ff2 & req_ff3)
Expression totals: 0 of 2 input terms covered = 0.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
     req_ff2         N  No hits                  Hit '_0' and '_1'
     req_ff3         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  req_ff2_0             req_ff3                       
  Row   2:    ***0***  req_ff2_1             req_ff3                       
  Row   3:          1  req_ff3_0             ~req_ff2                      
  Row   4:    ***0***  req_ff3_1             ~req_ff2                      


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       3         1         2    33.33%
    FSM Transitions                 12         0        12     0.00%

================================FSM Details================================

FSM Coverage for instance /audioport_tb/DUT_INSTANCE/cdc_unit_1 --

FSM_ID: tx_state
    Current State Object : tx_state
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 101             TX_IDLE                   0
 106              TX_REQ                   1
 113              TX_ACK                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                 TX_IDLE                   3          
    Uncovered States :
    ------------------
                   State
                   -----
                  TX_REQ
                  TX_ACK
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 103                   0          TX_IDLE -> TX_REQ   
 108                   1          TX_REQ -> TX_ACK    
 124                   2          TX_REQ -> TX_IDLE   
 115                   3          TX_ACK -> TX_IDLE   
 108                   4          TX_IDLE -> TX_REQ -> TX_ACK
 124                   5          TX_IDLE -> TX_REQ -> TX_IDLE
 115                   6          TX_REQ -> TX_ACK -> TX_IDLE
 103                   7          TX_REQ -> TX_IDLE -> TX_REQ
 103                   8          TX_ACK -> TX_IDLE -> TX_REQ
 115                   9          TX_IDLE -> TX_REQ -> TX_ACK -> TX_IDLE
 103                  10          TX_REQ -> TX_ACK -> TX_IDLE -> TX_REQ
 108                  11          TX_ACK -> TX_IDLE -> TX_REQ -> TX_ACK


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   3         1         2    33.33%
        FSM Transitions             12         0        12     0.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      64        52        12    81.25%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/cdc_unit_1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/cdc_unit.sv
    48              1                       9614     
    50              1                       9476     
    51              1                       9476     
    52              1                       9476     
    54              1                        138     
    55              1                        138     
    56              1                        138     
    60              1                          6     
    62              1                          3     
    63              1                          3     
    65              1                          3     
    66              1                          3     
    72              1                          3     
    74              1                          2     
    75              1                          2     
    77              1                          1     
    78              1                          1     
    84              1                          3     
    86              1                          2     
    87              1                          2     
    88              1                          2     
    90              1                          1     
    91              1                          1     
    92              1                          1     
    96              1                          2     
    98              1                          2     
    99              1                          2     
    103             1                    ***0***     
    108             1                    ***0***     
    110             1                    ***0***     
    115             1                    ***0***     
    118             1                          1     
    122             1                          3     
    124             1                          2     
    125             1                          2     
    126             1                          2     
    128             1                          1     
    130             1                    ***0***     
    131             1                    ***0***     
    136             1                          2     
    137             1                          2     
    138             1                          2     
    141             1                          1     
    143             1                    ***0***     
    148             1                    ***0***     
    149             1                    ***0***     
    151             1                    ***0***     
    157             1                          3     
    159             1                          2     
    160             1                          2     
    161             1                          2     
    163             1                          1     
    165             1                    ***0***     
    166             1                    ***0***     
    171             1                          3     
    173             1                          2     
    174             1                          2     
    176             1                          1     
    177             1                          1     
    185             1                          3     
    187             1                          2     
    188             1                          2     
    190             1                          1     
    191             1                          1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1308        14      1294     1.07%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/cdc_unit_1 --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                            ack_r1           0           0           0           0           0           0           3        0.00 
                                            ack_r2           0           0           0           0           0           0           3        0.00 
                                   audio0_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio0_out[0-23]           0           0           0           0           0           0           3        0.00 
                                   audio1_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio1_out[0-23]           0           0           0           0           0           0           3        0.00 
                                            mrst_n           0           1           0           0           0           0           3       16.66 
                                      muxrst_n_out           0           1           0           0           0           0           3       16.66 
                                          play_ff1           0           0           0           0           0           0           3        0.00 
                                          play_ff2           0           0           0           0           0           0           3        0.00 
                                           play_in           0           0           0           0           0           0           3        0.00 
                                          play_out           0           0           0           0           0           0           3        0.00 
                                           req_ff1           0           0           0           0           0           0           3        0.00 
                                           req_ff2           0           0           0           0           0           0           3        0.00 
                                           req_ff3           0           0           0           0           0           0           3        0.00 
                                            req_in           0           0           0           0           0           0           3        0.00 
                                           req_out           0           0           0           0           0           0           3        0.00 
                                            req_r1           0           0           0           0           0           0           3        0.00 
                                            req_r2           0           0           0           0           0           0           3        0.00 
                                         reset_ff1           0           1           0           0           0           0           3       16.66 
                                         reset_ff2           0           1           0           0           0           0           3       16.66 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                     rx_next_state               ENUM type       Value       Count 
                                                                   RX_IDLE           0        0.00 
                                                                    RX_ACK           0        0.00 
                                       rx_r1[0-23]           0           0           0           0           0           0           3        0.00 
                                       rx_r2[0-23]           0           0           0           0           0           0           3        0.00 
                                          rx_state               ENUM type       Value       Count 
                                                                   RX_IDLE           0        0.00 
                                                                    RX_ACK           0        0.00 
                                              sack           0           0           0           0           0           0           3        0.00 
                                              sreq           0           0           0           0           0           0           3        0.00 
                                      test_mode_in           0           1           0           0           0           0           3       16.66 
                                           tick_in           0           0           0           0           0           0           3        0.00 
                                          tick_out           0           0           0           0           0           0           3        0.00 
                                     tx_next_state               ENUM type       Value       Count 
                                                                   TX_IDLE           0        0.00 
                                                                    TX_REQ           0        0.00 
                                                                    TX_ACK           0        0.00 
                                       tx_r1[0-23]           0           0           0           0           0           0           3        0.00 
                                       tx_r2[0-23]           0           0           0           0           0           0           3        0.00 
                                          tx_state               ENUM type       Value       Count 
                                                                   TX_IDLE           0        0.00 
                                                                    TX_REQ           0        0.00 
                                                                    TX_ACK           0        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        229 
Toggled Node Count   =          4 
Untoggled Node Count =        225 

Toggle Coverage      =       1.07% (14 of 1308 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE
=== Design Unit: work.i2s_unit_svamod
=================================================================================

Assertion Coverage:
    Assertions                      36        21        15    58.33%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_play_in
                     input/i2s_unit_svamod.sv(50)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_audio0_in
                     input/i2s_unit_svamod.sv(51)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_audio1_in
                     input/i2s_unit_svamod.sv(52)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_tick_in
                     input/i2s_unit_svamod.sv(53)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_req_out
                     input/i2s_unit_svamod.sv(54)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_sck_out
                     input/i2s_unit_svamod.sv(55)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_ws_out
                     input/i2s_unit_svamod.sv(56)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_sdo_out
                     input/i2s_unit_svamod.sv(57)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_mode_reg
                     input/i2s_unit_svamod.sv(59)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_audio_data_reg
                     input/i2s_unit_svamod.sv(60)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_shift_reg
                     input/i2s_unit_svamod.sv(61)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_counter_reg
                     input/i2s_unit_svamod.sv(62)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_next_mode_logic
                     input/i2s_unit_svamod.sv(63)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_audio_data_logic
                     input/i2s_unit_svamod.sv(64)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_req_out_logic
                     input/i2s_unit_svamod.sv(65)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_shift_logic
                     input/i2s_unit_svamod.sv(66)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/X_counter_logic
                     input/i2s_unit_svamod.sv(67)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_req_out_pulse
                     input/i2s_unit_svamod.sv(116)
                                                        0          0          5          5         10          0           0 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_sck_start
                     input/i2s_unit_svamod.sv(128)
                                                        0          0          5          5         10          0           0 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_req_sck_align
                     input/i2s_unit_svamod.sv(138)
                                                        0          0          5          5         10          0           0 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_req_out_seen
                     input/i2s_unit_svamod.sv(148)
                                                        0          0          5          5         10          0           0 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_sck_wave
                     input/i2s_unit_svamod.sv(158)
                                                        0          0          5          5         10          0           0 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_sck_last
                     input/i2s_unit_svamod.sv(168)
                                                        0          0          5          5         10          0           0 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_ws_change
                     input/i2s_unit_svamod.sv(178)
                                                        0          0          5          5         10          0           0 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_ws_wave
                     input/i2s_unit_svamod.sv(188)
                                                        0          0       4000          5       4005          0           5 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_sdo_change
                     input/i2s_unit_svamod.sv(198)
                                                        0          0          5          5         10          0           0 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/ar_mode_transition
                     input/i2s_unit_svamod.sv(217)
                                                        0          0          5          5         10          0           0 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/ar_mode_standby_outputs
                     input/i2s_unit_svamod.sv(227)
                                                        0          5       4000          5       4010          0           2 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/ar_audio_data_load_enable
                     input/i2s_unit_svamod.sv(237)
                                                        0          0          5          5         10          0           0 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/ar_audio_data_zero
                     input/i2s_unit_svamod.sv(247)
                                                        0          5       4000          5       4010          0           2 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/ar_shift_reg_load
                     input/i2s_unit_svamod.sv(257)
                                                        0          0          5          5         10          0           0 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/ar_first_sample_zero
                     input/i2s_unit_svamod.sv(267)
                                                        0          0          5          5         10          0           0 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/ar_shift_reg_zero
                     input/i2s_unit_svamod.sv(277)
                                                        0          5       4000          5       4010          0           2 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/ar_counter_reg_reset
                     input/i2s_unit_svamod.sv(287)
                                                        0          0          5          5         10          0           0 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/af_sdo_out_conn
                     input/i2s_unit_svamod.sv(297)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/ar_shift_operation_timing
                     input/i2s_unit_svamod.sv(307)
                                                        0          0          5          5         10          0           0 off

Directive Coverage:
    Directives                      19         4        15    21.05%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_req_out_pulse 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(117)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sck_start 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(129)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_req_sck_align 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(139)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_req_out_seen 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(149)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sck_wave 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(159)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sck_last 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(169)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_ws_change 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(179)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_ws_wave 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(189)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sdo_change 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(199)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_mode_transition 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(218)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_mode_standby_outputs 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(228)
                                                                                 5 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_audio_data_load_enable 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(238)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_audio_data_zero 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(248)
                                                                                 5 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_shift_reg_load 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(258)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_first_sample_zero 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(268)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_shift_reg_zero 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(278)
                                                                                 5 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_counter_reg_reset 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(288)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sdo_out_conn 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(298)
                                                                                 5 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_shift_operation_timing 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(308)
                                                                                 0 ZERO      
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        998         3       995     0.30%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                   audio0_in[0-23]           0           0           0           0           0           0           3        0.00 
                                   audio1_in[0-23]           0           0           0           0           0           0           3        0.00 
                                  audio_data_logic           0           0           0           0           0           0           3        0.00 
                              audio_data_reg[0-47]           0           0           0           0           0           0           3        0.00 
                                     counter_logic           0           0           0           0           0           0           3        0.00 
                                  counter_reg[0-8]           0           0           0           0           0           0           3        0.00 
                                          mode_reg           0           0           0           0           0           0           3        0.00 
                                   next_mode_logic           0           0           0           0           0           0           3        0.00 
                                           play_in           0           0           0           0           0           0           3        0.00 
                                           req_out           0           0           0           0           0           0           3        0.00 
                                     req_out_logic           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                           sck_out           0           0           0           0           0           0           3        0.00 
                                           sdo_out           0           0           0           0           0           0           3        0.00 
                                       shift_logic           0           0           0           0           0           0           3        0.00 
                                   shift_reg[0-47]           0           0           0           0           0           0           3        0.00 
                                           tick_in           0           0           0           0           0           0           3        0.00 
                                            ws_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        167 
Toggled Node Count   =          1 
Untoggled Node Count =        166 

Toggle Coverage      =       0.30% (3 of 998 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/i2s_unit_1
=== Design Unit: work.i2s_unit(rtl)
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        27        10        17    37.03%

================================Branch Details================================

Branch Coverage for instance /audioport_tb/DUT_INSTANCE/i2s_unit_1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/i2s_unit.vhd
------------------------------------IF Branch------------------------------------
    49                                         2     Count coming in to IF
    49              1                    ***0***     
    49              2                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    50                                         2     Count coming in to IF
    50              1                    ***0***     
    50              2                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    53                                         3     Count coming in to IF
    53              1                    ***0***     
    53              2                          3     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    55                                         3     Count coming in to IF
    55              1                    ***0***     
    56              1                    ***0***     
    57              1                          3     
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    59                                         4     Count coming in to IF
    59              1                    ***0***     
    59              2                          4     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    60                                         3     Count coming in to IF
    60              1                    ***0***     
    62              1                    ***0***     
    62              2                          3     
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    63                                         2     Count coming in to IF
    63              1                    ***0***     
    63              2                          2     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    67                                         3     Count coming in to IF
    67              1                          2     
    72              1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    74                                         1     Count coming in to IF
    74              1                          1     
    78              1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    79                                   ***0***     Count coming in to IF
    79              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    82                                   ***0***     Count coming in to IF
    82              1                    ***0***     
    84              1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    87                                   ***0***     Count coming in to IF
    87              1                    ***0***     
    89              1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                      25         0        25     0.00%

================================Condition Details================================

Condition Coverage for instance /audioport_tb/DUT_INSTANCE/i2s_unit_1 --

  File input/i2s_unit.vhd
----------------Focused Condition View-------------------
Line       49 Item    1  ((mode_reg = '1') and (counter_reg(2 DOWNTO 0) < "100"))
Condition totals: 0 of 2 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
                   (mode_reg = '1')         N  '_1' not hit             Hit '_1'
  (counter_reg(2 DOWNTO 0) < "100")         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:          1  (mode_reg = '1')_0                   -                             
  Row   2:    ***0***  (mode_reg = '1')_1                   (counter_reg(2 DOWNTO 0) < "100")
  Row   3:    ***0***  (counter_reg(2 DOWNTO 0) < "100")_0  (mode_reg = '1')              
  Row   4:    ***0***  (counter_reg(2 DOWNTO 0) < "100")_1  (mode_reg = '1')              

----------------Focused Condition View-------------------
Line       50 Item    1  (((mode_reg = '1') and (counter_reg >= 188)) and (counter_reg <= 379))
Condition totals: 0 of 3 input terms covered = 0.00%

            Input Term   Covered  Reason for no coverage   Hint
           -----------  --------  -----------------------  --------------
      (mode_reg = '1')         N  '_1' not hit             Hit '_1'
  (counter_reg >= 188)         N  No hits                  Hit '_0' and '_1'
  (counter_reg <= 379)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target              Non-masking condition(s)      
 ---------  ---------  --------------------    -------------------------     
  Row   1:          1  (mode_reg = '1')_0      -                             
  Row   2:    ***0***  (mode_reg = '1')_1      (counter_reg <= 379) && (counter_reg >= 188)
  Row   3:    ***0***  (counter_reg >= 188)_0  (mode_reg = '1')              
  Row   4:    ***0***  (counter_reg >= 188)_1  (counter_reg <= 379) && (mode_reg = '1')
  Row   5:    ***0***  (counter_reg <= 379)_0  ((mode_reg = '1') and (counter_reg >= 188))
  Row   6:    ***0***  (counter_reg <= 379)_1  ((mode_reg = '1') and (counter_reg >= 188))

----------------Focused Condition View-------------------
Line       53 Item    1  (((mode_reg = '1') and (play_in = '1')) and (counter_reg = 3))
Condition totals: 0 of 3 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
   (mode_reg = '1')         N  '_1' not hit             Hit '_1'
    (play_in = '1')         N  No hits                  Hit '_0' and '_1'
  (counter_reg = 3)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (mode_reg = '1')_0    -                             
  Row   2:    ***0***  (mode_reg = '1')_1    (counter_reg = 3) && (play_in = '1')
  Row   3:    ***0***  (play_in = '1')_0     (mode_reg = '1')              
  Row   4:    ***0***  (play_in = '1')_1     (counter_reg = 3) && (mode_reg = '1')
  Row   5:    ***0***  (counter_reg = 3)_0   ((mode_reg = '1') and (play_in = '1'))
  Row   6:    ***0***  (counter_reg = 3)_1   ((mode_reg = '1') and (play_in = '1'))

----------------Focused Condition View-------------------
Line       55 Item    1  ((mode_reg = '0') and (play_in = '1'))
Condition totals: 0 of 2 input terms covered = 0.00%

        Input Term   Covered  Reason for no coverage   Hint
       -----------  --------  -----------------------  --------------
  (mode_reg = '0')         N  '_1' not hit             Hit '_1'
   (play_in = '1')         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (mode_reg = '0')_0    -                             
  Row   2:    ***0***  (mode_reg = '0')_1    (play_in = '1')               
  Row   3:          1  (play_in = '1')_0     (mode_reg = '0')              
  Row   4:    ***0***  (play_in = '1')_1     (mode_reg = '0')              

----------------Focused Condition View-------------------
Line       56 Item    1  ((((mode_reg = '1') and (play_in = '0')) and (counter_reg = 7)) and (shift_reg = "000000000000000000000000000000000000000000000000"))
Condition totals: 0 of 4 input terms covered = 0.00%

                                                        Input Term   Covered  Reason for no coverage   Hint
                                                       -----------  --------  -----------------------  --------------
                                                  (mode_reg = '1')         N  '_1' not hit             Hit '_1'
                                                   (play_in = '0')         N  No hits                  Hit '_0' and '_1'
                                                 (counter_reg = 7)         N  No hits                  Hit '_0' and '_1'
  (shift_reg = "000000000000000000000000000000000000000000000000")         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                                                          Non-masking condition(s)      
 ---------  ---------  --------------------                                                -------------------------     
  Row   1:          1  (mode_reg = '1')_0                                                  -                             
  Row   2:    ***0***  (mode_reg = '1')_1                                                  (shift_reg = "000000000000000000000000000000000000000000000000") && (counter_reg = 7) && (play_in = '0')
  Row   3:    ***0***  (play_in = '0')_0                                                   (mode_reg = '1')              
  Row   4:    ***0***  (play_in = '0')_1                                                   (shift_reg = "000000000000000000000000000000000000000000000000") && (counter_reg = 7) && (mode_reg = '1')
  Row   5:    ***0***  (counter_reg = 7)_0                                                 ((mode_reg = '1') and (play_in = '0'))
  Row   6:    ***0***  (counter_reg = 7)_1                                                 (shift_reg = "000000000000000000000000000000000000000000000000") && ((mode_reg = '1') and (play_in = '0'))
  Row   7:    ***0***  (shift_reg = "000000000000000000000000000000000000000000000000")_0  (((mode_reg = '1') and (play_in = '0')) and (counter_reg = 7))
  Row   8:    ***0***  (shift_reg = "000000000000000000000000000000000000000000000000")_1  (((mode_reg = '1') and (play_in = '0')) and (counter_reg = 7))

----------------Focused Condition View-------------------
Line       59 Item    1  (((tick_in = '1') and (play_in = '1')) and (counter_reg = 4))
Condition totals: 0 of 3 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
    (tick_in = '1')         N  '_1' not hit             Hit '_1'
    (play_in = '1')         N  No hits                  Hit '_0' and '_1'
  (counter_reg = 4)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (tick_in = '1')_0     -                             
  Row   2:    ***0***  (tick_in = '1')_1     (counter_reg = 4) && (play_in = '1')
  Row   3:    ***0***  (play_in = '1')_0     (tick_in = '1')               
  Row   4:    ***0***  (play_in = '1')_1     (counter_reg = 4) && (tick_in = '1')
  Row   5:    ***0***  (counter_reg = 4)_0   ((tick_in = '1') and (play_in = '1'))
  Row   6:    ***0***  (counter_reg = 4)_1   ((tick_in = '1') and (play_in = '1'))

----------------Focused Condition View-------------------
Line       60 Item    1  (((mode_reg = '1') and (counter_reg > 3)) and (counter_reg(2 DOWNTO 0) = "011"))
Condition totals: 0 of 3 input terms covered = 0.00%

                         Input Term   Covered  Reason for no coverage   Hint
                        -----------  --------  -----------------------  --------------
                   (mode_reg = '1')         N  '_1' not hit             Hit '_1'
                  (counter_reg > 3)         N  No hits                  Hit '_0' and '_1'
  (counter_reg(2 DOWNTO 0) = "011")         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target                           Non-masking condition(s)      
 ---------  ---------  --------------------                 -------------------------     
  Row   1:          1  (mode_reg = '1')_0                   -                             
  Row   2:    ***0***  (mode_reg = '1')_1                   (counter_reg(2 DOWNTO 0) = "011") && (counter_reg > 3)
  Row   3:    ***0***  (counter_reg > 3)_0                  (mode_reg = '1')              
  Row   4:    ***0***  (counter_reg > 3)_1                  (counter_reg(2 DOWNTO 0) = "011") && (mode_reg = '1')
  Row   5:    ***0***  (counter_reg(2 DOWNTO 0) = "011")_0  ((mode_reg = '1') and (counter_reg > 3))
  Row   6:    ***0***  (counter_reg(2 DOWNTO 0) = "011")_1  ((mode_reg = '1') and (counter_reg > 3))

----------------Focused Condition View-------------------
Line       62 Item    1  (((mode_reg = '1') and (play_in = '0')) and (counter_reg = 3))
Condition totals: 0 of 3 input terms covered = 0.00%

         Input Term   Covered  Reason for no coverage   Hint
        -----------  --------  -----------------------  --------------
   (mode_reg = '1')         N  '_1' not hit             Hit '_1'
    (play_in = '0')         N  No hits                  Hit '_0' and '_1'
  (counter_reg = 3)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (mode_reg = '1')_0    -                             
  Row   2:    ***0***  (mode_reg = '1')_1    (counter_reg = 3) && (play_in = '0')
  Row   3:    ***0***  (play_in = '0')_0     (mode_reg = '1')              
  Row   4:    ***0***  (play_in = '0')_1     (counter_reg = 3) && (mode_reg = '1')
  Row   5:    ***0***  (counter_reg = 3)_0   ((mode_reg = '1') and (play_in = '0'))
  Row   6:    ***0***  (counter_reg = 3)_1   ((mode_reg = '1') and (play_in = '0'))

----------------Focused Condition View-------------------
Line       63 Item    1  ((mode_reg = '1') and (counter_reg = 383))
Condition totals: 0 of 2 input terms covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
     (mode_reg = '1')         N  '_1' not hit             Hit '_1'
  (counter_reg = 383)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:          1  (mode_reg = '1')_0     -                             
  Row   2:    ***0***  (mode_reg = '1')_1     (counter_reg = 383)           
  Row   3:    ***0***  (counter_reg = 383)_0  (mode_reg = '1')              
  Row   4:    ***0***  (counter_reg = 383)_1  (mode_reg = '1')              


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      22        17         5    77.27%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/i2s_unit_1 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/i2s_unit.vhd
    48              1                          2     
    49              1                          2     
    50              1                          2     
    51              1                          2     
    53              1                          3     
    58              1                          3     
    59              1                          4     
    62              1                          3     
    63              1                          2     
    68              1                          2     
    69              1                          2     
    70              1                          2     
    71              1                          2     
    73              1                          1     
    75              1                          1     
    76              1                          1     
    77              1                          1     
    80              1                    ***0***     
    83              1                    ***0***     
    85              1                    ***0***     
    88              1                    ***0***     
    90              1                    ***0***     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        998         3       995     0.30%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/i2s_unit_1 --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                   audio0_in(0-23)           0           0           0           0           0           0           3        0.00 
                                   audio1_in(0-23)           0           0           0           0           0           0           3        0.00 
                                  audio_data_logic           0           0           0           0           0           0           3        0.00 
                              audio_data_reg(0-47)           0           0           0           0           0           0           3        0.00 
                                     counter_logic           0           0           0           0           0           0           3        0.00 
                                  counter_reg(0-8)           0           0           0           0           0           0           3        0.00 
                                          mode_reg           0           0           0           0           0           0           3        0.00 
                                   next_mode_logic           0           0           0           0           0           0           3        0.00 
                                           play_in           0           0           0           0           0           0           3        0.00 
                                           req_out           0           0           0           0           0           0           3        0.00 
                                     req_out_logic           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                           sck_out           0           0           0           0           0           0           3        0.00 
                                           sdo_out           0           0           0           0           0           0           3        0.00 
                                       shift_logic           0           0           0           0           0           0           3        0.00 
                                   shift_reg(0-47)           0           0           0           0           0           0           3        0.00 
                                           tick_in           0           0           0           0           0           0           3        0.00 
                                            ws_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        167 
Toggled Node Count   =          1 
Untoggled Node Count =        166 

Toggle Coverage      =       0.30% (3 of 998 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE/CHECKER_MODULE
=== Design Unit: work.audioport_svamod
=================================================================================

Assertion Coverage:
    Assertions                      48        41         7    85.41%
--------------------------------------------------------------------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass     Vacuous    Disable    Attempt     Active Peak Active ATV
                                                  Count        Count    Count      Count      Count       Count  Count          
--------------------------------------------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_PSEL
                     input/audioport_svamod.sv(78)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_PENABLE
                     input/audioport_svamod.sv(79)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_PWRITE
                     input/audioport_svamod.sv(80)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_PADDR
                     input/audioport_svamod.sv(81)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_PWDATA
                     input/audioport_svamod.sv(82)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_PRDATA
                     input/audioport_svamod.sv(83)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_PREADY
                     input/audioport_svamod.sv(84)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_PSLVERR
                     input/audioport_svamod.sv(85)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_irq_out
                     input/audioport_svamod.sv(86)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_test_mode_in
                     input/audioport_svamod.sv(87)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_scan_en_in
                     input/audioport_svamod.sv(88)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_sck_out
                     input/audioport_svamod.sv(90)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_ws_out
                     input/audioport_svamod.sv(91)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_sdo_out
                     input/audioport_svamod.sv(92)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_tick
                     input/audioport_svamod.sv(93)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_play
                     input/audioport_svamod.sv(94)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_req
                     input/audioport_svamod.sv(95)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_cfg
                     input/audioport_svamod.sv(96)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_level
                     input/audioport_svamod.sv(97)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_clr
                     input/audioport_svamod.sv(98)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_audio0
                     input/audioport_svamod.sv(99)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_audio1
                     input/audioport_svamod.sv(100)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_daudio0
                     input/audioport_svamod.sv(101)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_daudio1
                     input/audioport_svamod.sv(102)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_dtick
                     input/audioport_svamod.sv(103)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_cfg_reg
                     input/audioport_svamod.sv(104)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_level_reg
                     input/audioport_svamod.sv(105)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_dsp_regs
                     input/audioport_svamod.sv(106)
                                                        0         35          0         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_mtick
                     input/audioport_svamod.sv(107)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_mplay
                     input/audioport_svamod.sv(108)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_mreq
                     input/audioport_svamod.sv(109)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_maudio0
                     input/audioport_svamod.sv(110)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/X_maudio1
                     input/audioport_svamod.sv(111)
                                                        0          5          0          5         10          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_reset
                     input/apb_assumes.svh(10)          0         42         71          0        113          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_psel_1
                     input/apb_assumes.svh(22)          0          4         31         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_psel_0
                     input/apb_assumes.svh(35)          0         31          4         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_psel_before_penable
                     input/apb_assumes.svh(47)          0          2         33         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_penable_fall
                     input/apb_assumes.svh(58)          0          2         33         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_penable_hold
                     input/apb_assumes.svh(69)          0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_bus_hold
                     input/apb_assumes.svh(80)          0          2         33         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_apb_access
                     input/apb_assumes.svh(101)
                                                        0          2         33         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_paddr_align
                     input/apb_assumes.svh(112)
                                                        0          4         31         21         56          0           1 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_start_stop_interval
                     input/audioport_svamod.sv(126)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/mf_clear_rule
                     input/audioport_svamod.sv(135)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/af_irq_out_rise
                     input/audioport_svamod.sv(144)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/af_enter_play_mode
                     input/audioport_svamod.sv(153)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/af_enter_standby_mode
                     input/audioport_svamod.sv(162)
                                                        0          0         35         21         56          0           0 off
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/ar_data_roundtrip
                     input/audioport_svamod.sv(179)
                                                        0          0          5          5         10          0           0 off

Covergroup Coverage:
    Covergroups                      1        na        na     0.00%
        Coverpoints/Crosses          1        na        na        na
            Covergroup Bins          2         0         2     0.00%
----------------------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal       Bins    Status               
                                                                                                         
----------------------------------------------------------------------------------------------------------
 TYPE /audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cg_active_config 
                                                        0.00%        100          -    ZERO                 
    covered/total bins:                                     0          2          -                      
    missing/total bins:                                     2          2          -                      
    % Hit:                                              0.00%        100          -                      
    Coverpoint configs                                  0.00%        100          -    ZERO                 
        covered/total bins:                                 0          2          -                      
        missing/total bins:                                 2          2          -                      
        % Hit:                                          0.00%        100          -                      
 Covergroup instance \/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cg_active_config_inst  
                                                        0.00%        100          -    ZERO                 
    covered/total bins:                                     0          2          -                      
    missing/total bins:                                     2          2          -                      
    % Hit:                                              0.00%        100          -                      
    Coverpoint configs                                  0.00%        100          -    ZERO                 
        covered/total bins:                                 0          2          -                      
        missing/total bins:                                 2          2          -                      
        % Hit:                                          0.00%        100          -                      
        bin cfgmodes[0]                                     0          1          -    ZERO                 
        bin cfgmodes[1]                                     0          1          -    ZERO                 

Directive Coverage:
    Directives                       5         0         5     0.00%

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_irq_out_rise 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(145)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_enter_play_mode 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(154)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_enter_standby_mode 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(163)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cr_data_roundtrip 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(181)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_active_config 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(204)
                                                                                 0 ZERO      
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for instance /audioport_tb/DUT_INSTANCE/CHECKER_MODULE --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File input/audioport_svamod.sv
    197             1                          1     
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1696       147      1549     8.66%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE/CHECKER_MODULE --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                      PRDATA[1-31]           0           0           0           0           0           0           3        0.00 
                                            PREADY           0           0           0           0           0           0           3        0.00 
                                           PSLVERR           0           0           0           0           0           0           3        0.00 
                                      audio0[0-23]           0           0           0           0           0           0           3        0.00 
                                      audio1[0-23]           0           0           0           0           0           0           3        0.00 
                                               cfg           0           0           0           0           0           0           3        0.00 
                                        cfg_reg[0]           0           1           0           0           0           0           3       16.66 
                                     cfg_reg[1-31]           0           0           0           0           0           0           3        0.00 
                                               clr           0           0           0           0           0           0           3        0.00 
                                     daudio0[0-23]           0           0           0           0           0           0           3        0.00 
                                     daudio1[0-23]           0           0           0           0           0           0           3        0.00 
                                             dtick           0           0           0           0           0           0           3        0.00 
                                           irq_out           0           0           0           0           0           0           3        0.00 
                                             level           0           0           0           0           0           0           3        0.00 
                                   level_reg[0-31]           0           0           0           0           0           0           3        0.00 
                                     maudio0[0-23]           0           0           0           0           0           0           3        0.00 
                                     maudio1[0-23]           0           0           0           0           0           0           3        0.00 
                                             mplay           0           0           0           0           0           0           3        0.00 
                                              mreq           0           0           0           0           0           0           3        0.00 
                                             mtick           0           0           0           0           0           0           3        0.00 
                                          muxrst_n           0           1           0           0           0           0           3       16.66 
                                              play           0           0           0           0           0           0           3        0.00 
                                               req           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                        scan_en_in           0           1           0           0           0           0           3       16.66 
                                           sck_out           0           0           0           0           0           0           3        0.00 
                                           sdo_out           0           0           0           0           0           0           3        0.00 
                                      test_mode_in           0           1           0           0           0           0           3       16.66 
                                              tick           0           0           0           0           0           0           3        0.00 
                                            ws_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        330 
Toggled Node Count   =         71 
Untoggled Node Count =        259 

Toggle Coverage      =       8.66% (147 of 1696 bins)

=================================================================================
=== Instance: /audioport_tb/DUT_INSTANCE
=== Design Unit: work.audioport
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1696       147      1549     8.66%

================================Toggle Details================================

Toggle Coverage for instance /audioport_tb/DUT_INSTANCE --

                                              Node      1H->0L      0L->1H       0L->Z       Z->0L       1H->Z       Z->H1     ExtMode  "Coverage"
                                              ---------------------------------------------------------------------------------------------------
                                      PRDATA[1-31]           0           0           0           0           0           0           3        0.00 
                                            PREADY           0           0           0           0           0           0           3        0.00 
                                           PSLVERR           0           0           0           0           0           0           3        0.00 
                                      audio0[0-23]           0           0           0           0           0           0           3        0.00 
                                      audio1[0-23]           0           0           0           0           0           0           3        0.00 
                                               cfg           0           0           0           0           0           0           3        0.00 
                                        cfg_reg[0]           0           1           0           0           0           0           3       16.66 
                                     cfg_reg[1-31]           0           0           0           0           0           0           3        0.00 
                                               clr           0           0           0           0           0           0           3        0.00 
                                     daudio0[0-23]           0           0           0           0           0           0           3        0.00 
                                     daudio1[0-23]           0           0           0           0           0           0           3        0.00 
                                             dtick           0           0           0           0           0           0           3        0.00 
                                           irq_out           0           0           0           0           0           0           3        0.00 
                                             level           0           0           0           0           0           0           3        0.00 
                                   level_reg[0-31]           0           0           0           0           0           0           3        0.00 
                                     maudio0[0-23]           0           0           0           0           0           0           3        0.00 
                                     maudio1[0-23]           0           0           0           0           0           0           3        0.00 
                                             mplay           0           0           0           0           0           0           3        0.00 
                                              mreq           0           0           0           0           0           0           3        0.00 
                                             mtick           0           0           0           0           0           0           3        0.00 
                                          muxrst_n           0           1           0           0           0           0           3       16.66 
                                              play           0           0           0           0           0           0           3        0.00 
                                               req           0           0           0           0           0           0           3        0.00 
                                             rst_n           0           1           0           0           0           0           3       16.66 
                                        scan_en_in           0           1           0           0           0           0           3       16.66 
                                           sck_out           0           0           0           0           0           0           3        0.00 
                                           sdo_out           0           0           0           0           0           0           3        0.00 
                                      test_mode_in           0           1           0           0           0           0           3       16.66 
                                              tick           0           0           0           0           0           0           3        0.00 
                                            ws_out           0           0           0           0           0           0           3        0.00 

========
(n*) - Number was not used in coverage calculations performed by extended toggle algorithms.

Extended Toggle Coverage Calculation Criteria:
-----------------------------------------------
	ExtMode 1: 0L->1H & 1H->0L & any one 'Z' transition (to/from 'Z').
	ExtMode 2: 0L->1H & 1H->0L & one transition to 'Z' & one transition from 'Z'.
	ExtMode 3: 0L->1H & 1H->0L & all 'Z' transitions.
========

Total Node Count     =        330 
Toggled Node Count   =         71 
Untoggled Node Count =        259 

Toggle Coverage      =       8.66% (147 of 1696 bins)


TOTAL COVERGROUP COVERAGE: 11.25%  COVERGROUP TYPES: 4

DIRECTIVE COVERAGE:
--------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Hits Status    
                                         Unit   UnitType                                     
--------------------------------------------------------------------------------------------
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_pready_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(167)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_pslverr_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(177)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_prdata_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(187)
                                                                                31 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_clr_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(197)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_clr_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(207)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_cfg_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(217)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_cfg_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(227)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_start_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(237)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_valid_start_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(247)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_stop_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(257)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_valid_stop_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(267)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_level_out_pulse 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(277)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_level_out_valid_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(287)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_tick_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(297)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_tick_out_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(307)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_tick_out_low 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(317)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_fifo_drain 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(330)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_rise_first 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(340)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_high 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(352)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(362)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_irq_out_down 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(372)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_cfg_reg_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(382)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cf_level_reg_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(392)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_pslverr 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(9)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_pready 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(19)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rindex_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(29)
                                                                                 4 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rindex_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(39)
                                                                                31 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_index_range 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(49)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_apbwrite_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(59)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_apbwrite_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(69)
                                                                                34 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_apbread_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(79)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_apbread_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(89)
                                                                                34 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rbank_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(99)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_status_reg_play 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(109)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_status_reg_standby 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(119)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rbank_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(129)
                                                                                34 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_cfg_reg_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(139)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_level_reg_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(149)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_dsp_regs_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(159)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ldata_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(170)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ldata_r_failed_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(180)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ldata_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(190)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lhead_r_inc 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(200)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lhead_r_loop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(210)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lhead_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(220)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(230)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_off_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(240)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_off_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(250)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_llooped_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(260)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_inc_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(270)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_inc_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(280)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_loop_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(290)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_loop_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(300)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_ltail_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(311)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lempty_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(321)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lempty_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(331)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfull_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(341)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfull_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(351)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfifo_output_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(361)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_lfifo_output_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(371)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rdata_r_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(383)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rdata_r_failed_write 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(393)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rdata_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(403)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rhead_r_inc 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(413)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rhead_r_loop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(423)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rhead_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(433)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rlooped_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(443)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rlooped_r_off_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(453)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rlooped_r_off_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(463)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rlooped_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(473)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rtail_r_inc_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(483)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rtail_r_inc_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(493)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rtail_r_loop_1 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(503)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rtail_r_loop_2 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(513)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rtail_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(524)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rempty_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(534)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rempty_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(544)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rfull_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(554)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rfull_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(564)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rfifo_output_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(574)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_rfifo_output_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(584)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_rbank 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(597)
                                                                                 4 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_lfifo 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(607)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_rfifo 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(617)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_prdata_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(627)
                                                                                31 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_r_rise 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(637)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_r_fall 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(647)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(657)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_play_out_state 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(667)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_clr_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(677)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_clr_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(687)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_clr_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(697)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_cfg_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(707)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_cfg_out_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(717)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_start_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(727)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_start_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(737)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_stop_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(747)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_stop_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(757)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_level_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(767)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_level_out_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(777)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irqack_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(787)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irqack_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(797)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_tick_out_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(807)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_tick_out_of 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(817)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_req_r_on 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(827)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_req_r_off 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(837)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_rise 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(847)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_fall_stop 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(857)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_fall_irqack 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(867)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_r_stable 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(877)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/cr_irq_out 
                                         control_unit_svamod Verilog  SVA  input/control_unit_wba.svh(887)
                                                                                35 Covered   
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[105]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[104]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[103]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[102]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[101]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[100]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[99]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[98]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[97]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[96]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[95]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[94]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[93]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[92]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[91]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[90]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[89]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[88]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[87]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[86]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[85]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[84]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[83]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[82]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[81]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[80]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[79]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[78]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[77]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[76]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[75]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[74]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[73]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[72]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[71]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[70]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[69]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[68]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[67]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[66]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[65]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[64]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[63]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[62]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[61]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[60]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[59]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[58]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[57]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[56]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[55]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[54]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[53]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[52]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[51]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[50]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[49]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[48]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[47]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[46]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[45]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[44]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[43]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[42]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[41]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[40]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[39]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[38]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[37]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[36]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[35]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[34]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[33]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[32]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[31]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[30]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[29]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[28]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[27]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[26]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[25]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[24]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[23]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[22]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[21]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[20]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[19]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[18]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[17]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[16]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[15]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[14]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[13]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[12]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[11]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[10]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[9]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[8]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[7]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[6]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[5]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[4]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[3]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[2]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[1]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/control_unit_1/CHECKER_MODULE/genblk1[0]/cf_dsp_regs_drv 
                                         control_unit_svamod Verilog  SVA  input/control_unit_svamod.sv(403)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cf_tick_out_pulse 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(126)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cf_max_latency 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(136)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/dsp_unit_1/CHECKER_MODULE/cf_dsp_config 
                                         dsp_unit_svamod Verilog  SVA  input/dsp_unit_svamod.sv(168)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_reset_sync_01 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(112)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_reset_sync_10 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(122)
                                                                                 1 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_play_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(133)
                                                                                25 Covered   
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_req_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(143)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_req_out_pulse 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(154)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/cdc_unit_1/CHECKER_MODULE/cf_audio_sync 
                                         cdc_unit_svamod Verilog  SVA  input/cdc_unit_svamod.sv(166)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_req_out_pulse 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(117)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sck_start 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(129)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_req_sck_align 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(139)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_req_out_seen 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(149)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sck_wave 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(159)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sck_last 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(169)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_ws_change 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(179)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_ws_wave 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(189)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sdo_change 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(199)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_mode_transition 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(218)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_mode_standby_outputs 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(228)
                                                                                 5 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_audio_data_load_enable 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(238)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_audio_data_zero 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(248)
                                                                                 5 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_shift_reg_load 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(258)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_first_sample_zero 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(268)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_shift_reg_zero 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(278)
                                                                                 5 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_counter_reg_reset 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(288)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cf_sdo_out_conn 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(298)
                                                                                 5 Covered   
/audioport_tb/DUT_INSTANCE/i2s_unit_1/CHECKER_MODULE/cr_shift_operation_timing 
                                         i2s_unit_svamod Verilog  SVA  input/i2s_unit_svamod.sv(308)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_irq_out_rise 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(145)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_enter_play_mode 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(154)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_enter_standby_mode 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(163)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cr_data_roundtrip 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(181)
                                                                                 0 ZERO      
/audioport_tb/DUT_INSTANCE/CHECKER_MODULE/cf_active_config 
                                         audioport_svamod Verilog  SVA  input/audioport_svamod.sv(204)
                                                                                 0 ZERO      

TOTAL DIRECTIVE COVERAGE: 26.79%  COVERS: 250

TOTAL ASSERTION COVERAGE: 51.27%  ASSERTIONS: 392

Total Coverage By Instance (filtered view): 25.45%

