
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from E:/digit_program/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/digit_program/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/digit_program/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/digit_program/project_final/final_game_spac_invaders/pa.fromHdl.tcl
# create_project -name final_game_spac_invaders -dir "E:/digit_program/project_final/final_game_spac_invaders/planAhead_run_1" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Game.ucf" [current_fileset -constrset]
Adding file 'E:/digit_program/project_final/final_game_spac_invaders/Game.ucf' to fileset 'constrs_1'
# add_files [list {ipcore_dir/img.ngc}]
# set hdlfile [add_files [list {vga_testing.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/img.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Game.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Game $srcset
# add_files [list {Game.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "E:/digit_program/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "E:/digit_program/project_final/final_game_spac_invaders/vga_testing.v" into library work
Analyzing Verilog file "E:/digit_program/project_final/final_game_spac_invaders/ipcore_dir/img.v" into library work
Analyzing Verilog file "E:/digit_program/project_final/final_game_spac_invaders/Game.v" into library work
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design img.ngc ...
WARNING:NetListWriters:298 - No output is written to img.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file img.edif ...
ngc2edif: Total memory usage is 80432 kilobytes

Reading core file 'E:/digit_program/project_final/final_game_spac_invaders/ipcore_dir/img.ngc' for (cell view 'img', library 'work', file 'img.v')
Parsing EDIF File [./.Xil/PlanAhead-20932-Kenta420/ngc2edif/img.edif]
Finished Parsing EDIF File [./.Xil/PlanAhead-20932-Kenta420/ngc2edif/img.edif]
Loading clock regions from E:/digit_program/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from E:/digit_program/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from E:/digit_program/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from E:/digit_program/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from E:/digit_program/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from E:/digit_program/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : E:/digit_program/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [E:/digit_program/project_final/final_game_spac_invaders/Game.ucf]
Finished Parsing UCF File [E:/digit_program/project_final/final_game_spac_invaders/Game.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: e6aeab6d
open_rtl_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 539.203 ; gain = 104.555
update_compile_order -fileset sim_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Dec 12 16:46:20 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
