// Seed: 1601886594
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    output tri1 id_2,
    output tri0 id_3,
    output uwire id_4,
    output wire id_5,
    input uwire id_6,
    input uwire id_7,
    input wire id_8,
    output tri0 id_9,
    input uwire id_10,
    input tri0 id_11,
    output tri id_12,
    input wire id_13,
    input tri id_14,
    input tri0 id_15,
    output wand id_16,
    output tri0 id_17,
    input wor id_18,
    input tri0 id_19,
    output wor id_20,
    input uwire id_21,
    input tri1 id_22,
    input wor id_23,
    input supply0 id_24,
    input wand id_25,
    input tri0 id_26,
    output wor id_27
);
  always @(posedge 1) id_20 = id_24;
  wire id_29;
  module_0 modCall_1 (
      id_29,
      id_29,
      id_29,
      id_29,
      id_29,
      id_29
  );
  wire id_30;
endmodule
