0.7
2020.1
May 27 2020
20:09:33
C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.sim/sim_1/behav/xsim/glbl.v,1713260808,verilog,,,,glbl,,,,,,,,
C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sim_1/new/tb_processor.v,1713260808,verilog,,,,tb_processor,,,,,,,,
C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/ALU_64_bit.v,1713422609,verilog,,C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/ALU_Control.v,,ALU_64_bit,,,,,,,,
C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/ALU_Control.v,1713423478,verilog,,C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/Adder.v,,ALU_Control,,,,,,,,
C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/Adder.v,1713260808,verilog,,C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/Control_Unit.v,,Adder,,,,,,,,
C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/Control_Unit.v,1713423421,verilog,,C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/Data_Memory.v,,Control_Unit,,,,,,,,
C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/Data_Memory.v,1713260808,verilog,,C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/Immediate_Generator.v,,Data_Memory,,,,,,,,
C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/Immediate_Generator.v,1713260808,verilog,,C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/Instruction_Memory.v,,Immediate_Generator,,,,,,,,
C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/Instruction_Memory.v,1713423593,verilog,,C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/Instruction_Parser.v,,Instruction_Memory,,,,,,,,
C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/Instruction_Parser.v,1713260808,verilog,,C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/Multiplexer_21.v,,Instruction_Parser,,,,,,,,
C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/Multiplexer_21.v,1713260808,verilog,,C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/Program_Counter.v,,Multiplexer_21,,,,,,,,
C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/Program_Counter.v,1713260808,verilog,,C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/RISC_V_Processor.v,,Program_Counter,,,,,,,,
C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/RISC_V_Processor.v,1713260808,verilog,,C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/RegisterFile.v,,RISC_V_Processor,,,,,,,,
C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sources_1/new/RegisterFile.v,1713260808,verilog,,C:/Users/Raahim/Documents/GitHub/Pipelined-RISC-V-Processor/Non-pipelined/Non-pipelined.srcs/sim_1/new/tb_processor.v,,RegisterFile,,,,,,,,
