// Seed: 2682491921
module module_0 (
    output tri id_0,
    input wire id_1,
    output wor id_2,
    input wand id_3,
    input wire id_4,
    output supply1 id_5
    , id_15,
    output tri1 id_6,
    output tri0 id_7,
    output tri1 id_8[1 : 1],
    input supply1 id_9
    , id_16,
    input wor id_10
    , id_17,
    output wire id_11
    , id_18,
    input supply0 id_12,
    input uwire id_13
);
  assign module_1.id_37 = 0;
endmodule
module module_1 #(
    parameter id_21 = 32'd79
) (
    input uwire id_0,
    output wire id_1,
    output tri0 id_2,
    input supply0 id_3,
    output tri1 id_4,
    input tri id_5,
    input uwire id_6,
    input supply1 id_7,
    output tri1 id_8
    , id_41,
    input supply0 id_9,
    input tri0 id_10,
    input uwire id_11,
    output wor id_12,
    input wor id_13,
    output uwire id_14,
    output tri1 id_15
    , id_42,
    output supply0 id_16,
    input tri id_17,
    output wor id_18,
    output wire id_19,
    output tri id_20,
    input tri1 _id_21,
    output tri1 id_22,
    output wand id_23,
    output tri id_24,
    input wand id_25,
    input uwire id_26,
    input wor id_27,
    output supply0 id_28,
    output wor id_29,
    output wand id_30,
    input wor id_31,
    output supply0 id_32,
    input supply0 void id_33,
    input supply1 id_34,
    output supply0 id_35,
    input wor id_36,
    input tri1 id_37,
    input wand id_38,
    output uwire id_39
);
  assign id_16 = id_3;
  wire [!  1 : ""] id_43[1  -  1 : id_21];
  module_0 modCall_1 (
      id_35,
      id_7,
      id_2,
      id_10,
      id_9,
      id_4,
      id_15,
      id_19,
      id_35,
      id_27,
      id_3,
      id_22,
      id_5,
      id_13
  );
  assign id_12 = id_34;
  assign id_29 = -1;
endmodule
