set_max_delay 4.0 -rise -fall_from clk1 -fall_through net1 -fall_to clk2 -ignore_clock_latency -probe -reset_path
