--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml ANN_preroute.twx ANN_map.ncd -o ANN_preroute.twr ANN.pcf
-ucf ANN.ucf

Design file:              ANN_map.ncd
Physical constraint file: ANN.pcf
Device,package,speed:     xc3s400,pq208,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
start       |    0.786(R)|    0.385(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
result<0>   |    6.986(R)|clk_BUFGP         |   0.000|
result<1>   |    6.986(R)|clk_BUFGP         |   0.000|
result<2>   |    6.986(R)|clk_BUFGP         |   0.000|
result<3>   |    6.986(R)|clk_BUFGP         |   0.000|
result<4>   |    6.986(R)|clk_BUFGP         |   0.000|
result<5>   |    6.986(R)|clk_BUFGP         |   0.000|
result<6>   |    6.986(R)|clk_BUFGP         |   0.000|
result<7>   |    6.986(R)|clk_BUFGP         |   0.000|
result<8>   |    6.986(R)|clk_BUFGP         |   0.000|
result<9>   |    6.986(R)|clk_BUFGP         |   0.000|
result<10>  |    6.986(R)|clk_BUFGP         |   0.000|
result<11>  |    6.986(R)|clk_BUFGP         |   0.000|
result<12>  |    6.986(R)|clk_BUFGP         |   0.000|
result<13>  |    6.986(R)|clk_BUFGP         |   0.000|
result<14>  |    6.986(R)|clk_BUFGP         |   0.000|
result<15>  |    6.986(R)|clk_BUFGP         |   0.000|
result<16>  |    6.986(R)|clk_BUFGP         |   0.000|
result<17>  |    6.986(R)|clk_BUFGP         |   0.000|
result<18>  |    6.986(R)|clk_BUFGP         |   0.000|
result<19>  |    6.986(R)|clk_BUFGP         |   0.000|
result<20>  |    6.986(R)|clk_BUFGP         |   0.000|
result<21>  |    6.986(R)|clk_BUFGP         |   0.000|
result<22>  |    6.986(R)|clk_BUFGP         |   0.000|
result<23>  |    6.986(R)|clk_BUFGP         |   0.000|
result<24>  |    6.986(R)|clk_BUFGP         |   0.000|
result<25>  |    6.986(R)|clk_BUFGP         |   0.000|
result<26>  |    6.986(R)|clk_BUFGP         |   0.000|
result<27>  |    6.986(R)|clk_BUFGP         |   0.000|
result<28>  |    6.986(R)|clk_BUFGP         |   0.000|
result<29>  |    6.986(R)|clk_BUFGP         |   0.000|
result<30>  |    6.986(R)|clk_BUFGP         |   0.000|
result<31>  |    6.986(R)|clk_BUFGP         |   0.000|
result<32>  |    6.986(R)|clk_BUFGP         |   0.000|
result<33>  |    6.986(R)|clk_BUFGP         |   0.000|
result<34>  |    6.986(R)|clk_BUFGP         |   0.000|
result<35>  |    6.986(R)|clk_BUFGP         |   0.000|
result<36>  |    6.986(R)|clk_BUFGP         |   0.000|
result<37>  |    6.986(R)|clk_BUFGP         |   0.000|
result<38>  |    6.986(R)|clk_BUFGP         |   0.000|
result<39>  |    6.986(R)|clk_BUFGP         |   0.000|
result<40>  |    6.986(R)|clk_BUFGP         |   0.000|
result<41>  |    6.986(R)|clk_BUFGP         |   0.000|
result<42>  |    6.986(R)|clk_BUFGP         |   0.000|
result<43>  |    6.986(R)|clk_BUFGP         |   0.000|
result<44>  |    6.986(R)|clk_BUFGP         |   0.000|
result<45>  |    6.986(R)|clk_BUFGP         |   0.000|
result<46>  |    6.986(R)|clk_BUFGP         |   0.000|
result<47>  |    6.986(R)|clk_BUFGP         |   0.000|
result<48>  |    6.986(R)|clk_BUFGP         |   0.000|
result<49>  |    6.986(R)|clk_BUFGP         |   0.000|
result<50>  |    6.986(R)|clk_BUFGP         |   0.000|
result<51>  |    6.986(R)|clk_BUFGP         |   0.000|
result<52>  |    6.986(R)|clk_BUFGP         |   0.000|
result<53>  |    6.986(R)|clk_BUFGP         |   0.000|
result<54>  |    6.986(R)|clk_BUFGP         |   0.000|
result<55>  |    6.986(R)|clk_BUFGP         |   0.000|
result<56>  |    6.986(R)|clk_BUFGP         |   0.000|
result<57>  |    6.986(R)|clk_BUFGP         |   0.000|
result<58>  |    6.986(R)|clk_BUFGP         |   0.000|
result<59>  |    6.986(R)|clk_BUFGP         |   0.000|
result<60>  |    6.986(R)|clk_BUFGP         |   0.000|
result<61>  |    6.986(R)|clk_BUFGP         |   0.000|
result<62>  |    6.986(R)|clk_BUFGP         |   0.000|
result<63>  |    6.986(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.421|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Dec 24 00:12:56 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4491 MB



