{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675903410418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675903410418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  8 18:43:30 2023 " "Processing started: Wed Feb  8 18:43:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675903410418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675903410418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ext_top -c ext_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ext_top -c ext_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675903410418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675903410656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675903410656 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"reg\";  expecting \"(\" ext_top.sv(19) " "Verilog HDL syntax error at ext_top.sv(19) near text: \"reg\";  expecting \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 19 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1675903416617 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "ext_top.sv(29) " "Verilog HDL syntax warning at ext_top.sv(29): extra block comment delimiter characters /* within block comment" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 29 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1675903416617 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ext_top.sv(49) " "Verilog HDL Expression warning at ext_top.sv(49): truncated literal to match 2 bits" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1675903416617 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ext_top.sv(54) " "Verilog HDL Expression warning at ext_top.sv(54): truncated literal to match 2 bits" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1675903416617 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ext_top.sv(75) " "Verilog HDL Expression warning at ext_top.sv(75): truncated literal to match 2 bits" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 75 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1675903416617 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ext_top.sv(79) " "Verilog HDL Expression warning at ext_top.sv(79): truncated literal to match 2 bits" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 79 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1675903416618 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ext_top.sv(82) " "Verilog HDL Expression warning at ext_top.sv(82): truncated literal to match 2 bits" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 82 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1675903416618 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ext_top.sv(86) " "Verilog HDL Expression warning at ext_top.sv(86): truncated literal to match 2 bits" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 86 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1675903416618 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ext_top.sv(90) " "Verilog HDL Expression warning at ext_top.sv(90): truncated literal to match 2 bits" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 90 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1675903416618 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ext_top.sv(97) " "Verilog HDL Expression warning at ext_top.sv(97): truncated literal to match 2 bits" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1675903416618 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \";\" ext_top.sv(105) " "Verilog HDL syntax error at ext_top.sv(105) near text: \":\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 105 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1675903416618 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ext_top.sv(107) " "Verilog HDL Expression warning at ext_top.sv(107): truncated literal to match 2 bits" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 107 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1675903416618 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\":\";  expecting \";\" ext_top.sv(107) " "Verilog HDL syntax error at ext_top.sv(107) near text: \":\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 107 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1675903416618 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endcase\";  expecting an operand ext_top.sv(109) " "Verilog HDL syntax error at ext_top.sv(109) near text: \"endcase\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 109 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1675903416618 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ext_top.sv(112) " "Verilog HDL Expression warning at ext_top.sv(112): truncated literal to match 2 bits" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 112 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1675903416618 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ext_top ext_top.sv(1) " "Ignored design unit \"ext_top\" at ext_top.sv(1) due to previous errors" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1675903416618 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "seq_logic ext_top.sv(149) " "Ignored design unit \"seq_logic\" at ext_top.sv(149) due to previous errors" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 149 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1675903416618 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "divide_by_50000000 ext_top.sv(202) " "Ignored design unit \"divide_by_50000000\" at ext_top.sv(202) due to previous errors" {  } { { "ext_top.sv" "" { Text "/home/prithvi/Documents/Academics/Semester-II/CSE-6351/Labs/Lab2/Lab2_files/ext_top.sv" 202 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1675903416618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ext_top.sv 0 0 " "Found 0 design units, including 0 entities, in source file ext_top.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675903416618 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "349 " "Peak virtual memory: 349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675903416696 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb  8 18:43:36 2023 " "Processing ended: Wed Feb  8 18:43:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675903416696 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675903416696 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675903416696 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675903416696 ""}
