<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3778" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3778{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3778{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3778{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3778{left:69px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t5_3778{left:69px;bottom:1061px;}
#t6_3778{left:95px;bottom:1065px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t7_3778{left:95px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_3778{left:69px;bottom:1022px;}
#t9_3778{left:95px;bottom:1025px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#ta_3778{left:95px;bottom:1008px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#tb_3778{left:69px;bottom:982px;}
#tc_3778{left:95px;bottom:985px;letter-spacing:-0.18px;word-spacing:-0.89px;}
#td_3778{left:95px;bottom:969px;letter-spacing:-0.19px;word-spacing:-0.43px;}
#te_3778{left:69px;bottom:942px;}
#tf_3778{left:95px;bottom:946px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tg_3778{left:95px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_3778{left:470px;bottom:936px;}
#ti_3778{left:477px;bottom:929px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#tj_3778{left:440px;bottom:889px;letter-spacing:-0.13px;}
#tk_3778{left:122px;bottom:868px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_3778{left:122px;bottom:851px;letter-spacing:-0.17px;word-spacing:-0.6px;}
#tm_3778{left:122px;bottom:834px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tn_3778{left:69px;bottom:785px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#to_3778{left:69px;bottom:768px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#tp_3778{left:69px;bottom:752px;letter-spacing:-0.16px;word-spacing:-0.74px;}
#tq_3778{left:69px;bottom:735px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_3778{left:69px;bottom:710px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_3778{left:69px;bottom:684px;}
#tt_3778{left:95px;bottom:687px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tu_3778{left:69px;bottom:661px;}
#tv_3778{left:95px;bottom:664px;letter-spacing:-0.16px;word-spacing:-0.84px;}
#tw_3778{left:95px;bottom:648px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#tx_3778{left:95px;bottom:631px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ty_3778{left:95px;bottom:614px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tz_3778{left:69px;bottom:588px;}
#t10_3778{left:95px;bottom:591px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#t11_3778{left:676px;bottom:591px;letter-spacing:-0.13px;}
#t12_3778{left:730px;bottom:591px;letter-spacing:-0.17px;}
#t13_3778{left:95px;bottom:574px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_3778{left:69px;bottom:516px;letter-spacing:0.14px;}
#t15_3778{left:151px;bottom:516px;letter-spacing:0.15px;word-spacing:0.01px;}
#t16_3778{left:150px;bottom:494px;letter-spacing:0.15px;}
#t17_3778{left:69px;bottom:470px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t18_3778{left:244px;bottom:477px;}
#t19_3778{left:260px;bottom:470px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1a_3778{left:69px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_3778{left:69px;bottom:437px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1c_3778{left:69px;bottom:420px;letter-spacing:-0.13px;}
#t1d_3778{left:101px;bottom:427px;}
#t1e_3778{left:116px;bottom:420px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1f_3778{left:69px;bottom:403px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#t1g_3778{left:461px;bottom:410px;}
#t1h_3778{left:476px;bottom:403px;letter-spacing:-0.28px;}
#t1i_3778{left:510px;bottom:410px;}
#t1j_3778{left:525px;bottom:403px;letter-spacing:-0.16px;word-spacing:-0.65px;}
#t1k_3778{left:69px;bottom:386px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1l_3778{left:69px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_3778{left:69px;bottom:320px;letter-spacing:-0.1px;}
#t1n_3778{left:154px;bottom:320px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1o_3778{left:69px;bottom:295px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#t1p_3778{left:69px;bottom:279px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t1q_3778{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t1r_3778{left:91px;bottom:133px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#t1s_3778{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_3778{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3778{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3778{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3778{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3778{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3778{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3778{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_3778{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3778{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3778" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3778Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3778" style="-webkit-user-select: none;"><object width="935" height="1210" data="3778/3778.svg" type="image/svg+xml" id="pdf3778" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3778" class="t s1_3778">20-70 </span><span id="t2_3778" class="t s1_3778">Vol. 3B </span>
<span id="t3_3778" class="t s2_3778">PERFORMANCE MONITORING </span>
<span id="t4_3778" class="t s3_3778">To support built-in performance metrics, new bits have been added to the following MSRs: </span>
<span id="t5_3778" class="t s4_3778">• </span><span id="t6_3778" class="t s3_3778">IA32_PERF_GLOBAL_CTRL. EN_PERF_METRICS[48]: If this bit is set and fixed-function performance- </span>
<span id="t7_3778" class="t s3_3778">monitoring counter 3 is enabled, built-in performance metrics are enabled. </span>
<span id="t8_3778" class="t s4_3778">• </span><span id="t9_3778" class="t s3_3778">IA32_PERF_GLOBAL_STATUS_SET. SET_OVF_PERF_METRICS[48]: If this bit is set, it will set the status bit in </span>
<span id="ta_3778" class="t s3_3778">the IA32_PERF_GLOBAL_STATUS register for PERF_METRICS. </span>
<span id="tb_3778" class="t s4_3778">• </span><span id="tc_3778" class="t s3_3778">IA32_PERF_GLOBAL_STATUS_RESET. RESET_OVF_PERF_METRICS[48]: If this bit is set, it will clear the status </span>
<span id="td_3778" class="t s3_3778">bit in the IA32_PERF_GLOBAL_STATUS register for PERF_METRICS. </span>
<span id="te_3778" class="t s4_3778">• </span><span id="tf_3778" class="t s3_3778">IA32_PERF_GLOBAL_STATUS. OVF_PERF_METRICS[48]: If this bit is set, it indicates that a PERF_METRICS- </span>
<span id="tg_3778" class="t s3_3778">related resource has overflowed and a PMI is triggered </span>
<span id="th_3778" class="t s5_3778">4 </span>
<span id="ti_3778" class="t s3_3778">. If this bit is clear, no such overflow has occurred. </span>
<span id="tj_3778" class="t s6_3778">NOTE </span>
<span id="tk_3778" class="t s3_3778">Software has to synchronize, e.g., re-start, fixed-function performance-monitoring counter 3 as </span>
<span id="tl_3778" class="t s3_3778">well as PERF_METRICS when either bit 35 or 48 in IA32_PERF_GLOBAL_STATUS is set. Otherwise, </span>
<span id="tm_3778" class="t s3_3778">PERF_METRICS may return undefined values. </span>
<span id="tn_3778" class="t s3_3778">The values in MSR_PERF_METRICS are derived from fixed-function performance-monitoring counter 3. Software </span>
<span id="to_3778" class="t s3_3778">should start both registers, PERF_METRICS and fixed-function performance-monitoring counter 3, from zero. Addi- </span>
<span id="tp_3778" class="t s3_3778">tionally, software is recommended to periodically clear both registers in order to maintain accurate measurements </span>
<span id="tq_3778" class="t s3_3778">for certain scenarios that involve sampling metrics at high rates. </span>
<span id="tr_3778" class="t s3_3778">In order to save/restore PERF_METRICS, software should follow these guidelines: </span>
<span id="ts_3778" class="t s4_3778">• </span><span id="tt_3778" class="t s3_3778">PERF_METRICS and fixed-function performance-monitoring counter 3 should be saved and restored together. </span>
<span id="tu_3778" class="t s4_3778">• </span><span id="tv_3778" class="t s3_3778">To ensure that PERF_METRICS and fixed-function performance-monitoring counter 3 remain synchronized, </span>
<span id="tw_3778" class="t s3_3778">both should be disabled during both save and restore. Software should enable/disable them atomically, with a </span>
<span id="tx_3778" class="t s3_3778">single write to IA32_PERF_GLOBAL_CTRL to set/clear both EN_PERF_METRICS[bit 48] and </span>
<span id="ty_3778" class="t s3_3778">EN_FIXED_CTR3[bit 35]. </span>
<span id="tz_3778" class="t s4_3778">• </span><span id="t10_3778" class="t s3_3778">On state restore, fixed-function performance-monitoring counter 3 must be restored </span><span id="t11_3778" class="t s7_3778">before </span><span id="t12_3778" class="t s3_3778">PERF_METRICS, </span>
<span id="t13_3778" class="t s3_3778">otherwise undefined results may be observed. </span>
<span id="t14_3778" class="t s8_3778">20.3.10 </span><span id="t15_3778" class="t s8_3778">12th and 13th Generation Intel® Core™ Processors, and 4th Generation Intel® Xeon® </span>
<span id="t16_3778" class="t s8_3778">Scalable Processor Family Performance Monitoring Facility </span>
<span id="t17_3778" class="t s3_3778">The 12th generation Intel </span>
<span id="t18_3778" class="t s5_3778">® </span>
<span id="t19_3778" class="t s3_3778">Core™ processor supports Alder Lake performance hybrid architecture. These proces- </span>
<span id="t1a_3778" class="t s3_3778">sors offer a unique combination of Performance and Efficient-cores (P-core and E-core). The P-core is based on </span>
<span id="t1b_3778" class="t s3_3778">Golden Cove microarchitecture and the E-core is based on Gracemont microarchitecture. The 13th generation </span>
<span id="t1c_3778" class="t s3_3778">Intel </span>
<span id="t1d_3778" class="t s5_3778">® </span>
<span id="t1e_3778" class="t s3_3778">Core™ processor supports Raptor Lake performance hybrid architecture, utilizing both Raptor Cove cores </span>
<span id="t1f_3778" class="t s3_3778">and enhanced Gracemont cores. The 4th generation Intel </span>
<span id="t1g_3778" class="t s5_3778">® </span>
<span id="t1h_3778" class="t s3_3778">Xeon </span>
<span id="t1i_3778" class="t s5_3778">® </span>
<span id="t1j_3778" class="t s3_3778">Scalable Processor Family is based on Sapphire </span>
<span id="t1k_3778" class="t s3_3778">Rapids microarchitecture utilizing Golden Cove cores. These processors all report architectural performance moni- </span>
<span id="t1l_3778" class="t s3_3778">toring version ID = 5 and support non-architectural monitoring capabilities described in this section. </span>
<span id="t1m_3778" class="t s6_3778">20.3.10.1 </span><span id="t1n_3778" class="t s6_3778">P-core Performance Monitoring Unit </span>
<span id="t1o_3778" class="t s3_3778">The P-core PMU's capability is similar to those described in Section 20.3.1 through Section 20.3.9, with some differ- </span>
<span id="t1p_3778" class="t s3_3778">ences and enhancements summarized in Table 20-50. </span>
<span id="t1q_3778" class="t s9_3778">4. </span><span id="t1r_3778" class="t s9_3778">An overflow of fixed-function performance-monitoring counter 3 should normally happen first if software follows Intel’s recommen- </span>
<span id="t1s_3778" class="t s9_3778">dations. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
