

================================================================
== Vivado HLS Report for 'dut_reshape'
================================================================
* Date:           Sat Oct 29 16:22:27 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  256|  256|  256|  256|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   4788|
|Register         |        -|      -|     257|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     257|   4788|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      9|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+------+-----------+-----+-----------+
    |        Name       |  LUT | Input Size| Bits| Total Bits|
    +-------------------+------+-----------+-----+-----------+
    |ap_NS_fsm          |   756|        258|    1|        258|
    |input_0_address0   |  1008|        257|   12|       3084|
    |input_0_address1   |  1008|        257|   12|       3084|
    |output_0_address0  |  1008|        257|   12|       3084|
    |output_0_address1  |  1008|        257|   12|       3084|
    +-------------------+------+-----------+-----+-----------+
    |Total              |  4788|       1286|   49|      12594|
    +-------------------+------+-----------+-----+-----------+

    * Register: 
    +-----------+-----+----+-----+-----------+
    |    Name   |  FF | LUT| Bits| Const Bits|
    +-----------+-----+----+-----+-----------+
    |ap_CS_fsm  |  257|   0|  257|          0|
    +-----------+-----+----+-----+-----------+
    |Total      |  257|   0|  257|          0|
    +-----------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  dut_reshape | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  dut_reshape | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  dut_reshape | return value |
|ap_done            | out |    1| ap_ctrl_hs |  dut_reshape | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  dut_reshape | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  dut_reshape | return value |
|input_0_address0   | out |   12|  ap_memory |    input_0   |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0         |  in |    1|  ap_memory |    input_0   |     array    |
|input_0_address1   | out |   12|  ap_memory |    input_0   |     array    |
|input_0_ce1        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q1         |  in |    1|  ap_memory |    input_0   |     array    |
|output_0_address0  | out |   12|  ap_memory |   output_0   |     array    |
|output_0_ce0       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_we0       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_d0        | out |    1|  ap_memory |   output_0   |     array    |
|output_0_address1  | out |   12|  ap_memory |   output_0   |     array    |
|output_0_ce1       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_we1       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_d1        | out |    1|  ap_memory |   output_0   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

