// Seed: 146401043
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  input id_2;
  inout id_1;
  always @* begin
    id_4 = id_1;
  end
  logic id_4;
  assign id_4 = id_1;
  logic id_5;
endmodule
