{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464074698622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464074698622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 24 17:24:58 2016 " "Processing started: Tue May 24 17:24:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464074698622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464074698622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_70 -c DE2_70 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70 -c DE2_70" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464074698622 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1464074699017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/testbench_histogram.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/testbench_histogram.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_Histogram " "Found entity 1: testbench_Histogram" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464074699098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464074699098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Git/Sdram_Control_4Port/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464074699103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464074699103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Git/Sdram_Control_4Port/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464074699108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464074699108 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Git/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1464074699114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Git/Sdram_Control_4Port/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464074699115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464074699115 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Sdram_Control_4Port Sdram_Control_4Port.v(100) " "Verilog Module Declaration warning at Sdram_Control_4Port.v(100): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Sdram_Control_4Port\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Git/Sdram_Control_4Port/Sdram_Control_4Port.v" 100 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464074699121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Git/Sdram_Control_4Port/Sdram_Control_4Port.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464074699121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464074699121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Git/Sdram_Control_4Port/Sdram_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464074699126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464074699126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histo.v 1 1 " "Found 1 design units, including 1 entities, in source file histo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Histo " "Found entity 1: Histo" {  } { { "Histo.v" "" { Text "C:/Git/Histo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464074699134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464074699134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "C:/Git/SRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464074699141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464074699141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greyscale.v 1 1 " "Found 1 design units, including 1 entities, in source file greyscale.v" { { "Info" "ISGN_ENTITY_NAME" "1 Greyscale " "Found entity 1: Greyscale" {  } { { "Greyscale.v" "" { Text "C:/Git/Greyscale.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464074699144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464074699144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gr_Out_His_D1 testbench_Histogram.v(71) " "Verilog HDL Implicit Net warning at testbench_Histogram.v(71): created implicit net for \"Gr_Out_His_D1\"" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464074699144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gr_Out_His_D2 testbench_Histogram.v(71) " "Verilog HDL Implicit Net warning at testbench_Histogram.v(71): created implicit net for \"Gr_Out_His_D2\"" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464074699144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gr_Out_Cum_D1 testbench_Histogram.v(72) " "Verilog HDL Implicit Net warning at testbench_Histogram.v(72): created implicit net for \"Gr_Out_Cum_D1\"" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464074699144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gr_Out_Cum_D2 testbench_Histogram.v(72) " "Verilog HDL Implicit Net warning at testbench_Histogram.v(72): created implicit net for \"Gr_Out_Cum_D2\"" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464074699144 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench_Histogram " "Elaborating entity \"testbench_Histogram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464074699202 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sCCD_R testbench_Histogram.v(33) " "Verilog HDL or VHDL warning at testbench_Histogram.v(33): object \"sCCD_R\" assigned a value but never read" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464074699206 "|testbench_Histogram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sCCD_G testbench_Histogram.v(33) " "Verilog HDL or VHDL warning at testbench_Histogram.v(33): object \"sCCD_G\" assigned a value but never read" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464074699206 "|testbench_Histogram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sCCD_B testbench_Histogram.v(33) " "Verilog HDL or VHDL warning at testbench_Histogram.v(33): object \"sCCD_B\" assigned a value but never read" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464074699206 "|testbench_Histogram"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wr1_data testbench_Histogram.v(39) " "Verilog HDL warning at testbench_Histogram.v(39): object wr1_data used but never assigned" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1464074699206 "|testbench_Histogram"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wr2_data testbench_Histogram.v(39) " "Verilog HDL warning at testbench_Histogram.v(39): object wr2_data used but never assigned" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1464074699206 "|testbench_Histogram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist_input testbench_Histogram.v(46) " "Verilog HDL or VHDL warning at testbench_Histogram.v(46): object \"hist_input\" assigned a value but never read" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464074699222 "|testbench_Histogram"}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:/Users/mookl1/githole/ECE4063_Merlin_Tom_Project/TestBench/lennaRed.txt testbench_Histogram.v(135) " "Verilog HDL File I/O error at testbench_Histogram.v(135): can't open Verilog Design File \"C:/Users/mookl1/githole/ECE4063_Merlin_Tom_Project/TestBench/lennaRed.txt\"" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 135 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464074699252 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:/Users/mookl1/githole/ECE4063_Merlin_Tom_Project/TestBench/lennaGreen.txt testbench_Histogram.v(136) " "Verilog HDL File I/O error at testbench_Histogram.v(136): can't open Verilog Design File \"C:/Users/mookl1/githole/ECE4063_Merlin_Tom_Project/TestBench/lennaGreen.txt\"" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 136 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464074699252 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:/Users/mookl1/githole/ECE4063_Merlin_Tom_Project/TestBench/lennaBlue.txt testbench_Histogram.v(137) " "Verilog HDL File I/O error at testbench_Histogram.v(137): can't open Verilog Design File \"C:/Users/mookl1/githole/ECE4063_Merlin_Tom_Project/TestBench/lennaBlue.txt\"" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 137 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464074699253 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:/Users/mookl1/githole/ECE4063_Merlin_Tom_Project/TestBench/lennaHistogram.txt testbench_Histogram.v(138) " "Verilog HDL File I/O error at testbench_Histogram.v(138): can't open Verilog Design File \"C:/Users/mookl1/githole/ECE4063_Merlin_Tom_Project/TestBench/lennaHistogram.txt\"" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 138 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464074699253 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1464074699262 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464074699393 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 24 17:24:59 2016 " "Processing ended: Tue May 24 17:24:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464074699393 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464074699393 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464074699393 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464074699393 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 13 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 13 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464074699983 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464074698622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464074698622 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 24 17:24:58 2016 " "Processing started: Tue May 24 17:24:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464074698622 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464074698622 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_70 -c DE2_70 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_70 -c DE2_70" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464074698622 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1464074699017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/testbench_histogram.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/testbench_histogram.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_Histogram " "Found entity 1: testbench_Histogram" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464074699098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464074699098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Git/Sdram_Control_4Port/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464074699103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464074699103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Git/Sdram_Control_4Port/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464074699108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464074699108 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Git/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1464074699114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Git/Sdram_Control_4Port/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464074699115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464074699115 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Sdram_Control_4Port Sdram_Control_4Port.v(100) " "Verilog Module Declaration warning at Sdram_Control_4Port.v(100): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Sdram_Control_4Port\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Git/Sdram_Control_4Port/Sdram_Control_4Port.v" 100 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464074699121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Git/Sdram_Control_4Port/Sdram_Control_4Port.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464074699121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464074699121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Git/Sdram_Control_4Port/Sdram_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464074699126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464074699126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histo.v 1 1 " "Found 1 design units, including 1 entities, in source file histo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Histo " "Found entity 1: Histo" {  } { { "Histo.v" "" { Text "C:/Git/Histo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464074699134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464074699134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "C:/Git/SRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464074699141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464074699141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greyscale.v 1 1 " "Found 1 design units, including 1 entities, in source file greyscale.v" { { "Info" "ISGN_ENTITY_NAME" "1 Greyscale " "Found entity 1: Greyscale" {  } { { "Greyscale.v" "" { Text "C:/Git/Greyscale.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464074699144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464074699144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gr_Out_His_D1 testbench_Histogram.v(71) " "Verilog HDL Implicit Net warning at testbench_Histogram.v(71): created implicit net for \"Gr_Out_His_D1\"" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464074699144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gr_Out_His_D2 testbench_Histogram.v(71) " "Verilog HDL Implicit Net warning at testbench_Histogram.v(71): created implicit net for \"Gr_Out_His_D2\"" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464074699144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gr_Out_Cum_D1 testbench_Histogram.v(72) " "Verilog HDL Implicit Net warning at testbench_Histogram.v(72): created implicit net for \"Gr_Out_Cum_D1\"" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464074699144 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Gr_Out_Cum_D2 testbench_Histogram.v(72) " "Verilog HDL Implicit Net warning at testbench_Histogram.v(72): created implicit net for \"Gr_Out_Cum_D2\"" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464074699144 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench_Histogram " "Elaborating entity \"testbench_Histogram\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464074699202 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sCCD_R testbench_Histogram.v(33) " "Verilog HDL or VHDL warning at testbench_Histogram.v(33): object \"sCCD_R\" assigned a value but never read" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464074699206 "|testbench_Histogram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sCCD_G testbench_Histogram.v(33) " "Verilog HDL or VHDL warning at testbench_Histogram.v(33): object \"sCCD_G\" assigned a value but never read" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464074699206 "|testbench_Histogram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sCCD_B testbench_Histogram.v(33) " "Verilog HDL or VHDL warning at testbench_Histogram.v(33): object \"sCCD_B\" assigned a value but never read" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464074699206 "|testbench_Histogram"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wr1_data testbench_Histogram.v(39) " "Verilog HDL warning at testbench_Histogram.v(39): object wr1_data used but never assigned" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1464074699206 "|testbench_Histogram"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "wr2_data testbench_Histogram.v(39) " "Verilog HDL warning at testbench_Histogram.v(39): object wr2_data used but never assigned" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1464074699206 "|testbench_Histogram"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist_input testbench_Histogram.v(46) " "Verilog HDL or VHDL warning at testbench_Histogram.v(46): object \"hist_input\" assigned a value but never read" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464074699222 "|testbench_Histogram"}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:/Users/mookl1/githole/ECE4063_Merlin_Tom_Project/TestBench/lennaRed.txt testbench_Histogram.v(135) " "Verilog HDL File I/O error at testbench_Histogram.v(135): can't open Verilog Design File \"C:/Users/mookl1/githole/ECE4063_Merlin_Tom_Project/TestBench/lennaRed.txt\"" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 135 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464074699252 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:/Users/mookl1/githole/ECE4063_Merlin_Tom_Project/TestBench/lennaGreen.txt testbench_Histogram.v(136) " "Verilog HDL File I/O error at testbench_Histogram.v(136): can't open Verilog Design File \"C:/Users/mookl1/githole/ECE4063_Merlin_Tom_Project/TestBench/lennaGreen.txt\"" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 136 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464074699252 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:/Users/mookl1/githole/ECE4063_Merlin_Tom_Project/TestBench/lennaBlue.txt testbench_Histogram.v(137) " "Verilog HDL File I/O error at testbench_Histogram.v(137): can't open Verilog Design File \"C:/Users/mookl1/githole/ECE4063_Merlin_Tom_Project/TestBench/lennaBlue.txt\"" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 137 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464074699253 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "C:/Users/mookl1/githole/ECE4063_Merlin_Tom_Project/TestBench/lennaHistogram.txt testbench_Histogram.v(138) " "Verilog HDL File I/O error at testbench_Histogram.v(138): can't open Verilog Design File \"C:/Users/mookl1/githole/ECE4063_Merlin_Tom_Project/TestBench/lennaHistogram.txt\"" {  } { { "Testbench/testbench_Histogram.v" "" { Text "C:/Git/Testbench/testbench_Histogram.v" 138 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464074699253 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1464074699262 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464074699393 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 24 17:24:59 2016 " "Processing ended: Tue May 24 17:24:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464074699393 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464074699393 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464074699393 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464074699393 ""}
