// Seed: 3162462178
module module_0;
  wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input  wor   id_2,
    input  logic id_3,
    input  wor   id_4,
    output logic id_5
);
  always_ff begin : LABEL_0
    id_5 = id_3;
    id_5 <= 1'b0;
  end
  always begin : LABEL_0
    begin : LABEL_0
      id_1 = 1;
    end
  end
  if (-1) logic id_7 = id_3, id_8, id_9, id_10;
  else begin : LABEL_0
    wire id_11, id_12, id_13;
  end
  id_14(
      id_9
  );
  module_0 modCall_1 ();
  assign id_8 = 1 | 1;
endmodule
