begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/* CPU data for mt.  THIS FILE IS MACHINE GENERATED WITH CGEN.  Copyright 1996-2005 Free Software Foundation, Inc.  This file is part of the GNU Binutils and/or GDB, the GNU debugger.  This program is free software; you can redistribute it and/or modify it under the terms of the GNU General Public License as published by the Free Software Foundation; either version 2, or (at your option) any later version.  This program is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for more details.  You should have received a copy of the GNU General Public License along with this program; if not, write to the Free Software Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston, MA 02110-1301, USA.  */
end_comment

begin_include
include|#
directive|include
file|"sysdep.h"
end_include

begin_include
include|#
directive|include
file|<stdio.h>
end_include

begin_include
include|#
directive|include
file|<stdarg.h>
end_include

begin_include
include|#
directive|include
file|"ansidecl.h"
end_include

begin_include
include|#
directive|include
file|"bfd.h"
end_include

begin_include
include|#
directive|include
file|"symcat.h"
end_include

begin_include
include|#
directive|include
file|"mt-desc.h"
end_include

begin_include
include|#
directive|include
file|"mt-opc.h"
end_include

begin_include
include|#
directive|include
file|"opintl.h"
end_include

begin_include
include|#
directive|include
file|"libiberty.h"
end_include

begin_include
include|#
directive|include
file|"xregex.h"
end_include

begin_comment
comment|/* Attributes.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|bool_attr
index|[]
init|=
block|{
block|{
literal|"#f"
block|,
literal|0
block|}
block|,
block|{
literal|"#t"
block|,
literal|1
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|MACH_attr
index|[]
name|ATTRIBUTE_UNUSED
init|=
block|{
block|{
literal|"base"
block|,
name|MACH_BASE
block|}
block|,
block|{
literal|"ms1"
block|,
name|MACH_MS1
block|}
block|,
block|{
literal|"ms1_003"
block|,
name|MACH_MS1_003
block|}
block|,
block|{
literal|"ms2"
block|,
name|MACH_MS2
block|}
block|,
block|{
literal|"max"
block|,
name|MACH_MAX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ATTR_ENTRY
name|ISA_attr
index|[]
name|ATTRIBUTE_UNUSED
init|=
block|{
block|{
literal|"mt"
block|,
name|ISA_MT
block|}
block|,
block|{
literal|"max"
block|,
name|ISA_MAX
block|}
block|,
block|{
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|mt_cgen_ifield_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PCREL-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ABS-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RESERVED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGN-OPT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGNED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|mt_cgen_hardware_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"CACHE-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PC"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PROFILE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|mt_cgen_operand_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PCREL-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ABS-ADDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGN-OPT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SIGNED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NEGATIVE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAX"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SEM-ONLY"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|CGEN_ATTR_TABLE
name|mt_cgen_insn_attr_table
index|[]
init|=
block|{
block|{
literal|"MACH"
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|,
operator|&
name|MACH_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"ALIAS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"VIRTUAL"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"UNCOND-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"COND-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SKIP-CTI"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"DELAY-SLOT"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAXABLE"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"RELAXED"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"NO-DIS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"PBB"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"LOAD-DELAY"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"MEMORY-ACCESS"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"AL-INSN"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"IO-INSN"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"BR-INSN"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"JAL-HAZARD"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"USES-FRDR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"USES-FRDRRR"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"USES-FRSR1"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"USES-FRSR2"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|"SKIPA"
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|,
operator|&
name|bool_attr
index|[
literal|0
index|]
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Instruction set variants.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_ISA
name|mt_cgen_isa_table
index|[]
init|=
block|{
block|{
literal|"mt"
block|,
literal|32
block|,
literal|32
block|,
literal|32
block|,
literal|32
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Machine variants.  */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_MACH
name|mt_cgen_mach_table
index|[]
init|=
block|{
block|{
literal|"ms1"
block|,
literal|"ms1"
block|,
name|MACH_MS1
block|,
literal|0
block|}
block|,
block|{
literal|"ms1-003"
block|,
literal|"ms1-003"
block|,
name|MACH_MS1_003
block|,
literal|0
block|}
block|,
block|{
literal|"ms2"
block|,
literal|"ms2"
block|,
name|MACH_MS2
block|,
literal|0
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|mt_cgen_opval_msys_syms_entries
index|[]
init|=
block|{
block|{
literal|"DUP"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"XX"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|mt_cgen_opval_msys_syms
init|=
block|{
operator|&
name|mt_cgen_opval_msys_syms_entries
index|[
literal|0
index|]
block|,
literal|2
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|CGEN_KEYWORD_ENTRY
name|mt_cgen_opval_h_spr_entries
index|[]
init|=
block|{
block|{
literal|"R0"
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"R1"
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"R2"
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"R3"
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"R4"
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"R5"
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"R6"
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"R7"
block|,
literal|7
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"R8"
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"R9"
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"R10"
block|,
literal|10
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"R11"
block|,
literal|11
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"R12"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"fp"
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"R13"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"sp"
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"R14"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ra"
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"R15"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|,
block|{
literal|"ira"
block|,
literal|15
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
literal|0
block|,
literal|0
block|}
block|}
block|}
block|}
block|,
literal|0
block|,
literal|0
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|CGEN_KEYWORD
name|mt_cgen_opval_h_spr
init|=
block|{
operator|&
name|mt_cgen_opval_h_spr_entries
index|[
literal|0
index|]
block|,
literal|20
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|""
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* The hardware table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_HW_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_HW_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_HW_ENTRY
name|mt_cgen_hw_table
index|[]
init|=
block|{
block|{
literal|"h-memory"
block|,
name|HW_H_MEMORY
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-sint"
block|,
name|HW_H_SINT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-uint"
block|,
name|HW_H_UINT
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-addr"
block|,
name|HW_H_ADDR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-iaddr"
block|,
name|HW_H_IADDR
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-spr"
block|,
name|HW_H_SPR
block|,
name|CGEN_ASM_KEYWORD
block|,
operator|(
name|PTR
operator|)
operator|&
name|mt_cgen_opval_h_spr
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|"h-pc"
block|,
name|HW_H_PC
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PROFILE
argument_list|)
operator||
name|A
argument_list|(
name|PC
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
name|CGEN_ASM_NONE
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* The instruction field table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_IFLD_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_IFLD_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_IFLD
name|mt_cgen_ifld_table
index|[]
init|=
block|{
block|{
name|MT_F_NIL
block|,
literal|"f-nil"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_ANYOF
block|,
literal|"f-anyof"
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_MSYS
block|,
literal|"f-msys"
block|,
literal|0
block|,
literal|32
block|,
literal|31
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_OPC
block|,
literal|"f-opc"
block|,
literal|0
block|,
literal|32
block|,
literal|30
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_IMM
block|,
literal|"f-imm"
block|,
literal|0
block|,
literal|32
block|,
literal|24
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_UU24
block|,
literal|"f-uu24"
block|,
literal|0
block|,
literal|32
block|,
literal|23
block|,
literal|24
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_SR1
block|,
literal|"f-sr1"
block|,
literal|0
block|,
literal|32
block|,
literal|23
block|,
literal|4
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_SR2
block|,
literal|"f-sr2"
block|,
literal|0
block|,
literal|32
block|,
literal|19
block|,
literal|4
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_DR
block|,
literal|"f-dr"
block|,
literal|0
block|,
literal|32
block|,
literal|19
block|,
literal|4
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_DRRR
block|,
literal|"f-drrr"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|4
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_IMM16U
block|,
literal|"f-imm16u"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_IMM16S
block|,
literal|"f-imm16s"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_IMM16A
block|,
literal|"f-imm16a"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_UU4A
block|,
literal|"f-uu4a"
block|,
literal|0
block|,
literal|32
block|,
literal|19
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_UU4B
block|,
literal|"f-uu4b"
block|,
literal|0
block|,
literal|32
block|,
literal|23
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_UU12
block|,
literal|"f-uu12"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|12
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_UU8
block|,
literal|"f-uu8"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_UU16
block|,
literal|"f-uu16"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_UU1
block|,
literal|"f-uu1"
block|,
literal|0
block|,
literal|32
block|,
literal|7
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_MSOPC
block|,
literal|"f-msopc"
block|,
literal|0
block|,
literal|32
block|,
literal|30
block|,
literal|5
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_UU_26_25
block|,
literal|"f-uu-26-25"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|26
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_MASK
block|,
literal|"f-mask"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_BANKADDR
block|,
literal|"f-bankaddr"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_RDA
block|,
literal|"f-rda"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_UU_2_25
block|,
literal|"f-uu-2-25"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_RBBC
block|,
literal|"f-rbbc"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_PERM
block|,
literal|"f-perm"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_MODE
block|,
literal|"f-mode"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_UU_1_24
block|,
literal|"f-uu-1-24"
block|,
literal|0
block|,
literal|32
block|,
literal|24
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_WR
block|,
literal|"f-wr"
block|,
literal|0
block|,
literal|32
block|,
literal|24
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_FBINCR
block|,
literal|"f-fbincr"
block|,
literal|0
block|,
literal|32
block|,
literal|23
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_UU_2_23
block|,
literal|"f-uu-2-23"
block|,
literal|0
block|,
literal|32
block|,
literal|23
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_XMODE
block|,
literal|"f-xmode"
block|,
literal|0
block|,
literal|32
block|,
literal|23
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_A23
block|,
literal|"f-a23"
block|,
literal|0
block|,
literal|32
block|,
literal|23
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_MASK1
block|,
literal|"f-mask1"
block|,
literal|0
block|,
literal|32
block|,
literal|22
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_CR
block|,
literal|"f-cr"
block|,
literal|0
block|,
literal|32
block|,
literal|22
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_TYPE
block|,
literal|"f-type"
block|,
literal|0
block|,
literal|32
block|,
literal|21
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_INCAMT
block|,
literal|"f-incamt"
block|,
literal|0
block|,
literal|32
block|,
literal|19
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_CBS
block|,
literal|"f-cbs"
block|,
literal|0
block|,
literal|32
block|,
literal|19
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_UU_1_19
block|,
literal|"f-uu-1-19"
block|,
literal|0
block|,
literal|32
block|,
literal|19
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_BALL
block|,
literal|"f-ball"
block|,
literal|0
block|,
literal|32
block|,
literal|19
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_COLNUM
block|,
literal|"f-colnum"
block|,
literal|0
block|,
literal|32
block|,
literal|18
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_BRC
block|,
literal|"f-brc"
block|,
literal|0
block|,
literal|32
block|,
literal|18
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_INCR
block|,
literal|"f-incr"
block|,
literal|0
block|,
literal|32
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_FBDISP
block|,
literal|"f-fbdisp"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_UU_4_15
block|,
literal|"f-uu-4-15"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_LENGTH
block|,
literal|"f-length"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_UU_1_15
block|,
literal|"f-uu-1-15"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_RC
block|,
literal|"f-rc"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_RCNUM
block|,
literal|"f-rcnum"
block|,
literal|0
block|,
literal|32
block|,
literal|14
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_ROWNUM
block|,
literal|"f-rownum"
block|,
literal|0
block|,
literal|32
block|,
literal|14
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_CBX
block|,
literal|"f-cbx"
block|,
literal|0
block|,
literal|32
block|,
literal|14
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_ID
block|,
literal|"f-id"
block|,
literal|0
block|,
literal|32
block|,
literal|14
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_SIZE
block|,
literal|"f-size"
block|,
literal|0
block|,
literal|32
block|,
literal|13
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_ROWNUM1
block|,
literal|"f-rownum1"
block|,
literal|0
block|,
literal|32
block|,
literal|12
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_UU_3_11
block|,
literal|"f-uu-3-11"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_RC1
block|,
literal|"f-rc1"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_CCB
block|,
literal|"f-ccb"
block|,
literal|0
block|,
literal|32
block|,
literal|11
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_CBRB
block|,
literal|"f-cbrb"
block|,
literal|0
block|,
literal|32
block|,
literal|10
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_CDB
block|,
literal|"f-cdb"
block|,
literal|0
block|,
literal|32
block|,
literal|10
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_ROWNUM2
block|,
literal|"f-rownum2"
block|,
literal|0
block|,
literal|32
block|,
literal|9
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_CELL
block|,
literal|"f-cell"
block|,
literal|0
block|,
literal|32
block|,
literal|9
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_UU_3_9
block|,
literal|"f-uu-3-9"
block|,
literal|0
block|,
literal|32
block|,
literal|9
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_CONTNUM
block|,
literal|"f-contnum"
block|,
literal|0
block|,
literal|32
block|,
literal|8
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_UU_1_6
block|,
literal|"f-uu-1-6"
block|,
literal|0
block|,
literal|32
block|,
literal|6
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_DUP
block|,
literal|"f-dup"
block|,
literal|0
block|,
literal|32
block|,
literal|6
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_RC2
block|,
literal|"f-rc2"
block|,
literal|0
block|,
literal|32
block|,
literal|6
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_CTXDISP
block|,
literal|"f-ctxdisp"
block|,
literal|0
block|,
literal|32
block|,
literal|5
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_IMM16L
block|,
literal|"f-imm16l"
block|,
literal|0
block|,
literal|32
block|,
literal|23
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_LOOPO
block|,
literal|"f-loopo"
block|,
literal|0
block|,
literal|32
block|,
literal|7
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_CB1SEL
block|,
literal|"f-cb1sel"
block|,
literal|0
block|,
literal|32
block|,
literal|25
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_CB2SEL
block|,
literal|"f-cb2sel"
block|,
literal|0
block|,
literal|32
block|,
literal|22
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_CB1INCR
block|,
literal|"f-cb1incr"
block|,
literal|0
block|,
literal|32
block|,
literal|19
block|,
literal|6
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SIGNED
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_CB2INCR
block|,
literal|"f-cb2incr"
block|,
literal|0
block|,
literal|32
block|,
literal|13
block|,
literal|6
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SIGNED
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_RC3
block|,
literal|"f-rc3"
block|,
literal|0
block|,
literal|32
block|,
literal|7
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_MSYSFRSR2
block|,
literal|"f-msysfrsr2"
block|,
literal|0
block|,
literal|32
block|,
literal|19
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_BRC2
block|,
literal|"f-brc2"
block|,
literal|0
block|,
literal|32
block|,
literal|14
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
name|MT_F_BALL2
block|,
literal|"f-ball2"
block|,
literal|0
block|,
literal|32
block|,
literal|15
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* multi ifield declarations */
end_comment

begin_comment
comment|/* multi ifield definitions */
end_comment

begin_comment
comment|/* The operand table.  */
end_comment

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_OPERAND_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_OPERAND_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|MT_OPERAND_##op
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|OPERAND
parameter_list|(
name|op
parameter_list|)
value|MT_OPERAND_
comment|/**/
value|op
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|const
name|CGEN_OPERAND
name|mt_cgen_operand_table
index|[]
init|=
block|{
comment|/* pc: program counter */
block|{
literal|"pc"
block|,
name|MT_OPERAND_PC
block|,
name|HW_H_PC
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_NIL
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SEM_ONLY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* frsr1: register */
block|{
literal|"frsr1"
block|,
name|MT_OPERAND_FRSR1
block|,
name|HW_H_SPR
block|,
literal|23
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_SR1
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* frsr2: register */
block|{
literal|"frsr2"
block|,
name|MT_OPERAND_FRSR2
block|,
name|HW_H_SPR
block|,
literal|19
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_SR2
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* frdr: register */
block|{
literal|"frdr"
block|,
name|MT_OPERAND_FRDR
block|,
name|HW_H_SPR
block|,
literal|19
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_DR
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* frdrrr: register */
block|{
literal|"frdrrr"
block|,
name|MT_OPERAND_FRDRRR
block|,
name|HW_H_SPR
block|,
literal|15
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_DRRR
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|ABS_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* imm16: immediate value - sign extd */
block|{
literal|"imm16"
block|,
name|MT_OPERAND_IMM16
block|,
name|HW_H_SINT
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_IMM16S
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* imm16z: immediate value - zero extd */
block|{
literal|"imm16z"
block|,
name|MT_OPERAND_IMM16Z
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_IMM16U
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* imm16o: immediate value */
block|{
literal|"imm16o"
block|,
name|MT_OPERAND_IMM16O
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_IMM16S
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rc: rc */
block|{
literal|"rc"
block|,
name|MT_OPERAND_RC
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_RC
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rcnum: rcnum */
block|{
literal|"rcnum"
block|,
name|MT_OPERAND_RCNUM
block|,
name|HW_H_UINT
block|,
literal|14
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_RCNUM
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* contnum: context number */
block|{
literal|"contnum"
block|,
name|MT_OPERAND_CONTNUM
block|,
name|HW_H_UINT
block|,
literal|8
block|,
literal|9
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_CONTNUM
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rbbc: omega network configuration */
block|{
literal|"rbbc"
block|,
name|MT_OPERAND_RBBC
block|,
name|HW_H_UINT
block|,
literal|25
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_RBBC
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* colnum: column number */
block|{
literal|"colnum"
block|,
name|MT_OPERAND_COLNUM
block|,
name|HW_H_UINT
block|,
literal|18
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_COLNUM
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rownum: row number */
block|{
literal|"rownum"
block|,
name|MT_OPERAND_ROWNUM
block|,
name|HW_H_UINT
block|,
literal|14
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_ROWNUM
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rownum1: row number */
block|{
literal|"rownum1"
block|,
name|MT_OPERAND_ROWNUM1
block|,
name|HW_H_UINT
block|,
literal|12
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_ROWNUM1
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rownum2: row number */
block|{
literal|"rownum2"
block|,
name|MT_OPERAND_ROWNUM2
block|,
name|HW_H_UINT
block|,
literal|9
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_ROWNUM2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rc1: rc1 */
block|{
literal|"rc1"
block|,
name|MT_OPERAND_RC1
block|,
name|HW_H_UINT
block|,
literal|11
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_RC1
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rc2: rc2 */
block|{
literal|"rc2"
block|,
name|MT_OPERAND_RC2
block|,
name|HW_H_UINT
block|,
literal|6
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_RC2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cbrb: data-bus orientation */
block|{
literal|"cbrb"
block|,
name|MT_OPERAND_CBRB
block|,
name|HW_H_UINT
block|,
literal|10
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_CBRB
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cell: cell */
block|{
literal|"cell"
block|,
name|MT_OPERAND_CELL
block|,
name|HW_H_UINT
block|,
literal|9
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_CELL
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dup: dup */
block|{
literal|"dup"
block|,
name|MT_OPERAND_DUP
block|,
name|HW_H_UINT
block|,
literal|6
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_DUP
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ctxdisp: context displacement */
block|{
literal|"ctxdisp"
block|,
name|MT_OPERAND_CTXDISP
block|,
name|HW_H_UINT
block|,
literal|5
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_CTXDISP
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fbdisp: frame buffer displacement */
block|{
literal|"fbdisp"
block|,
name|MT_OPERAND_FBDISP
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_FBDISP
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* type: type */
block|{
literal|"type"
block|,
name|MT_OPERAND_TYPE
block|,
name|HW_H_UINT
block|,
literal|21
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_TYPE
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mask: mask */
block|{
literal|"mask"
block|,
name|MT_OPERAND_MASK
block|,
name|HW_H_UINT
block|,
literal|25
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_MASK
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* bankaddr: bank address */
block|{
literal|"bankaddr"
block|,
name|MT_OPERAND_BANKADDR
block|,
name|HW_H_UINT
block|,
literal|25
block|,
literal|13
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_BANKADDR
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* incamt: increment amount */
block|{
literal|"incamt"
block|,
name|MT_OPERAND_INCAMT
block|,
name|HW_H_UINT
block|,
literal|19
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_INCAMT
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xmode: xmode */
block|{
literal|"xmode"
block|,
name|MT_OPERAND_XMODE
block|,
name|HW_H_UINT
block|,
literal|23
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_XMODE
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mask1: mask1 */
block|{
literal|"mask1"
block|,
name|MT_OPERAND_MASK1
block|,
name|HW_H_UINT
block|,
literal|22
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_MASK1
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ball: b_all */
block|{
literal|"ball"
block|,
name|MT_OPERAND_BALL
block|,
name|HW_H_UINT
block|,
literal|19
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_BALL
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* brc: b_r_c */
block|{
literal|"brc"
block|,
name|MT_OPERAND_BRC
block|,
name|HW_H_UINT
block|,
literal|18
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_BRC
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rda: rd */
block|{
literal|"rda"
block|,
name|MT_OPERAND_RDA
block|,
name|HW_H_UINT
block|,
literal|25
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_RDA
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wr: wr */
block|{
literal|"wr"
block|,
name|MT_OPERAND_WR
block|,
name|HW_H_UINT
block|,
literal|24
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_WR
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ball2: b_all2 */
block|{
literal|"ball2"
block|,
name|MT_OPERAND_BALL2
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_BALL2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* brc2: b_r_c2 */
block|{
literal|"brc2"
block|,
name|MT_OPERAND_BRC2
block|,
name|HW_H_UINT
block|,
literal|14
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_BRC2
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* perm: perm */
block|{
literal|"perm"
block|,
name|MT_OPERAND_PERM
block|,
name|HW_H_UINT
block|,
literal|25
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_PERM
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* a23: a23 */
block|{
literal|"a23"
block|,
name|MT_OPERAND_A23
block|,
name|HW_H_UINT
block|,
literal|23
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_A23
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cr: c-r */
block|{
literal|"cr"
block|,
name|MT_OPERAND_CR
block|,
name|HW_H_UINT
block|,
literal|22
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_CR
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cbs: cbs */
block|{
literal|"cbs"
block|,
name|MT_OPERAND_CBS
block|,
name|HW_H_UINT
block|,
literal|19
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_CBS
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* incr: incr */
block|{
literal|"incr"
block|,
name|MT_OPERAND_INCR
block|,
name|HW_H_UINT
block|,
literal|17
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_INCR
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* length: length */
block|{
literal|"length"
block|,
name|MT_OPERAND_LENGTH
block|,
name|HW_H_UINT
block|,
literal|15
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_LENGTH
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cbx: cbx */
block|{
literal|"cbx"
block|,
name|MT_OPERAND_CBX
block|,
name|HW_H_UINT
block|,
literal|14
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_CBX
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ccb: ccb */
block|{
literal|"ccb"
block|,
name|MT_OPERAND_CCB
block|,
name|HW_H_UINT
block|,
literal|11
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_CCB
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cdb: cdb */
block|{
literal|"cdb"
block|,
name|MT_OPERAND_CDB
block|,
name|HW_H_UINT
block|,
literal|10
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_CDB
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mode: mode */
block|{
literal|"mode"
block|,
name|MT_OPERAND_MODE
block|,
name|HW_H_UINT
block|,
literal|25
block|,
literal|2
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_MODE
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* id: i/d */
block|{
literal|"id"
block|,
name|MT_OPERAND_ID
block|,
name|HW_H_UINT
block|,
literal|14
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_ID
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* size: size */
block|{
literal|"size"
block|,
name|MT_OPERAND_SIZE
block|,
name|HW_H_UINT
block|,
literal|13
block|,
literal|14
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_SIZE
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fbincr: fb incr */
block|{
literal|"fbincr"
block|,
name|MT_OPERAND_FBINCR
block|,
name|HW_H_UINT
block|,
literal|23
block|,
literal|4
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_FBINCR
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* loopsize: immediate value */
block|{
literal|"loopsize"
block|,
name|MT_OPERAND_LOOPSIZE
block|,
name|HW_H_UINT
block|,
literal|7
block|,
literal|8
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_LOOPO
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|PCREL_ADDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* imm16l: immediate value */
block|{
literal|"imm16l"
block|,
name|MT_OPERAND_IMM16L
block|,
name|HW_H_UINT
block|,
literal|23
block|,
literal|16
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_IMM16L
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rc3: rc3 */
block|{
literal|"rc3"
block|,
name|MT_OPERAND_RC3
block|,
name|HW_H_UINT
block|,
literal|7
block|,
literal|1
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_RC3
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cb1sel: cb1sel */
block|{
literal|"cb1sel"
block|,
name|MT_OPERAND_CB1SEL
block|,
name|HW_H_UINT
block|,
literal|25
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_CB1SEL
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cb2sel: cb2sel */
block|{
literal|"cb2sel"
block|,
name|MT_OPERAND_CB2SEL
block|,
name|HW_H_UINT
block|,
literal|22
block|,
literal|3
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_CB2SEL
index|]
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cb1incr: cb1incr */
block|{
literal|"cb1incr"
block|,
name|MT_OPERAND_CB1INCR
block|,
name|HW_H_SINT
block|,
literal|19
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_CB1INCR
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SIGNED
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cb2incr: cb2incr */
block|{
literal|"cb2incr"
block|,
name|MT_OPERAND_CB2INCR
block|,
name|HW_H_SINT
block|,
literal|13
block|,
literal|6
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
operator|&
name|mt_cgen_ifld_table
index|[
name|MT_F_CB2INCR
index|]
block|}
block|}
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|SIGNED
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sentinel */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
operator|(
specifier|const
name|PTR
operator|)
literal|0
block|}
block|}
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* The instruction table.  */
end_comment

begin_define
define|#
directive|define
name|OP
parameter_list|(
name|field
parameter_list|)
value|CGEN_SYNTAX_MAKE_FIELD (OPERAND (field))
end_define

begin_if
if|#
directive|if
name|defined
argument_list|(
name|__STDC__
argument_list|)
operator|||
name|defined
argument_list|(
name|ALMOST_STDC
argument_list|)
operator|||
name|defined
argument_list|(
name|HAVE_STRINGIZE
argument_list|)
end_if

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_##a)
end_define

begin_else
else|#
directive|else
end_else

begin_define
define|#
directive|define
name|A
parameter_list|(
name|a
parameter_list|)
value|(1<< CGEN_INSN_
comment|/**/
value|a)
end_define

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|static
specifier|const
name|CGEN_IBASE
name|mt_cgen_insn_table
index|[
name|MAX_INSNS
index|]
init|=
block|{
comment|/* Special null first entry.      A `num' value of zero is thus invalid.      Also, the special `invalid' insn resides here.  */
block|{
literal|0
block|,
literal|0
block|,
literal|0
block|,
literal|0
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* add $frdrrr,$frsr1,$frsr2 */
block|{
name|MT_INSN_ADD
block|,
literal|"add"
block|,
literal|"add"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR2
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDRRR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addu $frdrrr,$frsr1,$frsr2 */
block|{
name|MT_INSN_ADDU
block|,
literal|"addu"
block|,
literal|"addu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR2
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDRRR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addi $frdr,$frsr1,#$imm16 */
block|{
name|MT_INSN_ADDI
block|,
literal|"addi"
block|,
literal|"addi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* addui $frdr,$frsr1,#$imm16z */
block|{
name|MT_INSN_ADDUI
block|,
literal|"addui"
block|,
literal|"addui"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* sub $frdrrr,$frsr1,$frsr2 */
block|{
name|MT_INSN_SUB
block|,
literal|"sub"
block|,
literal|"sub"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR2
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDRRR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subu $frdrrr,$frsr1,$frsr2 */
block|{
name|MT_INSN_SUBU
block|,
literal|"subu"
block|,
literal|"subu"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR2
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDRRR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subi $frdr,$frsr1,#$imm16 */
block|{
name|MT_INSN_SUBI
block|,
literal|"subi"
block|,
literal|"subi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* subui $frdr,$frsr1,#$imm16z */
block|{
name|MT_INSN_SUBUI
block|,
literal|"subui"
block|,
literal|"subui"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mul $frdrrr,$frsr1,$frsr2 */
block|{
name|MT_INSN_MUL
block|,
literal|"mul"
block|,
literal|"mul"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR2
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDRRR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS1_003
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* muli $frdr,$frsr1,#$imm16 */
block|{
name|MT_INSN_MULI
block|,
literal|"muli"
block|,
literal|"muli"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS1_003
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* and $frdrrr,$frsr1,$frsr2 */
block|{
name|MT_INSN_AND
block|,
literal|"and"
block|,
literal|"and"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR2
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDRRR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* andi $frdr,$frsr1,#$imm16z */
block|{
name|MT_INSN_ANDI
block|,
literal|"andi"
block|,
literal|"andi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* or $frdrrr,$frsr1,$frsr2 */
block|{
name|MT_INSN_OR
block|,
literal|"or"
block|,
literal|"or"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR2
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDRRR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* nop */
block|{
name|MT_INSN_NOP
block|,
literal|"nop"
block|,
literal|"nop"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ori $frdr,$frsr1,#$imm16z */
block|{
name|MT_INSN_ORI
block|,
literal|"ori"
block|,
literal|"ori"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xor $frdrrr,$frsr1,$frsr2 */
block|{
name|MT_INSN_XOR
block|,
literal|"xor"
block|,
literal|"xor"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR2
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDRRR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xori $frdr,$frsr1,#$imm16z */
block|{
name|MT_INSN_XORI
block|,
literal|"xori"
block|,
literal|"xori"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* nand $frdrrr,$frsr1,$frsr2 */
block|{
name|MT_INSN_NAND
block|,
literal|"nand"
block|,
literal|"nand"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR2
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDRRR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* nandi $frdr,$frsr1,#$imm16z */
block|{
name|MT_INSN_NANDI
block|,
literal|"nandi"
block|,
literal|"nandi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* nor $frdrrr,$frsr1,$frsr2 */
block|{
name|MT_INSN_NOR
block|,
literal|"nor"
block|,
literal|"nor"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR2
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDRRR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* nori $frdr,$frsr1,#$imm16z */
block|{
name|MT_INSN_NORI
block|,
literal|"nori"
block|,
literal|"nori"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xnor $frdrrr,$frsr1,$frsr2 */
block|{
name|MT_INSN_XNOR
block|,
literal|"xnor"
block|,
literal|"xnor"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR2
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDRRR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* xnori $frdr,$frsr1,#$imm16z */
block|{
name|MT_INSN_XNORI
block|,
literal|"xnori"
block|,
literal|"xnori"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ldui $frdr,#$imm16z */
block|{
name|MT_INSN_LDUI
block|,
literal|"ldui"
block|,
literal|"ldui"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRDR
argument_list|)
operator||
name|A
argument_list|(
name|AL_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lsl $frdrrr,$frsr1,$frsr2 */
block|{
name|MT_INSN_LSL
block|,
literal|"lsl"
block|,
literal|"lsl"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR2
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDRRR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lsli $frdr,$frsr1,#$imm16 */
block|{
name|MT_INSN_LSLI
block|,
literal|"lsli"
block|,
literal|"lsli"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lsr $frdrrr,$frsr1,$frsr2 */
block|{
name|MT_INSN_LSR
block|,
literal|"lsr"
block|,
literal|"lsr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR2
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDRRR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* lsri $frdr,$frsr1,#$imm16 */
block|{
name|MT_INSN_LSRI
block|,
literal|"lsri"
block|,
literal|"lsri"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* asr $frdrrr,$frsr1,$frsr2 */
block|{
name|MT_INSN_ASR
block|,
literal|"asr"
block|,
literal|"asr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR2
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDRRR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* asri $frdr,$frsr1,#$imm16 */
block|{
name|MT_INSN_ASRI
block|,
literal|"asri"
block|,
literal|"asri"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDR
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* brlt $frsr1,$frsr2,$imm16o */
block|{
name|MT_INSN_BRLT
block|,
literal|"brlt"
block|,
literal|"brlt"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR2
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDRRR
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|BR_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* brle $frsr1,$frsr2,$imm16o */
block|{
name|MT_INSN_BRLE
block|,
literal|"brle"
block|,
literal|"brle"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR2
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|BR_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* breq $frsr1,$frsr2,$imm16o */
block|{
name|MT_INSN_BREQ
block|,
literal|"breq"
block|,
literal|"breq"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR2
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|BR_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* brne $frsr1,$frsr2,$imm16o */
block|{
name|MT_INSN_BRNE
block|,
literal|"brne"
block|,
literal|"brne"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR2
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|BR_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jmp $imm16o */
block|{
name|MT_INSN_JMP
block|,
literal|"jmp"
block|,
literal|"jmp"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|BR_INSN
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* jal $frdrrr,$frsr1 */
block|{
name|MT_INSN_JAL
block|,
literal|"jal"
block|,
literal|"jal"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|JAL_HAZARD
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDR
argument_list|)
operator||
name|A
argument_list|(
name|BR_INSN
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dbnz $frsr1,$imm16o */
block|{
name|MT_INSN_DBNZ
block|,
literal|"dbnz"
block|,
literal|"dbnz"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
operator||
name|A
argument_list|(
name|BR_INSN
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS1_003
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ei */
block|{
name|MT_INSN_EI
block|,
literal|"ei"
block|,
literal|"ei"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* di */
block|{
name|MT_INSN_DI
block|,
literal|"di"
block|,
literal|"di"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* si $frdrrr */
block|{
name|MT_INSN_SI
block|,
literal|"si"
block|,
literal|"si"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRDR
argument_list|)
operator||
name|A
argument_list|(
name|BR_INSN
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* reti $frsr1 */
block|{
name|MT_INSN_RETI
block|,
literal|"reti"
block|,
literal|"reti"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|JAL_HAZARD
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|BR_INSN
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ldw $frdr,$frsr1,#$imm16 */
block|{
name|MT_INSN_LDW
block|,
literal|"ldw"
block|,
literal|"ldw"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRDR
argument_list|)
operator||
name|A
argument_list|(
name|MEMORY_ACCESS
argument_list|)
operator||
name|A
argument_list|(
name|LOAD_DELAY
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* stw $frsr2,$frsr1,#$imm16 */
block|{
name|MT_INSN_STW
block|,
literal|"stw"
block|,
literal|"stw"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR2
argument_list|)
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|MEMORY_ACCESS
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* break */
block|{
name|MT_INSN_BREAK
block|,
literal|"break"
block|,
literal|"break"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* iflush */
block|{
name|MT_INSN_IFLUSH
block|,
literal|"iflush"
block|,
literal|"iflush"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS1_003
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ldctxt $frsr1,$frsr2,#$rc,#$rcnum,#$contnum */
block|{
name|MT_INSN_LDCTXT
block|,
literal|"ldctxt"
block|,
literal|"ldctxt"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS1
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* ldfb $frsr1,$frsr2,#$imm16z */
block|{
name|MT_INSN_LDFB
block|,
literal|"ldfb"
block|,
literal|"ldfb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS1
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* stfb $frsr1,$frsr2,#$imm16z */
block|{
name|MT_INSN_STFB
block|,
literal|"stfb"
block|,
literal|"stfb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS1
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fbcb $frsr1,#$rbbc,#$ball,#$brc,#$rc1,#$cbrb,#$cell,#$dup,#$ctxdisp */
block|{
name|MT_INSN_FBCB
block|,
literal|"fbcb"
block|,
literal|"fbcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS1
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_MS1_003
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mfbcb $frsr1,#$rbbc,$frsr2,#$rc1,#$cbrb,#$cell,#$dup,#$ctxdisp */
block|{
name|MT_INSN_MFBCB
block|,
literal|"mfbcb"
block|,
literal|"mfbcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fbcci $frsr1,#$rbbc,#$ball,#$brc,#$fbdisp,#$cell,#$dup,#$ctxdisp */
block|{
name|MT_INSN_FBCCI
block|,
literal|"fbcci"
block|,
literal|"fbcci"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fbrci $frsr1,#$rbbc,#$ball,#$brc,#$fbdisp,#$cell,#$dup,#$ctxdisp */
block|{
name|MT_INSN_FBRCI
block|,
literal|"fbrci"
block|,
literal|"fbrci"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fbcri $frsr1,#$rbbc,#$ball,#$brc,#$fbdisp,#$cell,#$dup,#$ctxdisp */
block|{
name|MT_INSN_FBCRI
block|,
literal|"fbcri"
block|,
literal|"fbcri"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fbrri $frsr1,#$rbbc,#$ball,#$brc,#$fbdisp,#$cell,#$dup,#$ctxdisp */
block|{
name|MT_INSN_FBRRI
block|,
literal|"fbrri"
block|,
literal|"fbrri"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mfbcci $frsr1,#$rbbc,$frsr2,#$fbdisp,#$cell,#$dup,#$ctxdisp */
block|{
name|MT_INSN_MFBCCI
block|,
literal|"mfbcci"
block|,
literal|"mfbcci"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mfbrci $frsr1,#$rbbc,$frsr2,#$fbdisp,#$cell,#$dup,#$ctxdisp */
block|{
name|MT_INSN_MFBRCI
block|,
literal|"mfbrci"
block|,
literal|"mfbrci"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mfbcri $frsr1,#$rbbc,$frsr2,#$fbdisp,#$cell,#$dup,#$ctxdisp */
block|{
name|MT_INSN_MFBCRI
block|,
literal|"mfbcri"
block|,
literal|"mfbcri"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mfbrri $frsr1,#$rbbc,$frsr2,#$fbdisp,#$cell,#$dup,#$ctxdisp */
block|{
name|MT_INSN_MFBRRI
block|,
literal|"mfbrri"
block|,
literal|"mfbrri"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fbcbdr $frsr1,#$rbbc,$frsr2,#$ball2,#$brc2,#$rc1,#$cbrb,#$cell,#$dup,#$ctxdisp */
block|{
name|MT_INSN_FBCBDR
block|,
literal|"fbcbdr"
block|,
literal|"fbcbdr"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rcfbcb #$rbbc,#$type,#$ball,#$brc,#$rownum,#$rc1,#$cbrb,#$cell,#$dup,#$ctxdisp */
block|{
name|MT_INSN_RCFBCB
block|,
literal|"rcfbcb"
block|,
literal|"rcfbcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mrcfbcb $frsr2,#$rbbc,#$type,#$rownum,#$rc1,#$cbrb,#$cell,#$dup,#$ctxdisp */
block|{
name|MT_INSN_MRCFBCB
block|,
literal|"mrcfbcb"
block|,
literal|"mrcfbcb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* cbcast #$mask,#$rc2,#$ctxdisp */
block|{
name|MT_INSN_CBCAST
block|,
literal|"cbcast"
block|,
literal|"cbcast"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dupcbcast #$mask,#$cell,#$rc2,#$ctxdisp */
block|{
name|MT_INSN_DUPCBCAST
block|,
literal|"dupcbcast"
block|,
literal|"dupcbcast"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wfbi #$bankaddr,#$rownum1,#$cell,#$dup,#$ctxdisp */
block|{
name|MT_INSN_WFBI
block|,
literal|"wfbi"
block|,
literal|"wfbi"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wfb $frsr1,$frsr2,#$fbdisp,#$rownum2,#$ctxdisp */
block|{
name|MT_INSN_WFB
block|,
literal|"wfb"
block|,
literal|"wfb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rcrisc $frdrrr,#$rbbc,$frsr1,#$colnum,#$rc1,#$cbrb,#$cell,#$dup,#$ctxdisp */
block|{
name|MT_INSN_RCRISC
block|,
literal|"rcrisc"
block|,
literal|"rcrisc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fbcbinc $frsr1,#$rbbc,#$incamt,#$rc1,#$cbrb,#$cell,#$dup,#$ctxdisp */
block|{
name|MT_INSN_FBCBINC
block|,
literal|"fbcbinc"
block|,
literal|"fbcbinc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* rcxmode $frsr2,#$rda,#$wr,#$xmode,#$mask1,#$fbdisp,#$rownum2,#$rc2,#$ctxdisp */
block|{
name|MT_INSN_RCXMODE
block|,
literal|"rcxmode"
block|,
literal|"rcxmode"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* intlvr $frsr1,#$mode,$frsr2,#$id,#$size */
block|{
name|MT_INSN_INTERLEAVER
block|,
literal|"interleaver"
block|,
literal|"intlvr"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_BASE
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wfbinc #$rda,#$wr,#$fbincr,#$ball,#$colnum,#$length,#$rownum1,#$rownum2,#$dup,#$ctxdisp */
block|{
name|MT_INSN_WFBINC
block|,
literal|"wfbinc"
block|,
literal|"wfbinc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS1_003
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mwfbinc $frsr2,#$rda,#$wr,#$fbincr,#$length,#$rownum1,#$rownum2,#$dup,#$ctxdisp */
block|{
name|MT_INSN_MWFBINC
block|,
literal|"mwfbinc"
block|,
literal|"mwfbinc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS1_003
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* wfbincr $frsr1,#$rda,#$wr,#$ball,#$colnum,#$length,#$rownum1,#$rownum2,#$dup,#$ctxdisp */
block|{
name|MT_INSN_WFBINCR
block|,
literal|"wfbincr"
block|,
literal|"wfbincr"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS1_003
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mwfbincr $frsr1,$frsr2,#$rda,#$wr,#$length,#$rownum1,#$rownum2,#$dup,#$ctxdisp */
block|{
name|MT_INSN_MWFBINCR
block|,
literal|"mwfbincr"
block|,
literal|"mwfbincr"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS1_003
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fbcbincs #$perm,#$a23,#$cr,#$cbs,#$incr,#$ccb,#$cdb,#$rownum2,#$dup,#$ctxdisp */
block|{
name|MT_INSN_FBCBINCS
block|,
literal|"fbcbincs"
block|,
literal|"fbcbincs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS1_003
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mfbcbincs $frsr1,#$perm,#$cbs,#$incr,#$ccb,#$cdb,#$rownum2,#$dup,#$ctxdisp */
block|{
name|MT_INSN_MFBCBINCS
block|,
literal|"mfbcbincs"
block|,
literal|"mfbcbincs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS1_003
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fbcbincrs $frsr1,#$perm,#$ball,#$colnum,#$cbx,#$ccb,#$cdb,#$rownum2,#$dup,#$ctxdisp */
block|{
name|MT_INSN_FBCBINCRS
block|,
literal|"fbcbincrs"
block|,
literal|"fbcbincrs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS1_003
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* mfbcbincrs $frsr1,$frsr2,#$perm,#$cbx,#$ccb,#$cdb,#$rownum2,#$dup,#$ctxdisp */
block|{
name|MT_INSN_MFBCBINCRS
block|,
literal|"mfbcbincrs"
block|,
literal|"mfbcbincrs"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS1_003
operator|)
operator||
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* loop $frsr1,$loopsize */
block|{
name|MT_INSN_LOOP
block|,
literal|"loop"
block|,
literal|"loop"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR1
argument_list|)
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* loopi #$imm16l,$loopsize */
block|{
name|MT_INSN_LOOPI
block|,
literal|"loopi"
block|,
literal|"loopi"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|DELAY_SLOT
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dfbc #$cb1sel,#$cb2sel,#$cb1incr,#$cb2incr,#$rc3,#$rc2,#$ctxdisp */
block|{
name|MT_INSN_DFBC
block|,
literal|"dfbc"
block|,
literal|"dfbc"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dwfb #$cb1sel,#$cb2sel,#$cb1incr,#$cb2incr,#$rc2,#$ctxdisp */
block|{
name|MT_INSN_DWFB
block|,
literal|"dwfb"
block|,
literal|"dwfb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* fbwfb #$cb1sel,#$cb2sel,#$cb1incr,#$cb2incr,#$rc3,#$rc2,#$ctxdisp */
block|{
name|MT_INSN_FBWFB
block|,
literal|"fbwfb"
block|,
literal|"fbwfb"
block|,
literal|32
block|,
block|{
literal|0
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|,
comment|/* dfbr #$cb1sel,#$cb2sel,$frsr2,#$length,#$rownum1,#$rownum2,#$rc2,#$ctxdisp */
block|{
name|MT_INSN_DFBR
block|,
literal|"dfbr"
block|,
literal|"dfbr"
block|,
literal|32
block|,
block|{
literal|0
operator||
name|A
argument_list|(
name|USES_FRSR2
argument_list|)
block|,
block|{
block|{
block|{
operator|(
literal|1
operator|<<
name|MACH_MS2
operator|)
block|,
literal|0
block|}
block|}
block|}
block|}
block|}
block|, }
decl_stmt|;
end_decl_stmt

begin_undef
undef|#
directive|undef
name|OP
end_undef

begin_undef
undef|#
directive|undef
name|A
end_undef

begin_comment
comment|/* Initialize anything needed to be done once, before any cpu_open call.  */
end_comment

begin_function
specifier|static
name|void
name|init_tables
parameter_list|(
name|void
parameter_list|)
block|{ }
end_function

begin_function_decl
specifier|static
specifier|const
name|CGEN_MACH
modifier|*
name|lookup_mach_via_bfd_name
parameter_list|(
specifier|const
name|CGEN_MACH
modifier|*
parameter_list|,
specifier|const
name|char
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_hw_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_ifield_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_operand_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|build_insn_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|mt_cgen_rebuild_tables
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_comment
comment|/* Subroutine of mt_cgen_cpu_open to look up a mach via its bfd name.  */
end_comment

begin_function
specifier|static
specifier|const
name|CGEN_MACH
modifier|*
name|lookup_mach_via_bfd_name
parameter_list|(
specifier|const
name|CGEN_MACH
modifier|*
name|table
parameter_list|,
specifier|const
name|char
modifier|*
name|name
parameter_list|)
block|{
while|while
condition|(
name|table
operator|->
name|name
condition|)
block|{
if|if
condition|(
name|strcmp
argument_list|(
name|name
argument_list|,
name|table
operator|->
name|bfd_name
argument_list|)
operator|==
literal|0
condition|)
return|return
name|table
return|;
operator|++
name|table
expr_stmt|;
block|}
name|abort
argument_list|()
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of mt_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_hw_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
specifier|const
name|CGEN_HW_ENTRY
modifier|*
name|init
init|=
operator|&
name|mt_cgen_hw_table
index|[
literal|0
index|]
decl_stmt|;
comment|/* MAX_HW is only an upper bound on the number of selected entries.      However each entry is indexed by it's enum so there can be holes in      the table.  */
specifier|const
name|CGEN_HW_ENTRY
modifier|*
modifier|*
name|selected
init|=
operator|(
specifier|const
name|CGEN_HW_ENTRY
operator|*
operator|*
operator|)
name|xmalloc
argument_list|(
name|MAX_HW
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
operator|*
argument_list|)
argument_list|)
decl_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|init_entries
operator|=
name|init
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
argument_list|)
expr_stmt|;
name|memset
argument_list|(
name|selected
argument_list|,
literal|0
argument_list|,
name|MAX_HW
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_HW_ENTRY
operator|*
argument_list|)
argument_list|)
expr_stmt|;
comment|/* ??? For now we just use machs to determine which ones we want.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|init
index|[
name|i
index|]
operator|.
name|name
operator|!=
name|NULL
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|CGEN_HW_ATTR_VALUE
argument_list|(
operator|&
name|init
index|[
name|i
index|]
argument_list|,
name|CGEN_HW_MACH
argument_list|)
operator|&
name|machs
condition|)
name|selected
index|[
name|init
index|[
name|i
index|]
operator|.
name|type
index|]
operator|=
operator|&
name|init
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|entries
operator|=
name|selected
expr_stmt|;
name|cd
operator|->
name|hw_table
operator|.
name|num_entries
operator|=
name|MAX_HW
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of mt_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_ifield_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|cd
operator|->
name|ifld_table
operator|=
operator|&
name|mt_cgen_ifld_table
index|[
literal|0
index|]
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of mt_cgen_cpu_open to build the hardware table.  */
end_comment

begin_function
specifier|static
name|void
name|build_operand_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
specifier|const
name|CGEN_OPERAND
modifier|*
name|init
init|=
operator|&
name|mt_cgen_operand_table
index|[
literal|0
index|]
decl_stmt|;
comment|/* MAX_OPERANDS is only an upper bound on the number of selected entries.      However each entry is indexed by it's enum so there can be holes in      the table.  */
specifier|const
name|CGEN_OPERAND
modifier|*
modifier|*
name|selected
init|=
name|xmalloc
argument_list|(
name|MAX_OPERANDS
operator|*
sizeof|sizeof
argument_list|(
operator|*
name|selected
argument_list|)
argument_list|)
decl_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|init_entries
operator|=
name|init
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
argument_list|)
expr_stmt|;
name|memset
argument_list|(
name|selected
argument_list|,
literal|0
argument_list|,
name|MAX_OPERANDS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_OPERAND
operator|*
argument_list|)
argument_list|)
expr_stmt|;
comment|/* ??? For now we just use mach to determine which ones we want.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|init
index|[
name|i
index|]
operator|.
name|name
operator|!=
name|NULL
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|CGEN_OPERAND_ATTR_VALUE
argument_list|(
operator|&
name|init
index|[
name|i
index|]
argument_list|,
name|CGEN_OPERAND_MACH
argument_list|)
operator|&
name|machs
condition|)
name|selected
index|[
name|init
index|[
name|i
index|]
operator|.
name|type
index|]
operator|=
operator|&
name|init
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|entries
operator|=
name|selected
expr_stmt|;
name|cd
operator|->
name|operand_table
operator|.
name|num_entries
operator|=
name|MAX_OPERANDS
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of mt_cgen_cpu_open to build the hardware table.    ??? This could leave out insns not supported by the specified mach/isa,    but that would cause errors like "foo only supported by bar" to become    "unknown insn", so for now we include all insns and require the app to    do the checking later.    ??? On the other hand, parsing of such insns may require their hardware or    operand elements to be in the table [which they mightn't be].  */
end_comment

begin_function
specifier|static
name|void
name|build_insn_table
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
specifier|const
name|CGEN_IBASE
modifier|*
name|ib
init|=
operator|&
name|mt_cgen_insn_table
index|[
literal|0
index|]
decl_stmt|;
name|CGEN_INSN
modifier|*
name|insns
init|=
name|xmalloc
argument_list|(
name|MAX_INSNS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
decl_stmt|;
name|memset
argument_list|(
name|insns
argument_list|,
literal|0
argument_list|,
name|MAX_INSNS
operator|*
sizeof|sizeof
argument_list|(
name|CGEN_INSN
argument_list|)
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_INSNS
condition|;
operator|++
name|i
control|)
name|insns
index|[
name|i
index|]
operator|.
name|base
operator|=
operator|&
name|ib
index|[
name|i
index|]
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
operator|=
name|insns
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|entry_size
operator|=
sizeof|sizeof
argument_list|(
name|CGEN_IBASE
argument_list|)
expr_stmt|;
name|cd
operator|->
name|insn_table
operator|.
name|num_init_entries
operator|=
name|MAX_INSNS
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Subroutine of mt_cgen_cpu_open to rebuild the tables.  */
end_comment

begin_function
specifier|static
name|void
name|mt_cgen_rebuild_tables
parameter_list|(
name|CGEN_CPU_TABLE
modifier|*
name|cd
parameter_list|)
block|{
name|int
name|i
decl_stmt|;
name|CGEN_BITSET
modifier|*
name|isas
init|=
name|cd
operator|->
name|isas
decl_stmt|;
name|unsigned
name|int
name|machs
init|=
name|cd
operator|->
name|machs
decl_stmt|;
name|cd
operator|->
name|int_insn_p
operator|=
name|CGEN_INT_INSN_P
expr_stmt|;
comment|/* Data derived from the isa spec.  */
define|#
directive|define
name|UNSET
value|(CGEN_SIZE_UNKNOWN + 1)
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|UNSET
expr_stmt|;
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|UNSET
expr_stmt|;
name|cd
operator|->
name|min_insn_bitsize
operator|=
literal|65535
expr_stmt|;
comment|/* Some ridiculously big number.  */
name|cd
operator|->
name|max_insn_bitsize
operator|=
literal|0
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_ISAS
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|cgen_bitset_contains
argument_list|(
name|isas
argument_list|,
name|i
argument_list|)
condition|)
block|{
specifier|const
name|CGEN_ISA
modifier|*
name|isa
init|=
operator|&
name|mt_cgen_isa_table
index|[
name|i
index|]
decl_stmt|;
comment|/* Default insn sizes of all selected isas must be 	   equal or we set the result to 0, meaning "unknown".  */
if|if
condition|(
name|cd
operator|->
name|default_insn_bitsize
operator|==
name|UNSET
condition|)
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|isa
operator|->
name|default_insn_bitsize
expr_stmt|;
elseif|else
if|if
condition|(
name|isa
operator|->
name|default_insn_bitsize
operator|==
name|cd
operator|->
name|default_insn_bitsize
condition|)
empty_stmt|;
comment|/* This is ok.  */
else|else
name|cd
operator|->
name|default_insn_bitsize
operator|=
name|CGEN_SIZE_UNKNOWN
expr_stmt|;
comment|/* Base insn sizes of all selected isas must be equal 	   or we set the result to 0, meaning "unknown".  */
if|if
condition|(
name|cd
operator|->
name|base_insn_bitsize
operator|==
name|UNSET
condition|)
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|isa
operator|->
name|base_insn_bitsize
expr_stmt|;
elseif|else
if|if
condition|(
name|isa
operator|->
name|base_insn_bitsize
operator|==
name|cd
operator|->
name|base_insn_bitsize
condition|)
empty_stmt|;
comment|/* This is ok.  */
else|else
name|cd
operator|->
name|base_insn_bitsize
operator|=
name|CGEN_SIZE_UNKNOWN
expr_stmt|;
comment|/* Set min,max insn sizes.  */
if|if
condition|(
name|isa
operator|->
name|min_insn_bitsize
operator|<
name|cd
operator|->
name|min_insn_bitsize
condition|)
name|cd
operator|->
name|min_insn_bitsize
operator|=
name|isa
operator|->
name|min_insn_bitsize
expr_stmt|;
if|if
condition|(
name|isa
operator|->
name|max_insn_bitsize
operator|>
name|cd
operator|->
name|max_insn_bitsize
condition|)
name|cd
operator|->
name|max_insn_bitsize
operator|=
name|isa
operator|->
name|max_insn_bitsize
expr_stmt|;
block|}
comment|/* Data derived from the mach spec.  */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|MAX_MACHS
condition|;
operator|++
name|i
control|)
if|if
condition|(
operator|(
operator|(
literal|1
operator|<<
name|i
operator|)
operator|&
name|machs
operator|)
operator|!=
literal|0
condition|)
block|{
specifier|const
name|CGEN_MACH
modifier|*
name|mach
init|=
operator|&
name|mt_cgen_mach_table
index|[
name|i
index|]
decl_stmt|;
if|if
condition|(
name|mach
operator|->
name|insn_chunk_bitsize
operator|!=
literal|0
condition|)
block|{
if|if
condition|(
name|cd
operator|->
name|insn_chunk_bitsize
operator|!=
literal|0
operator|&&
name|cd
operator|->
name|insn_chunk_bitsize
operator|!=
name|mach
operator|->
name|insn_chunk_bitsize
condition|)
block|{
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"mt_cgen_rebuild_tables: conflicting insn-chunk-bitsize values: `%d' vs. `%d'\n"
argument_list|,
name|cd
operator|->
name|insn_chunk_bitsize
argument_list|,
name|mach
operator|->
name|insn_chunk_bitsize
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
block|}
name|cd
operator|->
name|insn_chunk_bitsize
operator|=
name|mach
operator|->
name|insn_chunk_bitsize
expr_stmt|;
block|}
block|}
comment|/* Determine which hw elements are used by MACH.  */
name|build_hw_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Build the ifield table.  */
name|build_ifield_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Determine which operands are used by MACH/ISA.  */
name|build_operand_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Build the instruction table.  */
name|build_insn_table
argument_list|(
name|cd
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/* Initialize a cpu table and return a descriptor.    It's much like opening a file, and must be the first function called.    The arguments are a set of (type/value) pairs, terminated with    CGEN_CPU_OPEN_END.     Currently supported values:    CGEN_CPU_OPEN_ISAS:    bitmap of values in enum isa_attr    CGEN_CPU_OPEN_MACHS:   bitmap of values in enum mach_attr    CGEN_CPU_OPEN_BFDMACH: specify 1 mach using bfd name    CGEN_CPU_OPEN_ENDIAN:  specify endian choice    CGEN_CPU_OPEN_END:     terminates arguments     ??? Simultaneous multiple isas might not make sense, but it's not (yet)    precluded.     ??? We only support ISO C stdargs here, not K&R.    Laziness, plus experiment to see if anything requires K&R - eventually    K&R will no longer be supported - e.g. GDB is currently trying this.  */
end_comment

begin_function
name|CGEN_CPU_DESC
name|mt_cgen_cpu_open
parameter_list|(
name|enum
name|cgen_cpu_open_arg
name|arg_type
parameter_list|,
modifier|...
parameter_list|)
block|{
name|CGEN_CPU_TABLE
modifier|*
name|cd
init|=
operator|(
name|CGEN_CPU_TABLE
operator|*
operator|)
name|xmalloc
argument_list|(
sizeof|sizeof
argument_list|(
name|CGEN_CPU_TABLE
argument_list|)
argument_list|)
decl_stmt|;
specifier|static
name|int
name|init_p
decl_stmt|;
name|CGEN_BITSET
modifier|*
name|isas
init|=
literal|0
decl_stmt|;
comment|/* 0 = "unspecified" */
name|unsigned
name|int
name|machs
init|=
literal|0
decl_stmt|;
comment|/* 0 = "unspecified" */
name|enum
name|cgen_endian
name|endian
init|=
name|CGEN_ENDIAN_UNKNOWN
decl_stmt|;
name|va_list
name|ap
decl_stmt|;
if|if
condition|(
operator|!
name|init_p
condition|)
block|{
name|init_tables
argument_list|()
expr_stmt|;
name|init_p
operator|=
literal|1
expr_stmt|;
block|}
name|memset
argument_list|(
name|cd
argument_list|,
literal|0
argument_list|,
sizeof|sizeof
argument_list|(
operator|*
name|cd
argument_list|)
argument_list|)
expr_stmt|;
name|va_start
argument_list|(
name|ap
argument_list|,
name|arg_type
argument_list|)
expr_stmt|;
while|while
condition|(
name|arg_type
operator|!=
name|CGEN_CPU_OPEN_END
condition|)
block|{
switch|switch
condition|(
name|arg_type
condition|)
block|{
case|case
name|CGEN_CPU_OPEN_ISAS
case|:
name|isas
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
name|CGEN_BITSET
operator|*
argument_list|)
expr_stmt|;
break|break;
case|case
name|CGEN_CPU_OPEN_MACHS
case|:
name|machs
operator|=
name|va_arg
argument_list|(
argument|ap
argument_list|,
argument|unsigned int
argument_list|)
expr_stmt|;
break|break;
case|case
name|CGEN_CPU_OPEN_BFDMACH
case|:
block|{
specifier|const
name|char
modifier|*
name|name
init|=
name|va_arg
argument_list|(
name|ap
argument_list|,
specifier|const
name|char
operator|*
argument_list|)
decl_stmt|;
specifier|const
name|CGEN_MACH
modifier|*
name|mach
init|=
name|lookup_mach_via_bfd_name
argument_list|(
name|mt_cgen_mach_table
argument_list|,
name|name
argument_list|)
decl_stmt|;
name|machs
operator||=
literal|1
operator|<<
name|mach
operator|->
name|num
expr_stmt|;
break|break;
block|}
case|case
name|CGEN_CPU_OPEN_ENDIAN
case|:
name|endian
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
expr|enum
name|cgen_endian
argument_list|)
expr_stmt|;
break|break;
default|default :
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"mt_cgen_cpu_open: unsupported argument `%d'\n"
argument_list|,
name|arg_type
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
comment|/* ??? return NULL? */
block|}
name|arg_type
operator|=
name|va_arg
argument_list|(
name|ap
argument_list|,
expr|enum
name|cgen_cpu_open_arg
argument_list|)
expr_stmt|;
block|}
name|va_end
argument_list|(
name|ap
argument_list|)
expr_stmt|;
comment|/* Mach unspecified means "all".  */
if|if
condition|(
name|machs
operator|==
literal|0
condition|)
name|machs
operator|=
operator|(
literal|1
operator|<<
name|MAX_MACHS
operator|)
operator|-
literal|1
expr_stmt|;
comment|/* Base mach is always selected.  */
name|machs
operator||=
literal|1
expr_stmt|;
if|if
condition|(
name|endian
operator|==
name|CGEN_ENDIAN_UNKNOWN
condition|)
block|{
comment|/* ??? If target has only one, could have a default.  */
name|fprintf
argument_list|(
name|stderr
argument_list|,
literal|"mt_cgen_cpu_open: no endianness specified\n"
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
block|}
name|cd
operator|->
name|isas
operator|=
name|cgen_bitset_copy
argument_list|(
name|isas
argument_list|)
expr_stmt|;
name|cd
operator|->
name|machs
operator|=
name|machs
expr_stmt|;
name|cd
operator|->
name|endian
operator|=
name|endian
expr_stmt|;
comment|/* FIXME: for the sparc case we can determine insn-endianness statically.      The worry here is where both data and insn endian can be independently      chosen, in which case this function will need another argument.      Actually, will want to allow for more arguments in the future anyway.  */
name|cd
operator|->
name|insn_endian
operator|=
name|endian
expr_stmt|;
comment|/* Table (re)builder.  */
name|cd
operator|->
name|rebuild_tables
operator|=
name|mt_cgen_rebuild_tables
expr_stmt|;
name|mt_cgen_rebuild_tables
argument_list|(
name|cd
argument_list|)
expr_stmt|;
comment|/* Default to not allowing signed overflow.  */
name|cd
operator|->
name|signed_overflow_ok_p
operator|=
literal|0
expr_stmt|;
return|return
operator|(
name|CGEN_CPU_DESC
operator|)
name|cd
return|;
block|}
end_function

begin_comment
comment|/* Cover fn to mt_cgen_cpu_open to handle the simple case of 1 isa, 1 mach.    MACH_NAME is the bfd name of the mach.  */
end_comment

begin_function
name|CGEN_CPU_DESC
name|mt_cgen_cpu_open_1
parameter_list|(
specifier|const
name|char
modifier|*
name|mach_name
parameter_list|,
name|enum
name|cgen_endian
name|endian
parameter_list|)
block|{
return|return
name|mt_cgen_cpu_open
argument_list|(
name|CGEN_CPU_OPEN_BFDMACH
argument_list|,
name|mach_name
argument_list|,
name|CGEN_CPU_OPEN_ENDIAN
argument_list|,
name|endian
argument_list|,
name|CGEN_CPU_OPEN_END
argument_list|)
return|;
block|}
end_function

begin_comment
comment|/* Close a cpu table.    ??? This can live in a machine independent file, but there's currently    no place to put this file (there's no libcgen).  libopcodes is the wrong    place as some simulator ports use this but they don't use libopcodes.  */
end_comment

begin_function
name|void
name|mt_cgen_cpu_close
parameter_list|(
name|CGEN_CPU_DESC
name|cd
parameter_list|)
block|{
name|unsigned
name|int
name|i
decl_stmt|;
specifier|const
name|CGEN_INSN
modifier|*
name|insns
decl_stmt|;
if|if
condition|(
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
condition|)
block|{
name|insns
operator|=
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|cd
operator|->
name|macro_insn_table
operator|.
name|num_init_entries
condition|;
operator|++
name|i
operator|,
operator|++
name|insns
control|)
if|if
condition|(
name|CGEN_INSN_RX
argument_list|(
operator|(
name|insns
operator|)
argument_list|)
condition|)
name|regfree
argument_list|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
condition|)
block|{
name|insns
operator|=
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|cd
operator|->
name|insn_table
operator|.
name|num_init_entries
condition|;
operator|++
name|i
operator|,
operator|++
name|insns
control|)
if|if
condition|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
condition|)
name|regfree
argument_list|(
name|CGEN_INSN_RX
argument_list|(
name|insns
argument_list|)
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_INSN
operator|*
operator|)
name|cd
operator|->
name|macro_insn_table
operator|.
name|init_entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_INSN
operator|*
operator|)
name|cd
operator|->
name|insn_table
operator|.
name|init_entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|hw_table
operator|.
name|entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_HW_ENTRY
operator|*
operator|)
name|cd
operator|->
name|hw_table
operator|.
name|entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|cd
operator|->
name|operand_table
operator|.
name|entries
condition|)
name|free
argument_list|(
operator|(
name|CGEN_HW_ENTRY
operator|*
operator|)
name|cd
operator|->
name|operand_table
operator|.
name|entries
argument_list|)
expr_stmt|;
name|free
argument_list|(
name|cd
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

