
---------- Begin Simulation Statistics ----------
final_tick                               13751662409163                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 173201                       # Simulator instruction rate (inst/s)
host_mem_usage                               17511712                       # Number of bytes of host memory used
host_op_rate                                   279748                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2155.02                       # Real time elapsed on the host
host_tick_rate                               15131996                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   373252352                       # Number of instructions simulated
sim_ops                                     602864087                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032610                       # Number of seconds simulated
sim_ticks                                 32609813877                       # Number of ticks simulated
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests         3092                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops           48                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1066707                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        14670                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2105246                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        14718                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              31                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        31                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  21                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 10                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   27                       # Number of integer alu accesses
system.cpu0.num_int_insts                          27                       # number of integer instructions
system.cpu0.num_int_register_reads                 49                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                23                       # number of times the integer registers were written
system.cpu0.num_load_insts                          5                       # Number of load instructions
system.cpu0.num_mem_refs                            5                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       22     81.48%     81.48% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     81.48% # Class of executed instruction
system.cpu0.op_class::MemRead                       5     18.52%    100.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        27                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    2                       # Number of system calls
system.cpu1.committedInsts                         15                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      2529401                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          216                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      5059508                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          216                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    15                       # Number of float alu accesses
system.cpu1.num_fp_insts                           15                       # number of float instructions
system.cpu1.num_fp_register_reads                  33                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 15                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu1.num_int_insts                          12                       # number of integer instructions
system.cpu1.num_int_register_reads                 21                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 8                       # number of times the integer registers were written
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_mem_refs                            3                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        5     21.74%     21.74% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     21.74% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      4     17.39%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  3     13.04%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     52.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  4     17.39%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 4     17.39%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     86.96% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     13.04%    100.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         19                       # Number of instructions committed
system.cpu2.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      2163327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops          191                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      4327225                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops          191                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu2.num_fp_insts                           20                       # number of float instructions
system.cpu2.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    8                       # Number of integer alu accesses
system.cpu2.num_int_insts                           8                       # number of integer instructions
system.cpu2.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_load_insts                          7                       # Number of load instructions
system.cpu2.num_mem_refs                            8                       # number of memory refs
system.cpu2.num_store_insts                         1                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        1      5.00%      5.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%      5.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  5     25.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     30.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 6     30.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  7     35.00%     95.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 1      5.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        20                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         11                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       447114                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          574                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       894904                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          574                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu3.num_fp_insts                           12                       # number of float instructions
system.cpu3.num_fp_register_reads                   6                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   16                       # Number of integer alu accesses
system.cpu3.num_int_insts                          16                       # number of integer instructions
system.cpu3.num_int_register_reads                 24                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                12                       # number of times the integer registers were written
system.cpu3.num_load_insts                          4                       # Number of load instructions
system.cpu3.num_mem_refs                            4                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       12     50.00%     50.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      6     25.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  2      8.33%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     83.33% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     16.67%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1978790                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops           13                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3991189                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops               13                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1658784                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3399850                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         37788653                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        21133095                       # number of cc regfile writes
system.switch_cpus0.committedInsts           34664923                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             63853264                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.824969                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.824969                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads           567468                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          275380                       # number of floating regfile writes
system.switch_cpus0.idleCycles                5443186                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       212229                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         8243644                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.713924                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            16503427                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           5569341                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       26050799                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     11370082                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1341                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        17484                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      5850813                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts     72843753                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     10934086                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       353491                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts     69912647                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        132516                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents      4174540                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        191035                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      4391626                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         4464                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       160830                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect        51399                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers         84767747                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count             69666140                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.589474                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         49968354                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.711406                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent              69846740                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       104875637                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       55937841                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.353986                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.353986                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       270600      0.39%      0.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     53005163     75.43%     75.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        46914      0.07%     75.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv       193290      0.28%     76.16% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd         7344      0.01%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            4      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            2      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     76.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        34155      0.05%     76.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     76.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt         8630      0.01%     76.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc        61666      0.09%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     76.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     10852033     15.44%     91.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      5256727      7.48%     99.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead       170991      0.24%     99.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite       358619      0.51%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      70266138                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses         735341                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads      1387193                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       636210                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes      1023719                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            1906556                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.027133                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1429517     74.98%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu          2845      0.15%     75.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt            15      0.00%     75.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc          139      0.01%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     75.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        219217     11.50%     86.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171122      8.98%     95.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead        48157      2.53%     98.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        35544      1.86%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      71166753                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    233633880                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     69029930                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     80814815                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded          72838049                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued         70266138                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded         5704                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined      8990489                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued        98089                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4237                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     10780918                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     92484152                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.759764                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.872265                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     75458792     81.59%     81.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2849480      3.08%     84.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      2418334      2.61%     87.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      2174367      2.35%     89.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      2080856      2.25%     91.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1946244      2.10%     93.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2321135      2.51%     96.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1804117      1.95%     98.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      1430827      1.55%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     92484152                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.717533                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads       728153                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       534560                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     11370082                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5850813                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       33907445                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                97927338                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  25973                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        165500751                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       117704725                       # number of cc regfile writes
system.switch_cpus1.committedInsts          250000003                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            423135512                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.391709                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.391709                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        362172585                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       162814061                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  93083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       118015                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        29338790                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            4.390103                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            52560190                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores           2292137                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles        4642742                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     50437387                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts          572                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts      2305477                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    431520560                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     50268053                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       128786                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    429911056                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         24602                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       171037                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        174348                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       196846                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       114815                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect         3200                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        644020639                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            429032486                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.589640                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        379740432                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              4.381131                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             429795965                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       379262480                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      225144700                       # number of integer regfile writes
system.switch_cpus1.ipc                      2.552913                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                2.552913                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       684650      0.16%      0.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    215305039     50.07%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        35846      0.01%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv           21      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            1      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     50.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        28715      0.01%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     50.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc     37956176      8.83%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     37952029      8.83%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     47520729     11.05%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     78.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     37950628      8.82%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     87.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     39331410      9.15%     96.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       924587      0.22%     97.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     10980678      2.55%     99.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      1369340      0.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     430039849                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      174419046                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    348200663                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    173716075                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    178381092                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            1451148                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003374                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         387004     26.67%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     26.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu          3354      0.23%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            2      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     26.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt          705      0.05%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     26.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         91819      6.33%     33.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       334344     23.04%     56.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       439023     30.25%     86.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       194897     13.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     256387301                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    611166644                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    255316411                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    261524472                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         431520008                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        430039849                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded          552                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined      8384931                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued         2213                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          469                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined      4867327                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     97834255                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     4.395596                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.844607                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18256583     18.66%     18.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      3084674      3.15%     21.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      6414429      6.56%     28.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7204996      7.36%     35.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     10484003     10.72%     46.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12399645     12.67%     59.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     10696131     10.93%     70.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      9950046     10.17%     80.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19343748     19.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     97834255                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  4.391418                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads        14643                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        47834                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     50437387                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      2305477                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      111303193                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                97927338                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads          2199690                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         1041017                       # number of cc regfile writes
system.switch_cpus2.committedInsts           61223408                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             67305703                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.599508                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.599508                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        112463007                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        50739674                       # number of floating regfile writes
system.switch_cpus2.idleCycles                   8593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         1328                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches          388291                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.833785                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            40751203                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           7531075                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       17982557                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     18920125                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts           84                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      7542598                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts     67367552                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     33220128                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          666                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts     81650348                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        210622                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     15871330                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          1583                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     16111716                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          528                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         1315                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect           13                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers         92728593                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count             67336362                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.534427                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers         49556700                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.687616                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent              67336744                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads        90100486                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        8677798                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.625192                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.625192                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      9784938     11.98%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu           14      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     11.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     19147950     23.45%     35.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     35.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     35.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     35.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       377880      0.46%     35.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     35.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     11588395     14.19%     50.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     50.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     50.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     50.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     50.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     50.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     50.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     50.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     50.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     50.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     50.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     50.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     50.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11391937     13.95%     64.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite           10      0.00%     64.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     21828809     26.73%     90.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      7531081      9.22%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      81651014                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       73684551                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    139953508                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     58270539                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     58336501                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            9642461                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.118094                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         122688      1.27%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      1.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd      1468422     15.23%     16.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     16.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     16.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     16.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     16.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     16.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      1215425     12.60%     29.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     29.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     29.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     29.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     29.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     29.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     29.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     29.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     29.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     29.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     29.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     29.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     29.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     29.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2226664     23.09%     52.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite            0      0.00%     52.20% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      3982736     41.30%     93.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       626526      6.50%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      17608924                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    130910245                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      9065823                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes      9093428                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded          67367552                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued         81651014                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined        61849                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued          519                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined       104514                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     97918745                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.833865                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.943863                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     79343814     81.03%     81.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1990411      2.03%     83.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      2010072      2.05%     85.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1633187      1.67%     86.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      4702029      4.80%     91.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2710018      2.77%     94.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2132646      2.18%     96.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1585728      1.62%     98.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      1810840      1.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     97918745                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.833792                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads       643550                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       181286                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     18920125                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7542598                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       42787650                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                97927338                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads          7251060                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes         7361602                       # number of cc regfile writes
system.switch_cpus3.committedInsts           27363962                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             48569514                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.578697                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.578697                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads         50050888                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        38043343                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 208419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts        19131                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         1284184                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.524217                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            14120141                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores           2394914                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles        9231860                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     11684049                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        15588                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts      2611219                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts     51741004                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     11725227                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        66010                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts     51335212                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents         20061                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      6951638                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles         44487                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      6982218                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents          423                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect          402                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect        18729                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers         50000456                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count             50960267                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.663002                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers         33150386                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.520389                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent              51180616                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads        38098947                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        9219114                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.279431                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.279431                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass       231226      0.45%      0.45% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13951327     27.14%     27.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          838      0.00%     27.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     27.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     10246001     19.93%     47.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     47.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     47.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     47.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     47.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     47.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     47.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     47.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     47.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     47.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        13763      0.03%     47.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     47.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     47.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          406      0.00%     47.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     47.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     47.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     47.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     47.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     47.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     47.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd      6128637     11.92%     59.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv       705181      1.37%     60.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult      5980687     11.64%     72.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     72.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     72.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     72.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1301406      2.53%     75.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       260101      0.51%     75.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     10445903     20.32%     95.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite      2135746      4.16%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      51401222                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses       40707847                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads     81102868                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     40156318                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes     42436146                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt             421054                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008192                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          11399      2.71%      2.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      2.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      2.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd         2923      0.69%      3.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      3.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu          1140      0.27%      3.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      3.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        41125      9.77%     13.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     13.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     13.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     13.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv          251      0.06%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     13.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        92710     22.02%     35.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     35.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     35.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     35.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     35.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     35.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     35.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     35.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     35.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     35.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     35.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     35.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     35.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     35.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         42562     10.11%     45.63% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        42649     10.13%     55.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead       159701     37.93%     93.68% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        26594      6.32%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      10883203                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    119853980                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     10803949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     12476569                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded          51722209                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued         51401222                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded        18795                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined      3171303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued        14431                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        17229                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined      1752674                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     97718919                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.526011                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.699671                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     86817775     88.84%     88.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1595337      1.63%     90.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1231662      1.26%     91.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      1036238      1.06%     92.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      1154109      1.18%     93.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1282528      1.31%     95.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1279205      1.31%     96.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1046979      1.07%     97.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      2275086      2.33%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     97718919                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.524891                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads       997297                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1110549                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     11684049                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      2611219                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       16680548                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                97927338                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            1                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     12669639                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        12669640                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            1                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     12714310                       # number of overall hits
system.cpu0.dcache.overall_hits::total       12714311                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      1132560                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1132564                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      1138336                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1138340                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  61053954928                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  61053954928                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  61053954928                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  61053954928                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     13802199                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13802204                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     13852646                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13852651                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.800000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.082056                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082057                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.800000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.082175                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082175                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 53907.920930                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53907.730537                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 53634.388202                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53634.199736                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2598                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             28                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.785714                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       657586                       # number of writebacks
system.cpu0.dcache.writebacks::total           657586                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       448403                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       448403                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       448403                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       448403                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data       684157                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       684157                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data       687549                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       687549                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  35852310466                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  35852310466                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  36399732829                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  36399732829                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.049569                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.049569                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.049633                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.049633                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 52403.630257                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52403.630257                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 52941.292663                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52941.292663                       # average overall mshr miss latency
system.cpu0.dcache.replacements                657586                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data      7777303                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        7777304                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      1043074                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1043078                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  53539183557                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  53539183557                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data      8820377                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8820382                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.800000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.118257                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.118258                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 51328.269669                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 51328.072835                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       434090                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       434090                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       608984                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       608984                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  29215401687                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  29215401687                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.069043                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069043                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 47974.005371                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47974.005371                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      4892336                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4892336                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        89486                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        89486                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   7514771371                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   7514771371                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      4981822                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4981822                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.017963                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.017963                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 83977.062010                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83977.062010                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data        14313                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        14313                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        75173                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        75173                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   6636908779                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6636908779                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.015089                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.015089                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 88288.464994                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88288.464994                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data        44671                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        44671                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data         5776                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         5776                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data        50447                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        50447                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.114496                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.114496                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         3392                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3392                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data    547422363                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    547422363                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.067239                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.067239                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 161386.309847                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 161386.309847                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.568554                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           13404132                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           658098                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.367988                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.012847                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.555706                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000025                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999132                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999157                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        111479306                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       111479306                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           14                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      6048410                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         6048424                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           14                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      6048410                       # number of overall hits
system.cpu0.icache.overall_hits::total        6048424                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst       398170                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        398171                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst       398170                       # number of overall misses
system.cpu0.icache.overall_misses::total       398171                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst   5885654454                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5885654454                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst   5885654454                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5885654454                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           15                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      6446580                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      6446595                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           15                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      6446580                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      6446595                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.066667                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.061765                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.061765                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.066667                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.061765                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.061765                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 14781.762699                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14781.725575                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 14781.762699                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14781.725575                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       379419                       # number of writebacks
system.cpu0.icache.writebacks::total           379419                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst        18006                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        18006                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst        18006                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        18006                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst       380164                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       380164                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst       380164                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       380164                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst   4890582189                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4890582189                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst   4890582189                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4890582189                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.058971                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.058971                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.058971                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.058971                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 12864.401124                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12864.401124                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 12864.401124                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12864.401124                       # average overall mshr miss latency
system.cpu0.icache.replacements                379419                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           14                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      6048410                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        6048424                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            1                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst       398170                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       398171                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst   5885654454                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5885654454                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           15                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      6446580                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      6446595                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.066667                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.061765                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.061765                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 14781.762699                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14781.725575                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst        18006                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        18006                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst       380164                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       380164                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst   4890582189                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4890582189                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.058971                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.058971                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 12864.401124                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12864.401124                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          500.702226                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            6428589                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           380165                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            16.909997                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.072226                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   500.630000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000141                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.977793                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.977934                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          350                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         51952925                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        51952925                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         15                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp         992467                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       501110                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       910820                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        29969                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        29969                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         45797                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        45796                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq       992467                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1139541                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      2033709                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            3173250                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     48600064                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     84203328                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           132803392                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       375145                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               24008960                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1443161                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.012383                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.110886                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1425339     98.77%     98.77% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               17774      1.23%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                  48      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1443161                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1391692783                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           4.3                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy      379868828                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          1.2                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy      667446791                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.0                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst       364234                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       308237                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         672471                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst       364234                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       308237                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        672471                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst        15722                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       349851                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       365578                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst        15722                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       349851                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       365578                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst   3229884213                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  34562024917                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  37791909130                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst   3229884213                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  34562024917                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  37791909130                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst       379956                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data       658088                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1038049                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst       379956                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data       658088                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1038049                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.041378                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.531617                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.352178                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.041378                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.531617                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.352178                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 205437.235275                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 98790.699232                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 103375.775156                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 205437.235275                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 98790.699232                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 103375.775156                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       374912                       # number of writebacks
system.cpu0.l2cache.writebacks::total          374912                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            2                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            2                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst        15712                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       349849                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       365561                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst        15712                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       349849                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       365561                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst   3224105664                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  34445507218                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  37669612882                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst   3224105664                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  34445507218                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  37669612882                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.041352                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.531614                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.352162                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.041352                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.531614                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.352162                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 205200.207739                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 98458.212595                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 103046.038505                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 205200.207739                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 98458.212595                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 103046.038505                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               374912                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       320417                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       320417                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       320417                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       320417                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       715125                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       715125                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       715125                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       715125                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        29945                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        29945                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data           19                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total           19                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data       378954                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total       378954                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        29964                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        29964                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000634                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000634                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data 19944.947368                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 19944.947368                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data           19                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total           19                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       453879                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total       453879                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000634                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000634                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 23888.368421                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 23888.368421                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        14467                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        14467                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        31328                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        31328                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   6413080500                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   6413080500                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        45795                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        45795                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.684092                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.684092                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 204707.625766                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 204707.625766                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        31328                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        31328                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   6402648609                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   6402648609                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.684092                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.684092                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 204374.636396                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 204374.636396                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst       364234                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       293770                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       658004                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst        15722                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       318523                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       334250                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst   3229884213                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  28148944417                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  31378828630                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst       379956                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data       612293                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total       992254                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.041378                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.520213                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.336859                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 205437.235275                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 88373.349545                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 93878.320509                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.inst           10                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.data            2                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total           12                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst        15712                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       318521                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       334233                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst   3224105664                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  28042858609                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  31266964273                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.041352                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.520210                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.336842                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 205200.207739                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 88040.846943                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 93548.405672                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4071.786124                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2103539                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          379008                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            5.550118                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   152.789908                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.011739                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.085882                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   389.147808                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3529.750787                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.037302                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000003                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000021                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.095007                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.861756                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.994088                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          969                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3013                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        34035920                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       34035920                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13719052605609                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  32609803554                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30954.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30954.numOps                      0                       # Number of Ops committed
system.cpu0.thread30954.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            2                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     42679889                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        42679891                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            2                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     42963789                       # number of overall hits
system.cpu1.dcache.overall_hits::total       42963791                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      7505121                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7505122                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      7562673                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7562674                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  44923957351                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  44923957351                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  44923957351                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  44923957351                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            3                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     50185010                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     50185013                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            3                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     50526462                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     50526465                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.333333                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.149549                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.149549                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.333333                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.149677                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.149677                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data  5985.773894                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  5985.773096                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data  5940.222108                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  5940.221323                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        94274                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            223                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   422.753363                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2529401                       # number of writebacks
system.cpu1.dcache.writebacks::total          2529401                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      4989400                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4989400                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      4989400                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4989400                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      2515721                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2515721                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      2529913                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2529913                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  19928034628                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  19928034628                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  23968399219                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  23968399219                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.050129                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050129                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.050071                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050071                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data  7921.400914                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  7921.400914                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data  9474.001366                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  9474.001366                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2529401                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            2                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     42280136                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       42280138                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      7488385                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      7488386                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  40567053339                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  40567053339                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     49768521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     49768524                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.333333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.150464                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.150464                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data  5417.330084                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  5417.329360                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      4989397                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4989397                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      2498988                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2498988                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  15576712029                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15576712029                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050212                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data  6233.208014                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  6233.208014                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data       399753                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        399753                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        16736                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16736                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   4356904012                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4356904012                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data       416489                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       416489                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.040184                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.040184                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 260331.262667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 260331.262667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        16733                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        16733                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   4351322599                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4351322599                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.040176                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040176                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 260044.379310                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 260044.379310                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       283900                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       283900                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        57552                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        57552                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       341452                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       341452                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.168551                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.168551                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        14192                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        14192                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   4040364591                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   4040364591                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.041564                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.041564                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 284693.108160                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 284693.108160                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.640435                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           45493705                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2529913                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.982320                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13719052597617                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.001596                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.638838                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000003                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999295                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999298                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        406741633                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       406741633                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           21                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     20356493                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20356514                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           21                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     20356493                       # number of overall hits
system.cpu1.icache.overall_hits::total       20356514                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          213                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           215                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          213                       # number of overall misses
system.cpu1.icache.overall_misses::total          215                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     59854086                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     59854086                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     59854086                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     59854086                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           23                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     20356706                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20356729                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           23                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     20356706                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20356729                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.086957                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000010                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.086957                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000010                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 281005.098592                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 278391.097674                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 281005.098592                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 278391.097674                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           22                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          191                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          191                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          191                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          191                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     55609335                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     55609335                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     55609335                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     55609335                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 291148.350785                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 291148.350785                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 291148.350785                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 291148.350785                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           21                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     20356493                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20356514                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          213                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          215                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     59854086                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     59854086                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     20356706                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20356729                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.086957                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 281005.098592                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 278391.097674                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          191                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          191                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     55609335                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     55609335                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 291148.350785                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 291148.350785                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          130.977767                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20356707                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              193                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         105475.165803                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   128.977767                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.251910                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.255816                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          192                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        162854025                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       162854025                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         23                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        2513374                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty        70993                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      2502009                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq            1                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp            1                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         16732                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        16732                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      2513374                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          385                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7589229                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            7589614                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        12288                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    323796096                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           323808384                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        43602                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                2790528                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2573708                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000085                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.009224                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2573489     99.99%     99.99% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 219      0.01%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2573708                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      3369396231                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization          10.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         191141                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     2527382421                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          7.8                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      2482429                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        2482429                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      2482429                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       2482429                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          190                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        47483                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        47676                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          190                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        47483                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        47676                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     55477134                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  13110262947                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  13165740081                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     55477134                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  13110262947                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  13165740081                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          190                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      2529912                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2530105                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          190                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      2529912                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2530105                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.018769                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.018843                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.018769                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.018843                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 291984.915789                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 276104.352021                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 276150.265983                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 291984.915789                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 276104.352021                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 276150.265983                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        43601                       # number of writebacks
system.cpu1.l2cache.writebacks::total           43601                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          190                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        47483                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        47673                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          190                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        47483                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        47673                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     55413864                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  13094451108                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  13149864972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     55413864                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  13094451108                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  13149864972                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.018769                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.018842                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.018769                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.018842                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 291651.915789                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 275771.352021                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 275834.643761                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 291651.915789                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 275771.352021                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 275834.643761                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                43601                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks        55318                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total        55318                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks        55318                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total        55318                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      2474082                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      2474082                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      2474082                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      2474082                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        27639                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        27639                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        27639                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data         1515                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total         1515                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        15217                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        15217                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   4333994001                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   4333994001                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        16732                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        16732                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.909455                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.909455                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 284812.643819                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 284812.643819                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        15217                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        15217                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4328926740                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   4328926740                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.909455                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.909455                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 284479.643819                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 284479.643819                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      2480914                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      2480914                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          190                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        32266                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        32459                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     55477134                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   8776268946                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   8831746080                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          190                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      2513180                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2513373                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.012839                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.012915                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 291984.915789                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 271997.425959                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 272089.284328                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          190                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        32266                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        32456                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     55413864                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   8765524368                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   8820938232                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.012839                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.012913                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 291651.915789                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 271664.425959                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 271781.434311                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        3930.952728                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           5059505                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           47697                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs          106.075959                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     2.541162                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.263274                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.193742                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    10.393606                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3917.560945                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000620                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000064                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000047                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.002538                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.956436                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.959705                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2670                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          871                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        80999793                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       80999793                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13719052605609                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  32609803554                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-30671.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-30671.numOps                     0                       # Number of Ops committed
system.cpu1.thread-30671.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            1                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     17240850                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17240851                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            1                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     17920269                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17920270                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      1869447                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1869454                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            7                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      6134970                       # number of overall misses
system.cpu2.dcache.overall_misses::total      6134977                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 114836148598                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 114836148598                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 114836148598                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 114836148598                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            8                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     19110297                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19110305                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            8                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     24055239                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     24055247                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.875000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.097824                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.097824                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.875000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.255037                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.255037                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 61427.870701                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 61427.640690                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 18718.290162                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 18718.268805                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     38413002                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1118829                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    34.333220                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      2163327                       # number of writebacks
system.cpu2.dcache.writebacks::total          2163327                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1791707                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1791707                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1791707                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1791707                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data        77740                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        77740                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      2163840                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2163840                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data   7040269017                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7040269017                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 392847425667                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 392847425667                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.004068                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004068                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.089953                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.089953                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 90561.731631                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90561.731631                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 181551.050756                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 181551.050756                       # average overall mshr miss latency
system.cpu2.dcache.replacements               2163327                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            1                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data      9960587                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9960588                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            6                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      1619808                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1619814                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 104147043039                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 104147043039                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     11580395                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11580402                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.857143                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.139875                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.139875                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 64295.918429                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 64295.680269                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1613273                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1613273                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data         6535                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6535                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data   1182435381                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1182435381                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.000564                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000564                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 180938.849426                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 180938.849426                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      7280263                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7280263                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       249639                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       249640                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  10689105559                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10689105559                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      7529902                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7529903                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data            1                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.033153                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033153                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 42818.251792                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 42818.080272                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data       178434                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       178434                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data        71205                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        71205                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   5857833636                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5857833636                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.009456                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.009456                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 82267.167137                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 82267.167137                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       679419                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       679419                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data      4265523                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total      4265523                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      4944942                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      4944942                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.862603                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.862603                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data      2086100                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total      2086100                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data 385807156650                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total 385807156650                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.421865                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.421865                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 184941.832439                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 184941.832439                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.891915                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           20084109                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2163839                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.281702                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.066751                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.825164                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000130                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999659                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999789                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          502                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        194605815                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       194605815                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           27                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      5339897                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5339924                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           27                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      5339897                       # number of overall hits
system.cpu2.icache.overall_hits::total        5339924                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst           49                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst      4960701                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4960701                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst      4960701                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4960701                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           29                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      5339946                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5339975                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           29                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      5339946                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5339975                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.068966                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000009                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.068966                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000009                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 101238.795918                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 97268.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 101238.795918                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 97268.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           49                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           49                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      4944384                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4944384                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      4944384                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4944384                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 100905.795918                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 100905.795918                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 100905.795918                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 100905.795918                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           27                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      5339897                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5339924                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst           49                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst      4960701                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4960701                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           29                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      5339946                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5339975                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.068966                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 101238.795918                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 97268.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           49                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      4944384                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4944384                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 100905.795918                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 100905.795918                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           50.994929                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5339975                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         104705.392157                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    48.994929                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.095693                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.099599                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         42719851                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        42719851                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         29                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        2092685                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2816511                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       654988                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq         71206                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp        71205                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      2092692                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          102                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      6491013                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            6491115                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         3264                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    276938624                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           276941888                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1308172                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               83723008                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       3472070                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000055                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.007417                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             3471879     99.99%     99.99% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                 191      0.01%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         3472070                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2881738710                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           8.8                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          48951                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     2161668168                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          6.6                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       851752                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         851752                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       851752                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        851752                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           49                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1312088                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1312146                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            7                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           49                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1312088                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1312146                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      4911750                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 387175976793                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 387180888543                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      4911750                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 387175976793                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 387180888543                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           49                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      2163840                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2163898                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           49                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      2163840                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2163898                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.606370                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.606381                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.606370                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.606381                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 100239.795918                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 295083.848639                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 295074.548521                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 100239.795918                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 295083.848639                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 295074.548521                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1308172                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1308172                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           49                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1312088                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1312137                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           49                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1312088                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1312137                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      4895433                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 386739054153                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 386743949586                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      4895433                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 386739054153                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 386743949586                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.606370                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.606377                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.606370                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.606377                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 99906.795918                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 294750.850669                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 294743.574479                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 99906.795918                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 294750.850669                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 294743.574479                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1308172                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1835500                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1835500                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1835500                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1835500                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       327827                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       327827                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       327827                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       327827                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        32380                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        32380                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        38825                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        38826                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   5646411936                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   5646411936                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data        71205                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total        71206                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.545257                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.545263                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 145432.374398                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 145428.628651                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        38825                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        38825                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5633483544                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   5633483544                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.545257                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.545249                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 145099.382975                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 145099.382975                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       819372                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       819372                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            6                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           49                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      1273263                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      1273320                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      4911750                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 381529564857                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 381534476607                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      2092635                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2092692                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.608450                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.608460                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 100239.795918                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 299647.099505                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 299637.543278                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           49                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1273263                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      1273312                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      4895433                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 381105570609                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 381110466042                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.608450                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.608456                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 99906.795918                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 299314.101336                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 299306.427680                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4092.207411                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           4327217                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1312268                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.297510                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.969260                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.003652                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.012918                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     0.086376                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4091.135204                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000237                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000003                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000021                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.998812                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.999074                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          467                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         3341                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          288                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        70547868                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       70547868                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13719052605609                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  32609803554                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30954.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30954.numOps                      0                       # Number of Ops committed
system.cpu2.thread30954.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     12209061                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        12209061                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     12320057                       # number of overall hits
system.cpu3.dcache.overall_hits::total       12320057                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      1379128                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1379132                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      1426522                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1426526                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 227179036146                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 227179036146                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 227179036146                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 227179036146                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     13588189                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     13588193                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     13746579                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     13746583                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.101495                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.101495                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.103773                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.103773                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 164726.578059                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 164726.100291                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 159253.790790                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 159253.344240                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       860320                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       270227                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            11995                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            412                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    71.723218                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   655.890777                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       446785                       # number of writebacks
system.cpu3.dcache.writebacks::total           446785                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       964646                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       964646                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       964646                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       964646                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       414482                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       414482                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       447604                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       447604                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  60794274792                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  60794274792                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  69886773192                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  69886773192                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.030503                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.030503                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.032561                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.032561                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 146675.307473                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 146675.307473                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 156135.274019                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 156135.274019                       # average overall mshr miss latency
system.cpu3.dcache.replacements                446785                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     10423333                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10423333                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      1325591                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1325595                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 222377455944                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 222377455944                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     11748924                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11748928                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.112827                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.112827                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 167757.216173                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 167756.709963                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       964643                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       964643                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       360948                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       360948                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  56010805461                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  56010805461                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.030722                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.030722                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 155176.938121                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 155176.938121                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      1785728                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1785728                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        53537                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        53537                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data   4801580202                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   4801580202                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      1839265                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1839265                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.029108                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.029108                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 89687.136037                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 89687.136037                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        53534                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        53534                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data   4783469331                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   4783469331                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.029106                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.029106                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 89353.856073                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 89353.856073                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       110996                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       110996                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data        47394                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total        47394                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       158390                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       158390                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.299223                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.299223                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        33122                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        33122                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   9092498400                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   9092498400                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.209117                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.209117                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 274515.379506                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 274515.379506                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.671766                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           12767664                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           447297                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            28.544041                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13719052596285                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.005598                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.666169                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000011                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999348                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999359                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          368                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        110419961                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       110419961                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           15                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst      3441541                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3441556                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           15                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst      3441541                       # number of overall hits
system.cpu3.icache.overall_hits::total        3441556                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          640                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           642                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          640                       # number of overall misses
system.cpu3.icache.overall_misses::total          642                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    146056797                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    146056797                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    146056797                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    146056797                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           17                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst      3442181                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3442198                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           17                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst      3442181                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3442198                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.117647                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000186                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000187                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.117647                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000186                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000187                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 228213.745312                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 227502.799065                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 228213.745312                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 227502.799065                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           19                       # number of writebacks
system.cpu3.icache.writebacks::total               19                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          150                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          150                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          150                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          150                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          490                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          490                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          490                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          490                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    114556329                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    114556329                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    114556329                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    114556329                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 233788.426531                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 233788.426531                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 233788.426531                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 233788.426531                       # average overall mshr miss latency
system.cpu3.icache.replacements                    19                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           15                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst      3441541                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3441556                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          640                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          642                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    146056797                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    146056797                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           17                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst      3442181                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3442198                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.117647                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000186                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000187                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 228213.745312                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 227502.799065                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          150                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          490                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          490                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    114556329                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    114556329                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 233788.426531                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 233788.426531                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          268.401698                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3442048                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              492                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          6996.032520                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   266.401698                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.520316                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.524222                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         27538076                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        27538076                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         17                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         394565                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       186450                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       510427                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq          310                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp          310                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         53224                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        53224                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       394566                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         1003                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      1342000                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            1343003                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        32704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     57221248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            57253952                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       250073                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               16004672                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        698173                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000824                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.028686                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              697598     99.92%     99.92% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 575      0.08%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          698173                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       595572498                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.8                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         489842                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      446948937                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       193720                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         193720                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       193720                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        193720                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          490                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       253574                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       254070                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          490                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       253574                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       254070                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    114223329                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  68769596232                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  68883819561                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    114223329                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  68769596232                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  68883819561                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          490                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       447294                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       447790                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          490                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       447294                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       447790                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.566907                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.567386                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.566907                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.567386                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 233108.834694                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 271201.291268                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 271121.421502                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 233108.834694                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 271201.291268                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 271121.421502                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       250073                       # number of writebacks
system.cpu3.l2cache.writebacks::total          250073                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          490                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       253574                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       254064                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          490                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       253574                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       254064                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    114060159                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  68685156423                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  68799216582                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    114060159                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  68685156423                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  68799216582                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.566907                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.567373                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.566907                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.567373                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 232775.834694                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 270868.292581                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 270794.825642                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 232775.834694                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 270868.292581                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 270794.825642                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               250073                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       133393                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       133393                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       133393                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       133393                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       313410                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       313410                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       313410                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       313410                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data          310                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total          310                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data          310                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total          310                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        35830                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        35830                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data        17394                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total        17394                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data   4612709340                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total   4612709340                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        53224                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        53224                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.326807                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.326807                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 265189.682649                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 265189.682649                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data        17394                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total        17394                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   4606917138                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total   4606917138                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.326807                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.326807                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 264856.682649                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 264856.682649                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       157890                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       157890                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          490                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       236180                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       236676                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    114223329                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  64156886892                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  64271110221                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          490                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       394070                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       394566                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.599335                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.599839                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 233108.834694                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 271644.029520                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 271557.362052                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          490                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       236180                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       236670                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    114060159                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  64078239285                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  64192299444                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.599335                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.599824                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 232775.834694                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 271311.030930                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 271231.247915                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4076.369308                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            894902                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          254169                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            3.520894                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13719052595619                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     2.785320                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.017368                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.034100                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     4.766967                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  4067.765553                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000680                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000004                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000252                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.001164                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.993107                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.995207                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          633                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         3269                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          146                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        14572617                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       14572617                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13719052605609                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  32609803554                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1876685                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       2293401                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        731411                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            595233                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                27                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               22                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             102763                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            102761                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1876693                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      1092142                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       138740                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3932265                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       757638                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 5920785                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     46497984                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      5827968                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    167687616                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     32228352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                252241920                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           1658216                       # Total snoops (count)
system.l3bus.snoopTraffic                    68030592                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            3670744                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000004                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.001882                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  3670731    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                       13      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total              3670744                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1996544956                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                6.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           243471609                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.7                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            31795703                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           875075770                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               2.7                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           169456286                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.5                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst         3508                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       232053                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data         1055                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         1696                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              238312                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst         3508                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       232053                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data         1055                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         1696                       # number of overall hits
system.l3cache.overall_hits::total             238312                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            7                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst        12204                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       117794                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          190                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        46428                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           49                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      1312088                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          490                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       251878                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           1741144                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            1                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            7                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            4                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst        12204                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       117794                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          190                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        46428                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           49                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      1312088                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          490                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       251878                       # number of overall misses
system.l3cache.overall_misses::total          1741144                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst   3110206773                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  29743803779                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     54639634                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  12886562116                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      4699296                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 381381064414                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    112068142                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  67616916583                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 494909960737                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst   3110206773                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  29743803779                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     54639634                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  12886562116                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      4699296                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 381381064414                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    112068142                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  67616916583                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 494909960737                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            7                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst        15712                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       349847                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          190                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        47483                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           49                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1312088                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          490                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       253574                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1979456                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            7                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst        15712                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       349847                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          190                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        47483                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           49                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1312088                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          490                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       253574                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1979456                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.776731                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.336701                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.977782                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.993312                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.879607                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.776731                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.336701                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.977782                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.993312                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.879607                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 254851.423550                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 252506.950940                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 287577.021053                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 277560.138623                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst        95904                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 290667.290924                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 228710.493878                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 268451.061955                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 284244.129571                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 254851.423550                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 252506.950940                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 287577.021053                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 277560.138623                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst        95904                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 290667.290924                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 228710.493878                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 268451.061955                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 284244.129571                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        1062978                       # number of writebacks
system.l3cache.writebacks::total              1062978                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst        12204                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       117794                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          190                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        46428                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           49                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      1312088                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          490                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       251878                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      1741121                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst        12204                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       117794                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          190                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        46428                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           49                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      1312088                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          490                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       251878                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      1741121                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst   3028928133                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  28959302399                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     53374234                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  12577351636                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      4372956                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 372642604954                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    108804742                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  65939415763                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 483314154817                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst   3028928133                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  28959302399                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     53374234                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  12577351636                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      4372956                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 372642604954                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    108804742                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  65939415763                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 483314154817                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.776731                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.336701                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.977782                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.993312                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.879596                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.776731                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.336701                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.977782                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.993312                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.879596                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 248191.423550                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 245847.007479                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 280917.021053                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 270900.138623                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst        89244                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 284007.326455                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 222050.493878                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 261791.088396                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 277587.918828                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 248191.423550                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 245847.007479                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 280917.021053                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 270900.138623                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst        89244                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 284007.326455                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 222050.493878                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 261791.088396                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 277587.918828                       # average overall mshr miss latency
system.l3cache.replacements                   1658211                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      1230423                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      1230423                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      1230423                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      1230423                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       731411                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       731411                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       731411                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       731411                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data            9                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               9                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_misses::.switch_cpus0.data           12                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::.switch_cpus1.data            1                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_misses::total            13                       # number of UpgradeReq misses
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           22                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.571429                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::.switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_miss_rate::total     0.590909                       # miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus0.data           12                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::.switch_cpus1.data            1                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_misses::total           13                       # number of UpgradeReq MSHR misses
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       201131                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        16650                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_latency::total       217781                       # number of UpgradeReq MSHR miss cycles
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.571429                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_mshr_miss_rate::total     0.590909                       # mshr miss rate for UpgradeReq accesses
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 16760.916667                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        16650                       # average UpgradeReq mshr miss latency
system.l3cache.UpgradeReq_avg_mshr_miss_latency::total 16752.384615                       # average UpgradeReq mshr miss latency
system.l3cache.ReadExReq_hits::.switch_cpus0.data         7699                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data          721                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          152                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total             8572                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        23627                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        14496                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        38825                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        17242                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          94191                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   6167095391                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   4257119550                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   5477758694                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   4533900056                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  20435873691                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        31326                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        15217                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        38825                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data        17394                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       102763                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.754230                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.952619                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.991261                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.916585                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 261018.977907                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 293675.465646                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 141088.440283                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 262956.736805                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 216962.063159                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        23627                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        14496                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        38825                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        17242                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        94190                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   6009746231                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   4160576190                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5219190854                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   4419068336                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  19808581611                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.754230                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.952619                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.991261                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.916575                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 254359.259788                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 287015.465646                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 134428.611822                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 256296.736805                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 210304.508026                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst         3508                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       224354                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data          334                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         1544                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       229740                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            6                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst        12204                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        94167                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          190                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        31932                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           49                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      1273263                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          490                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       234636                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      1646953                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst   3110206773                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  23576708388                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     54639634                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   8629442566                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      4699296                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 375903305720                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    112068142                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  63083016527                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 474474087046                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst        15712                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       318521                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          190                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        32266                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      1273263                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          490                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       236180                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1876693                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.776731                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.295638                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.989649                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.993463                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.877583                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 254851.423550                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 250371.238204                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 287577.021053                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 270244.349430                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst        95904                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 295228.327313                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 228710.493878                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 268854.807135                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 288092.062764                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst        12204                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        94167                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          190                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        31932                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           49                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1273263                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          490                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       234636                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      1646931                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst   3028928133                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  22949556168                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     53374234                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   8416775446                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      4372956                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 367423414100                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    108804742                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  61520347427                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 463505573206                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.776731                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.295638                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.989649                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.993463                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.877571                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 248191.423550                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 243711.238204                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 280917.021053                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 263584.349430                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst        89244                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 288568.358697                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 222050.493878                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 262194.835520                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 281435.939457                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64114.300419                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2200155                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1961787                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.121506                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13719101157675                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64114.300419                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.978307                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.978307                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65283                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          636                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         5534                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        51044                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         8069                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.996140                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             65022779                       # Number of tag accesses
system.l3cache.tags.data_accesses            65022779                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1062978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples     12204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    117748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       190.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     46426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1312088.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    251877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000230595698                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        66427                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        66427                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2053417                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1022620                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1741121                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1062978                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1741121                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1062978                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     49                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                      14.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      82.86                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       477                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1741121                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1062978                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   45053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   57011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   58347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   60618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   68443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   77061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   85775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   97708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  113562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  127070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 134839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 133982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 126801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 114691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 102022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  89828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  74904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  59120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  40963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  27252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                  16816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   9166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                   5437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                   3263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                   2390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                   1925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                   1708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                   1481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                   1167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                    958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                    710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                    529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                    305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                    130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  10428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  13231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  16495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  20626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  25306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  30752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  36651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  41698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  43547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  26274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  23958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  21871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  19832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  18046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  16405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  15005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  13841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  12921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  12341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  11704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  11219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  10859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  10582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                  10276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                  10000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                   9800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                   9710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                   9843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                   9857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                   9717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                   9843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                   9973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  10096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  10431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  10907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  11263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  11789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  12377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  13324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  14274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  15707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  17287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  19096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  21429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 23306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 25256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 26586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 27601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 28433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 28854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 29084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 29582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 28947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 22027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                 14134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  9774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  6609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  4383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                  2870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                  1862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                  1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                   231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                   206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                   211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                   196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                   174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                   642                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        66427                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.209915                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.997877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    266.287461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        66426    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::67584-69631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         66427                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        66427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001310                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.059465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            66379     99.93%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               27      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               10      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         66427                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               111431744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             68030592                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3417.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2086.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   32609731293                       # Total gap between requests
system.mem_ctrls.avgGap                      11629.31                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst       781056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      7535872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        12160                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2971264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         3136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     83973632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        31360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     16120128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     68026816                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 23951562.647552732378                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 231092150.001969784498                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 372893.879304737726                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 91115638.108430281281                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 96167.368873327097                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 2575103075.311551094055                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 961673.688733270974                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 494333640.198102235794                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 2086084154.193223714828                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst        12204                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       117794                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          190                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        46428                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           49                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      1312088                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          490                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       251878                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1062978                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst   2570163501                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  24534530701                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     46237235                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  10833994593                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      2536782                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 323299563667                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     90380237                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  56469874041                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2673536075827                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst    210600.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    208283.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst    243353.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    233350.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     51771.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    246400.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    184449.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    224195.34                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2515137.73                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          1411500                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               8294                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     1756                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  35220                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           12                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            6                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            5                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            4                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            2                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst       781056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      7538752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        12160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2971392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     83973568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        31360                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     16120128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     111433024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst       781056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        12160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        31360                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       828160                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     68030592                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     68030592                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst        12204                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       117793                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          190                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        46428                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      1312087                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          490                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       251877                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1741141                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1062978                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1062978                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         1963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         7850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         3925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         1963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         3925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data        13738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         3925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         7850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst     23951563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    231180467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       372894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     91119563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        96167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data   2575101113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       961674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    494333640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3417162221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         1963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         3925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         3925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         3925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst     23951563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       372894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        96167                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       961674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     25396036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   2086199948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      2086199948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   2086199948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         1963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         7850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         3925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         1963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         3925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data        13738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         3925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         7850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst     23951563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    231180467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       372894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     91119563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        96167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data   2575101113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       961674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    494333640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5503362168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1741072                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1062919                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        52186                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        53809                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        55700                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        55216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        51475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        53055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        53659                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        53631                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        55197                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        51316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        52826                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        57082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        55376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        54303                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        51944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        55258                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        54401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        58284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        53501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        54465                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        55687                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        53591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        56148                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        53602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        54544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        57188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        56035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        53407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        55181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        54426                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        53121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        55458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        32582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        33944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        34128                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        33147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        31476                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        33440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        33152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        32358                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        33294                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        30996                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        33354                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        34266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        33539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        32940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        32057                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        33435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        32375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        34922                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        31823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        34400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        33981                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        31825                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        33730                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        33034                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        34315                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        34327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        34163                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        32115                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        34440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        33747                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        31788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        33826                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            387392449333                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            5801251904                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       417847280757                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               222502.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          239994.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1124524                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             267869                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            64.59                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           25.20                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1411581                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   127.129033                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    93.237919                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   158.931518                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       953055     67.52%     67.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       318912     22.59%     90.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        60634      4.30%     94.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        23672      1.68%     96.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        13566      0.96%     97.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         8999      0.64%     97.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         6623      0.47%     98.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5374      0.38%     98.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        20746      1.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1411581                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             111428608                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           68026816                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3417.026801                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             2086.084154                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   28.65                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               17.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite              10.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               49.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    4402420966.943993                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    5852891746.464026                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   7323491990.975986                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  3994976809.823973                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11624703669.833897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 27501925095.892784                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 156212913.830398                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  60856623193.766327                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1866.205782                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE        67932                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2936850000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  29672885622                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1646946                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1062978                       # Transaction distribution
system.membus.trans_dist::CleanEvict           595233                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               18                       # Transaction distribution
system.membus.trans_dist::ReadExReq             94191                       # Transaction distribution
system.membus.trans_dist::ReadExResp            94189                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1646953                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      5140508                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      5140508                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                5140508                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    179463232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    179463232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               179463232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                5                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1741162                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1741162    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1741162                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          2548123396                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               7.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3186635145                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        9451441                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      6958292                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       240901                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      4111048                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        3852235                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    93.704452                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         815879                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect         1409                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       242675                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       194378                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        48297                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted        11937                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      8808199                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1467                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       180176                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     91234250                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.699883                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.038132                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     78303138     85.83%     85.83% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      2394121      2.62%     88.45% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      1305899      1.43%     89.88% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      1894500      2.08%     91.96% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4       710972      0.78%     92.74% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5       500057      0.55%     93.29% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       433221      0.47%     93.76% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       318390      0.35%     94.11% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      5373952      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     91234250                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     34664923                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted      63853264                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           14910212                       # Number of memory references committed
system.switch_cpus0.commit.loads              9928668                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                900                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           7779843                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating            328905                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           63565993                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       688488                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       158088      0.25%      0.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     48439526     75.86%     76.11% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        45061      0.07%     76.18% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv       190417      0.30%     76.48% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd         7125      0.01%     76.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.49% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        33684      0.05%     76.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     76.54% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt         8620      0.01%     76.55% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc        60531      0.09%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.65% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      9901922     15.51%     92.16% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      4796470      7.51%     99.67% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead        26746      0.04%     99.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite       185074      0.29%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total     63853264                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      5373952                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         6091952                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     75330854                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles          8964090                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles      1906202                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        191035                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      3759651                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred        67434                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts      75024794                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts       343028                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           10935760                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            5569700                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses               158642                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                18018                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      5394758                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              42304584                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            9451441                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      4862492                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             86770123                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         514764                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.tlbCycles               931                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.miscStallCycles         5621                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles        55337                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines          6446580                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        69021                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.tlbSquashes               1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     92484152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.847029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.267887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        79243081     85.68%     85.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          920550      1.00%     86.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          889608      0.96%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         1107801      1.20%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1025611      1.11%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1115530      1.21%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6          984645      1.06%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          852998      0.92%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8         6344328      6.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     92484152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.096515                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.432000                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            6452616                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                61925                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            2052370                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        1441414                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         2057                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         4464                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        869269                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads          156                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache            25                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  32609813877                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        191035                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles         6915638                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       47564146                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles          496                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles          9934746                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     27878072                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts      74169568                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1180902                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       4152321                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       8220002                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      16695760                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands     82560935                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          191065554                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       112817171                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups           610248                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps     71373084                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        11187851                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              4                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            4                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9441922                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               158429253                       # The number of ROB reads
system.switch_cpus0.rob.writes              146579303                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         34664923                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps           63853264                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       29876526                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     29683484                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       117263                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     10251562                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       10251361                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.998039                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed          14379                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups         7798                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits         7579                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          219                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted           18                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts      7123890                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls           83                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       117198                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     96836732                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     4.369577                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.493939                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     19518671     20.16%     20.16% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     19350526     19.98%     40.14% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2       104079      0.11%     40.25% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      9702886     10.02%     50.27% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4       154574      0.16%     50.43% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5       340989      0.35%     50.78% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6        21831      0.02%     50.80% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      9131465      9.43%     60.23% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     38511711     39.77%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     96836732                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    250000003                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     423135512                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           48821151                       # Number of memory references committed
system.switch_cpus1.commit.loads             48404662                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          29133346                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         171081285                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          299737087                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        13881                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass         1379      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    212942019     50.32%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        35834      0.01%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv           14      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            1      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        22032      0.01%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     50.34% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc     37956145      8.97%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.31% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     37952007      8.97%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.28% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     47454304     11.21%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     37950626      8.97%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     38795582      9.17%     97.63% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite       297301      0.07%     97.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead      9609080      2.27%     99.97% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       119188      0.03%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    423135512                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     38511711                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         6890518                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     36231757                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         40804074                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     13733557                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        174348                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     10144553                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           68                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     434231688                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          327                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           50264295                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            2292137                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               157476                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                 1618                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       154934                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             258431353                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           29876526                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10273319                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             97504908                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles         348826                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines         20356706                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes           98                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     97834255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     4.498954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.619396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        27510750     28.12%     28.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         9187011      9.39%     37.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2          791211      0.81%     38.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         7985814      8.16%     46.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         1709523      1.75%     48.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5          996785      1.02%     49.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6          945571      0.97%     50.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1731248      1.77%     51.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        46976342     48.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     97834255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.305089                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.639011                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           20356706                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   20                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads             153945                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        2032713                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation           73                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       1888988                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache           223                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  32609813877                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        174348                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        13366920                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles        5102745                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles          866                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         48019741                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     31169634                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     432900305                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        13713                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      12310853                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         76811                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      13454107                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    508898056                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1025813907                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       381687303                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        365806717                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    500241906                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps         8655994                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              1                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         69010465                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               487842071                       # The number of ROB reads
system.switch_cpus1.rob.writes              861516455                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        250000003                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          423135512                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups         389448                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       389435                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         1329                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       136218                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         136216                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.998532                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed              7                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts        62313                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         1328                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     97909948                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.687425                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.024741                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     83112185     84.89%     84.89% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      4232101      4.32%     89.21% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      1806938      1.85%     91.05% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      1173220      1.20%     92.25% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       715919      0.73%     92.98% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       349231      0.36%     93.34% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       319402      0.33%     93.67% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       193793      0.20%     93.86% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      6007159      6.14%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     97909948                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     61223408                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted      67305703                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           26411826                       # Number of memory references committed
system.switch_cpus2.commit.loads             18881892                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            388226                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          58264241                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer           30399351                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls            0                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu      9781695     14.53%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     14.53% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     19145959     28.45%     42.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     42.98% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       377880      0.56%     43.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.54% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     11588343     17.22%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.76% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      5053937      7.51%     68.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite            0      0.00%     68.27% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     13827955     20.54%     88.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      7529934     11.19%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total     67305703                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      6007159                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         1152487                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     88228743                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles          6034740                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      2501156                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          1583                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved       135073                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts      67377110                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts            5                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           18918973                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            7531075                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                20084                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                  434                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles         5654                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts              61354762                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches             389448                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       136223                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             97911507                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles           3168                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines          5339946                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes            5                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     97918745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.688813                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.055371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        86628941     88.47%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1          651301      0.67%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          459629      0.47%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3          688566      0.70%     90.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1233838      1.26%     91.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         1519672      1.55%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          898101      0.92%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7          820474      0.84%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8         5018223      5.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     97918745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.003977                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.626534                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses            5339946                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    3                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            2393630                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads          38233                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          528                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores         12664                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache       1116995                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  32609813877                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          1583                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         2234815                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       34500148                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles          7406398                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     53775765                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts      67370724                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       4762408                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      43031468                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       8679898                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands     60480777                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          204722818                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups        61528195                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        112494113                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps     60426259                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps           54516                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         13273838                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               159270805                       # The number of ROB reads
system.switch_cpus2.rob.writes              134744832                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         61223408                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps           67305703                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        1349592                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      1319052                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect        19189                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      1240294                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        1239259                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.916552                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed          26045                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups         2068                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits         1730                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          338                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted           33                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts      2640901                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1566                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        19069                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     97367067                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.498829                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.836272                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     89058551     91.47%     91.47% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1      1358374      1.40%     92.86% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2       543296      0.56%     93.42% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3       521320      0.54%     93.96% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4       313497      0.32%     94.28% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5       206912      0.21%     94.49% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6       246559      0.25%     94.74% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       155778      0.16%     94.90% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8      4962780      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     97367067                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted     27363962                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted      48569514                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           12741115                       # Number of memory references committed
system.switch_cpus3.commit.loads             10903474                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1207691                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating          38934732                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer           21174706                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls         1671                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        22216      0.05%      0.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     13152634     27.08%     27.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult          837      0.00%     27.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     27.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd      9968116     20.52%     47.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.65% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        13706      0.03%     47.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     47.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     47.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          406      0.00%     47.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     47.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     47.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     47.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     47.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     47.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     47.68% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd      6100672     12.56%     60.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.24% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       704020      1.45%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult      5865792     12.08%     73.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     73.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     73.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.77% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead      1099172      2.26%     76.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite        71249      0.15%     76.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead      9804302     20.19%     96.36% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite      1766392      3.64%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total     48569514                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples      4962780                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles          610836                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     89693132                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles          6224802                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      1145653                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles         44487                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      1225260                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          121                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts      52356093                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          625                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           11926034                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses            2396541                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                16765                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                  344                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles        68072                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts              30061096                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            1349592                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1267034                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             97606240                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles          89214                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines          3442181                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          299                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     97718919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.551616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.909869                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        89066329     91.15%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1          458927      0.47%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2          572079      0.59%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3          757615      0.78%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4          659795      0.68%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5          299805      0.31%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6          431005      0.44%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7          483709      0.50%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8         4989655      5.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     97718919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.013782                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.306973                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses            3442181                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   26                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13751662409163                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads              18680                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads         780542                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation          423                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        773567                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache         12447                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  32609813877                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles         44487                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles         1082886                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       24231835                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles          6850322                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     65509380                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts      51955200                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      3146752                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       7278604                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      53425935                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      11162179                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands     55201775                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          113825619                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups        38655835                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups         50911675                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps     52331508                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps         2870058                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          6317022                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               143288974                       # The number of ROB reads
system.switch_cpus3.rob.writes              102772877                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts         27363962                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps           48569514                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
